TRACE::2020-04-26.03:31:02::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:02::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:02::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-04-26.03:31:08::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-04-26.03:31:08::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-04-26.03:31:08::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2020-04-26.03:31:08::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-04-26.03:31:08::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-26.03:31:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-26.03:31:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-26.03:31:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:08::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-04-26.03:31:08::SCWPlatform::Generating the sources  .
TRACE::2020-04-26.03:31:08::SCWBDomain::Generating boot domain sources.
TRACE::2020-04-26.03:31:08::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-04-26.03:31:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-04-26.03:31:09::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:09::SCWMssOS::mss does not exists at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:09::SCWMssOS::Creating sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:09::SCWMssOS::Adding the swdes entry, created swdb C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:09::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:09::SCWMssOS::Writing mss at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:09::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-04-26.03:31:09::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-04-26.03:31:09::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-04-26.03:31:09::SCWBDomain::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-04-26.03:31:22::SCWPlatform::Generating sources Done.
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:22::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:22::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-04-26.03:31:22::SCWMssOS::Could not open the swdb for C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-04-26.03:31:22::SCWMssOS::Could not open the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-04-26.03:31:22::SCWMssOS::Cleared the swdb table entry
TRACE::2020-04-26.03:31:22::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-04-26.03:31:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-26.03:31:22::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:22::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:22::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:22::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:22::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:22::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:22::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:22::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:22::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:22::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:22::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:22::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:22::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:22::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:22::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:22::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:22::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:22::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:22::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-04-26.03:31:22::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-26.03:31:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-26.03:31:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:22::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:22::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:22::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:22::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWMssOS::mss does not exists at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:22::SCWMssOS::Creating sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWMssOS::Adding the swdes entry, created swdb C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWMssOS::Writing mss at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-04-26.03:31:23::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-04-26.03:31:23::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-04-26.03:31:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:23::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:23::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:23::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:23::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:23::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:23::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:23::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:23::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:23::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:23::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:23::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:23::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-04-26.03:31:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:23::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:23::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:23::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-04-26.03:31:23::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-04-26.03:31:25::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-04-26.03:31:25::SCWPlatform::Sanity checking of platform is completed
LOG::2020-04-26.03:31:25::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-04-26.03:31:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-04-26.03:31:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-04-26.03:31:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-26.03:31:25::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-04-26.03:31:25::SCWSystem::Checking the domain standalone_domain
LOG::2020-04-26.03:31:25::SCWSystem::Not a boot domain 
LOG::2020-04-26.03:31:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-04-26.03:31:25::SCWDomain::Generating domain artifcats
TRACE::2020-04-26.03:31:25::SCWMssOS::Generating standalone artifcats
TRACE::2020-04-26.03:31:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-04-26.03:31:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-04-26.03:31:25::SCWMssOS:: Copying the user libraries. 
TRACE::2020-04-26.03:31:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:25::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-04-26.03:31:25::SCWMssOS::Could not open the swdb for C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-04-26.03:31:25::SCWMssOS::Could not open the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-04-26.03:31:25::SCWMssOS::Cleared the swdb table entry
TRACE::2020-04-26.03:31:25::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:25::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:25::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:25::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-04-26.03:31:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-26.03:31:25::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:25::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-04-26.03:31:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-26.03:31:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-04-26.03:31:25::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-04-26.03:31:25::SCWMssOS::skipping the bsp build ... 
TRACE::2020-04-26.03:31:25::SCWMssOS::Copying to export directory.
TRACE::2020-04-26.03:31:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-04-26.03:31:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-04-26.03:31:25::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-04-26.03:31:25::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-04-26.03:31:25::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-04-26.03:31:25::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-04-26.03:31:25::SCWPlatform::Started preparing the platform 
TRACE::2020-04-26.03:31:25::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-04-26.03:31:25::SCWSystem::dir created 
TRACE::2020-04-26.03:31:25::SCWSystem::Writing the bif 
TRACE::2020-04-26.03:31:25::SCWPlatform::Started writing the spfm file 
TRACE::2020-04-26.03:31:25::SCWPlatform::Started writing the xpfm file 
TRACE::2020-04-26.03:31:25::SCWPlatform::Completed generating the platform
TRACE::2020-04-26.03:31:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:25::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:25::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-04-26.03:31:26::SCWPlatform::updated the xpfm file.
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:27::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:27::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:27::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:27::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:27::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:27::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:27::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:27::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:27::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:27::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:27::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:27::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:27::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:27::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:27::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:27::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:27::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-04-26.03:31:27::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-04-26.03:31:27::SCWPlatform::Sanity checking of platform is completed
LOG::2020-04-26.03:31:27::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-04-26.03:31:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-04-26.03:31:27::SCWDomain::Generating domain artifcats
TRACE::2020-04-26.03:31:27::SCWMssOS::Generating standalone artifcats
TRACE::2020-04-26.03:31:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-04-26.03:31:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-04-26.03:31:27::SCWMssOS:: Copying the user libraries. 
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:27::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:27::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:27::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-04-26.03:31:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-26.03:31:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-04-26.03:31:27::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-04-26.03:31:27::SCWMssOS::skipping the bsp build ... 
TRACE::2020-04-26.03:31:27::SCWMssOS::Copying to export directory.
TRACE::2020-04-26.03:31:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-04-26.03:31:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-04-26.03:31:27::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-04-26.03:31:27::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-04-26.03:31:27::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-04-26.03:31:27::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-04-26.03:31:27::SCWPlatform::Started preparing the platform 
TRACE::2020-04-26.03:31:27::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-04-26.03:31:27::SCWSystem::dir created 
TRACE::2020-04-26.03:31:27::SCWSystem::Writing the bif 
TRACE::2020-04-26.03:31:27::SCWPlatform::Started writing the spfm file 
TRACE::2020-04-26.03:31:27::SCWPlatform::Started writing the xpfm file 
TRACE::2020-04-26.03:31:27::SCWPlatform::Completed generating the platform
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:27::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:27::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:27::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:27::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:27::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:27::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:27::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:27::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:27::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:27::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:27::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:27::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:27::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:28::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:28::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:28::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:28::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:28::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:28::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:31:28::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:31:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:31:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:31:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:31:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:31:28::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:31:28::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:31:28::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-04-26.03:31:28::SCWPlatform::updated the xpfm file.
LOG::2020-04-26.03:37:00::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-04-26.03:37:00::SCWPlatform::Sanity checking of platform is completed
LOG::2020-04-26.03:37:00::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-04-26.03:37:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-04-26.03:37:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-04-26.03:37:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-26.03:37:00::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-04-26.03:37:00::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:37:00::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:37:00::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:37:00::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:37:00::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:37:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:37:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:37:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:37:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:37:00::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:37:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:37:00::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:37:00::SCWBDomain::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-04-26.03:37:00::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-26.03:37:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-26.03:37:00::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make 
TRACE::2020-04-26.03:37:00::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-04-26.03:37:00::SCWBDomain::make[1]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-04-26.03:37:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.03:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-04-26.03:37:00::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-04-26.03:37:00::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:00::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:00::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.03:37:00::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:00::SCWBDomain::ortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.03:37:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.03:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.03:37:00::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.03:37:00::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:00::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:00::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.03:37:00::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:01::SCWBDomain::ortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.03:37:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.03:37:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.03:37:01::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:01::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:01::SCWBDomain::ortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.03:37:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:01::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:01::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:01::SCWBDomain::ortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.03:37:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.03:37:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.03:37:01::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:01::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:01::SCWBDomain::ortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.03:37:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.03:37:01::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.03:37:01::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:01::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:01::SCWBDomain::ortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.03:37:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:01::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:01::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:01::SCWBDomain::ortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.03:37:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:01::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:01::SCWBDomain::cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:01::SCWBDomain::ortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.03:37:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:01::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:01::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:01::SCWBDomain::ortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.03:37:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:01::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:01::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:01::SCWBDomain::ortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.03:37:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-26.03:37:01::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-04-26.03:37:01::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:01::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:01::SCWBDomain::ortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.03:37:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:01::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:01::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.03:37:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:01::SCWBDomain::ortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.03:37:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.03:37:02::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.03:37:02::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:02::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:02::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:02::SCWBDomain::ortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.03:37:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-26.03:37:02::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-26.03:37:02::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:02::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:02::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::make[3]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:02::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-04-26.03:37:02::SCWBDomain::make[3]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:02::SCWBDomain::ortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-04-26.03:37:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:02::SCWBDomain::ortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.03:37:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:02::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:02::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:02::SCWBDomain::ortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.03:37:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.03:37:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.03:37:02::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:02::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:02::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:02::SCWBDomain::ortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.03:37:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:02::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:02::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:02::SCWBDomain::ortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-04-26.03:37:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:02::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:02::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:02::SCWBDomain::ortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-04-26.03:37:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:02::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:02::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:02::SCWBDomain::ortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.03:37:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.03:37:02::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.03:37:02::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:02::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:02::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.03:37:02::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-04-26.03:37:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:03::SCWBDomain::ortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.03:37:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.03:37:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-26.03:37:03::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-04-26.03:37:03::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:03::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:03::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.03:37:03::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-04-26.03:37:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:03::SCWBDomain::ortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.03:37:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.03:37:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.03:37:03::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.03:37:03::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:03::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:03::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.03:37:03::SCWBDomain::"Compiling ddrps"

TRACE::2020-04-26.03:37:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:03::SCWBDomain::ortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.03:37:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.03:37:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:03::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:03::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.03:37:03::SCWBDomain::"Compiling devcfg"

TRACE::2020-04-26.03:37:05::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:05::SCWBDomain::ortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.03:37:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.03:37:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.03:37:05::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.03:37:05::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:05::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:05::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.03:37:05::SCWBDomain::"Compiling dmaps"

TRACE::2020-04-26.03:37:06::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:06::SCWBDomain::ortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.03:37:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.03:37:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.03:37:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.03:37:06::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:06::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:06::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.03:37:06::SCWBDomain::"Compiling emacps"

TRACE::2020-04-26.03:37:08::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:08::SCWBDomain::ortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.03:37:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.03:37:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:08::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:08::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.03:37:08::SCWBDomain::"Compiling gpiops"

TRACE::2020-04-26.03:37:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:10::SCWBDomain::ortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.03:37:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.03:37:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:10::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:10::SCWBDomain::cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.03:37:10::SCWBDomain::"Compiling iicps"

TRACE::2020-04-26.03:37:12::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:12::SCWBDomain::ortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.03:37:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.03:37:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:12::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:12::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.03:37:12::SCWBDomain::"Compiling qspips"

TRACE::2020-04-26.03:37:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:13::SCWBDomain::ortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.03:37:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.03:37:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:13::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:13::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.03:37:13::SCWBDomain::"Compiling scugic"

TRACE::2020-04-26.03:37:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:15::SCWBDomain::ortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.03:37:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.03:37:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.03:37:15::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.03:37:15::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:15::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:15::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.03:37:15::SCWBDomain::"Compiling scutimer"

TRACE::2020-04-26.03:37:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:16::SCWBDomain::ortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.03:37:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.03:37:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:16::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:16::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.03:37:16::SCWBDomain::"Compiling scuwdt"

TRACE::2020-04-26.03:37:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:16::SCWBDomain::ortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.03:37:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.03:37:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-04-26.03:37:16::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-04-26.03:37:16::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-04-26.03:37:16::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:16::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.03:37:16::SCWBDomain::"Compiling sdps"

TRACE::2020-04-26.03:37:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:18::SCWBDomain::ortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.03:37:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.03:37:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.03:37:18::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.03:37:18::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:18::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.03:37:18::SCWBDomain::"Compiling standalone"

TRACE::2020-04-26.03:37:25::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:25::SCWBDomain::ortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.03:37:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.03:37:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:25::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:25::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.03:37:25::SCWBDomain::"Compiling uartps"

TRACE::2020-04-26.03:37:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:27::SCWBDomain::ortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.03:37:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.03:37:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.03:37:27::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.03:37:27::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:27::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:27::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.03:37:27::SCWBDomain::"Compiling usbps"

TRACE::2020-04-26.03:37:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:28::SCWBDomain::ortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.03:37:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.03:37:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:28::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:28::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.03:37:29::SCWBDomain::"Compiling xadcps"

TRACE::2020-04-26.03:37:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:30::SCWBDomain::ortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.03:37:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-04-26.03:37:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:30::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:30::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.03:37:30::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-04-26.03:37:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:33::SCWBDomain::ortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.03:37:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-04-26.03:37:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:33::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.03:37:33::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.03:37:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.03:37:33::SCWBDomain::ortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.03:37:33::SCWBDomain::'Finished building libraries'

TRACE::2020-04-26.03:37:33::SCWBDomain::make[1]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-04-26.03:37:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-04-26.03:37:33::SCWBDomain::include -I.

TRACE::2020-04-26.03:37:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.03:37:33::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.03:37:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-26.03:37:33::SCWBDomain::0/include -I.

TRACE::2020-04-26.03:37:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-04-26.03:37:33::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-04-26.03:37:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-26.03:37:33::SCWBDomain::0/include -I.

TRACE::2020-04-26.03:37:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-04-26.03:37:34::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-04-26.03:37:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.03:37:34::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.03:37:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-26.03:37:34::SCWBDomain::0/include -I.

TRACE::2020-04-26.03:37:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.03:37:34::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.03:37:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-04-26.03:37:34::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-04-26.03:37:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.03:37:34::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.03:37:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-04-26.03:37:35::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-04-26.03:37:35::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-04-26.03:37:35::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-04-26.03:37:35::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-04-26.03:37:35::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2020-04-26.03:37:35::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-04-26.03:37:35::SCWSystem::Checking the domain standalone_domain
LOG::2020-04-26.03:37:35::SCWSystem::Not a boot domain 
LOG::2020-04-26.03:37:35::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-04-26.03:37:35::SCWDomain::Generating domain artifcats
TRACE::2020-04-26.03:37:35::SCWMssOS::Generating standalone artifcats
TRACE::2020-04-26.03:37:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-04-26.03:37:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-04-26.03:37:35::SCWMssOS:: Copying the user libraries. 
TRACE::2020-04-26.03:37:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:37:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:37:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:37:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:37:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:37:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:37:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:37:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:37:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:37:35::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:37:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:37:35::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:37:35::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-04-26.03:37:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:37:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-26.03:37:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-04-26.03:37:35::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-04-26.03:37:35::SCWMssOS::doing bsp build ... 
TRACE::2020-04-26.03:37:35::SCWMssOS::System Command Ran  C: & cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-04-26.03:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.03:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-04-26.03:37:35::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-04-26.03:37:35::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.03:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.03:37:35::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.03:37:35::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.03:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.03:37:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.03:37:35::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.03:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.03:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.03:37:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.03:37:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.03:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.03:37:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.03:37:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.03:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.03:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.03:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.03:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.03:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-26.03:37:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-04-26.03:37:36::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.03:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.03:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.03:37:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.03:37:36::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.03:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-26.03:37:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-26.03:37:36::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.03:37:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.03:37:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.03:37:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.03:37:37::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.03:37:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.03:37:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.03:37:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.03:37:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.03:37:37::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.03:37:37::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:37::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-04-26.03:37:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.03:37:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-26.03:37:37::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-04-26.03:37:37::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:37::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-04-26.03:37:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.03:37:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.03:37:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.03:37:37::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:37::SCWMssOS::"Compiling ddrps"

TRACE::2020-04-26.03:37:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.03:37:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:38::SCWMssOS::"Compiling devcfg"

TRACE::2020-04-26.03:37:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.03:37:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.03:37:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.03:37:39::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:39::SCWMssOS::"Compiling dmaps"

TRACE::2020-04-26.03:37:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.03:37:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.03:37:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.03:37:40::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:40::SCWMssOS::"Compiling emacps"

TRACE::2020-04-26.03:37:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.03:37:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:42::SCWMssOS::"Compiling gpiops"

TRACE::2020-04-26.03:37:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.03:37:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:44::SCWMssOS::"Compiling iicps"

TRACE::2020-04-26.03:37:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.03:37:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:46::SCWMssOS::"Compiling qspips"

TRACE::2020-04-26.03:37:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.03:37:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:48::SCWMssOS::"Compiling scugic"

TRACE::2020-04-26.03:37:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.03:37:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.03:37:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.03:37:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:49::SCWMssOS::"Compiling scutimer"

TRACE::2020-04-26.03:37:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.03:37:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:50::SCWMssOS::"Compiling scuwdt"

TRACE::2020-04-26.03:37:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.03:37:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-04-26.03:37:51::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-04-26.03:37:51::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-04-26.03:37:51::SCWMssOS::"Compiling sdps"

TRACE::2020-04-26.03:37:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.03:37:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.03:37:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.03:37:53::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.03:37:53::SCWMssOS::"Compiling standalone"

TRACE::2020-04-26.03:37:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.03:37:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:37:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:37:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.03:37:59::SCWMssOS::"Compiling uartps"

TRACE::2020-04-26.03:38:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.03:38:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.03:38:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.03:38:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-04-26.03:38:01::SCWMssOS::"Compiling usbps"

TRACE::2020-04-26.03:38:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.03:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.03:38:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.03:38:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.03:38:03::SCWMssOS::"Compiling xadcps"

TRACE::2020-04-26.03:38:05::SCWMssOS::'Finished building libraries'

TRACE::2020-04-26.03:38:05::SCWMssOS::Copying to export directory.
TRACE::2020-04-26.03:38:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-04-26.03:38:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-04-26.03:38:05::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-04-26.03:38:05::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-04-26.03:38:05::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-04-26.03:38:05::SCWPlatform::Started preparing the platform 
TRACE::2020-04-26.03:38:05::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-04-26.03:38:05::SCWSystem::dir created 
TRACE::2020-04-26.03:38:05::SCWSystem::Writing the bif 
TRACE::2020-04-26.03:38:05::SCWPlatform::Started writing the spfm file 
TRACE::2020-04-26.03:38:05::SCWPlatform::Started writing the xpfm file 
TRACE::2020-04-26.03:38:05::SCWPlatform::Completed generating the platform
TRACE::2020-04-26.03:38:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:38:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:38:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:38:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:38:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:38:05::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:38:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:38:05::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:38:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:38:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:38:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:38:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:38:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:38:05::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:38:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:38:05::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:38:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:38:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:38:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:38:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:38:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:38:05::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:38:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:38:05::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.03:38:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:38:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:38:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:38:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:38:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:38:05::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:38:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:38:05::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:38:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:38:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:38:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:38:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:38:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:38:05::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:38:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:38:05::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:38:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:38:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:38:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:38:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:38:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:38:05::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:38:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:38:05::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:38:05::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-04-26.03:38:05::SCWPlatform::updated the xpfm file.
TRACE::2020-04-26.03:38:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.03:38:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.03:38:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.03:38:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.03:38:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.03:38:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.03:38:05::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.03:38:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.03:38:05::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.04:09:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.04:09:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.04:09:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-04-26.04:09:11::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-26.04:09:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-26.04:09:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.04:09:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.04:09:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.04:09:11::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.04:09:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.04:09:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-04-26.04:09:11::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-04-26.04:09:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-26.04:09:11::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.04:09:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.04:09:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.04:09:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.04:09:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.04:09:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.04:09:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-04-26.04:09:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-26.04:09:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.04:09:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.04:09:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.04:09:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWReader::No isolation master present  
TRACE::2020-04-26.04:09:11::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-26.04:09:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-26.04:09:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.04:09:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.04:09:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.04:09:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.04:09:11::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-04-26.04:09:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-26.04:09:11::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-26.04:09:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.04:09:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.04:09:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-04-26.04:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.04:09:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.04:09:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.04:09:11::SCWReader::No isolation master present  
TRACE::2020-04-26.04:09:11::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make clean
TRACE::2020-04-26.04:09:12::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-04-26.04:09:12::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-04-26.04:09:12::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-04-26.04:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-04-26.04:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-04-26.04:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-04-26.04:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-04-26.04:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-04-26.04:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-04-26.04:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-04-26.04:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-04-26.04:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-04-26.04:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-04-26.04:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-04-26.04:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-04-26.04:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-04-26.04:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-04-26.04:09:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-04-26.04:09:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-04-26.04:09:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-04-26.04:09:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-04-26.04:09:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2020-04-26.04:09:13::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-04-26.04:09:13::SCWMssOS::cleaning the bsp 
TRACE::2020-04-26.04:09:13::SCWMssOS::System Command Ran  C: & cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-04-26.04:09:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-04-26.04:09:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-04-26.04:09:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-04-26.04:09:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-04-26.04:09:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-04-26.04:09:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-04-26.04:09:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-04-26.04:09:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-04-26.04:09:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-04-26.04:09:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-04-26.04:09:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-04-26.04:09:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-04-26.04:09:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-04-26.04:09:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-04-26.04:09:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-04-26.04:09:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-04-26.04:09:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-04-26.04:09:14::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2020-04-26.04:09:17::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-04-26.04:09:17::SCWPlatform::Sanity checking of platform is completed
LOG::2020-04-26.04:09:17::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-04-26.04:09:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-04-26.04:09:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-04-26.04:09:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-26.04:09:17::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-04-26.04:09:17::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:17::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:17::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:17::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.04:09:17::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.04:09:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-04-26.04:09:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-04-26.04:09:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.04:09:17::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.04:09:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.04:09:17::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.04:09:17::SCWBDomain::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-04-26.04:09:17::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-26.04:09:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-26.04:09:17::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make 
TRACE::2020-04-26.04:09:17::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-04-26.04:09:17::SCWBDomain::make[1]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-04-26.04:09:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.04:09:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-04-26.04:09:17::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-04-26.04:09:17::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:17::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:17::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.04:09:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:17::SCWBDomain::ortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.04:09:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.04:09:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.04:09:17::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.04:09:17::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:17::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:17::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.04:09:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:17::SCWBDomain::ortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.04:09:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.04:09:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.04:09:17::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.04:09:17::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:17::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:17::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:18::SCWBDomain::ortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.04:09:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:18::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:18::SCWBDomain::ortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.04:09:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.04:09:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.04:09:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:18::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:18::SCWBDomain::ortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.04:09:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.04:09:18::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.04:09:18::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:18::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:18::SCWBDomain::ortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.04:09:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:18::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:18::SCWBDomain::ortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.04:09:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:18::SCWBDomain::cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:18::SCWBDomain::ortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.04:09:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:18::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:18::SCWBDomain::ortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.04:09:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:18::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:18::SCWBDomain::ortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.04:09:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-26.04:09:18::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-04-26.04:09:18::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:18::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:18::SCWBDomain::ortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.04:09:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:18::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:18::SCWBDomain::ortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.04:09:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.04:09:18::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.04:09:18::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:18::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:18::SCWBDomain::ortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.04:09:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.04:09:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-26.04:09:18::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-26.04:09:18::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:19::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.04:09:19::SCWBDomain::make[3]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:19::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-04-26.04:09:19::SCWBDomain::make[3]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:19::SCWBDomain::ortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-04-26.04:09:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:19::SCWBDomain::ortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.04:09:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.04:09:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:19::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:19::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.04:09:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:19::SCWBDomain::ortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.04:09:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.04:09:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.04:09:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.04:09:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:19::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:19::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.04:09:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:19::SCWBDomain::ortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.04:09:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.04:09:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:19::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:19::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.04:09:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:19::SCWBDomain::ortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.04:09:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-04-26.04:09:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:19::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:19::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.04:09:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:19::SCWBDomain::ortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.04:09:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-04-26.04:09:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:19::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:19::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.04:09:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:19::SCWBDomain::ortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.04:09:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.04:09:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.04:09:19::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.04:09:19::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:19::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:19::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.04:09:19::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-04-26.04:09:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:19::SCWBDomain::ortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.04:09:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.04:09:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-26.04:09:20::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-04-26.04:09:20::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:20::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:20::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.04:09:20::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-04-26.04:09:20::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:20::SCWBDomain::ortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.04:09:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.04:09:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.04:09:20::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.04:09:20::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:20::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:20::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.04:09:20::SCWBDomain::"Compiling ddrps"

TRACE::2020-04-26.04:09:20::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:20::SCWBDomain::ortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.04:09:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.04:09:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:09:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:09:20::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.04:09:20::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:20::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.04:09:20::SCWBDomain::"Compiling devcfg"

TRACE::2020-04-26.04:09:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:21::SCWBDomain::ortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.04:09:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.04:09:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.04:09:21::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.04:09:21::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:21::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:21::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.04:09:21::SCWBDomain::"Compiling dmaps"

TRACE::2020-04-26.04:09:22::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:22::SCWBDomain::ortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.04:09:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.04:09:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.04:09:22::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.04:09:22::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:22::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:22::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.04:09:22::SCWBDomain::"Compiling emacps"

TRACE::2020-04-26.04:09:24::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:24::SCWBDomain::ortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.04:09:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.04:09:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:09:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:09:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.04:09:24::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:24::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.04:09:24::SCWBDomain::"Compiling gpiops"

TRACE::2020-04-26.04:09:26::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:26::SCWBDomain::ortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.04:09:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.04:09:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:09:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:09:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.04:09:26::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:26::SCWBDomain::cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.04:09:26::SCWBDomain::"Compiling iicps"

TRACE::2020-04-26.04:09:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:28::SCWBDomain::ortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.04:09:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.04:09:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:09:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:09:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.04:09:28::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:28::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.04:09:28::SCWBDomain::"Compiling qspips"

TRACE::2020-04-26.04:09:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:29::SCWBDomain::ortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.04:09:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.04:09:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:09:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:09:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.04:09:29::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:29::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.04:09:29::SCWBDomain::"Compiling scugic"

TRACE::2020-04-26.04:09:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:31::SCWBDomain::ortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.04:09:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.04:09:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.04:09:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.04:09:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:31::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:31::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.04:09:31::SCWBDomain::"Compiling scutimer"

TRACE::2020-04-26.04:09:32::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:32::SCWBDomain::ortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.04:09:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.04:09:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:09:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:09:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.04:09:32::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:32::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.04:09:32::SCWBDomain::"Compiling scuwdt"

TRACE::2020-04-26.04:09:32::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:32::SCWBDomain::ortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.04:09:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.04:09:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-04-26.04:09:32::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-04-26.04:09:32::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-04-26.04:09:32::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:32::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.04:09:32::SCWBDomain::"Compiling sdps"

TRACE::2020-04-26.04:09:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:34::SCWBDomain::ortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.04:09:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.04:09:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.04:09:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.04:09:34::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:34::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:34::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.04:09:34::SCWBDomain::"Compiling standalone"

TRACE::2020-04-26.04:09:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:40::SCWBDomain::ortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.04:09:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.04:09:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:09:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:09:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.04:09:40::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:40::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.04:09:40::SCWBDomain::"Compiling uartps"

TRACE::2020-04-26.04:09:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:42::SCWBDomain::ortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.04:09:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.04:09:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.04:09:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.04:09:42::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:42::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:42::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.04:09:42::SCWBDomain::"Compiling usbps"

TRACE::2020-04-26.04:09:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:44::SCWBDomain::ortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.04:09:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.04:09:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:09:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:09:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.04:09:44::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:44::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.04:09:44::SCWBDomain::"Compiling xadcps"

TRACE::2020-04-26.04:09:45::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:45::SCWBDomain::ortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.04:09:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-04-26.04:09:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:09:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:09:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.04:09:45::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:45::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.04:09:45::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-04-26.04:09:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:48::SCWBDomain::ortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.04:09:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-04-26.04:09:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:09:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:09:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.04:09:48::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.04:09:48::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.04:09:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.04:09:48::SCWBDomain::ortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.04:09:48::SCWBDomain::'Finished building libraries'

TRACE::2020-04-26.04:09:48::SCWBDomain::make[1]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-04-26.04:09:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-04-26.04:09:48::SCWBDomain::include -I.

TRACE::2020-04-26.04:09:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.04:09:48::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.04:09:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-04-26.04:09:48::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-04-26.04:09:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-26.04:09:48::SCWBDomain::0/include -I.

TRACE::2020-04-26.04:09:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-04-26.04:09:49::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-04-26.04:09:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.04:09:49::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.04:09:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-26.04:09:49::SCWBDomain::0/include -I.

TRACE::2020-04-26.04:09:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-26.04:09:49::SCWBDomain::0/include -I.

TRACE::2020-04-26.04:09:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.04:09:49::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.04:09:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-04-26.04:09:49::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-04-26.04:09:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.04:09:49::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.04:09:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-04-26.04:09:50::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-04-26.04:09:50::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-04-26.04:09:50::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-04-26.04:09:50::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-04-26.04:09:50::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2020-04-26.04:09:50::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-04-26.04:09:50::SCWSystem::Checking the domain standalone_domain
LOG::2020-04-26.04:09:50::SCWSystem::Not a boot domain 
LOG::2020-04-26.04:09:50::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-04-26.04:09:50::SCWDomain::Generating domain artifcats
TRACE::2020-04-26.04:09:50::SCWMssOS::Generating standalone artifcats
TRACE::2020-04-26.04:09:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-04-26.04:09:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-04-26.04:09:50::SCWMssOS:: Copying the user libraries. 
TRACE::2020-04-26.04:09:50::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:50::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:50::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:50::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.04:09:50::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:09:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.04:09:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-04-26.04:09:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-04-26.04:09:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.04:09:50::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.04:09:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.04:09:50::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.04:09:50::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-04-26.04:09:50::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.04:09:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-26.04:09:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-04-26.04:09:50::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-04-26.04:09:50::SCWMssOS::doing bsp build ... 
TRACE::2020-04-26.04:09:50::SCWMssOS::System Command Ran  C: & cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-04-26.04:09:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.04:09:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-04-26.04:09:50::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-04-26.04:09:50::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.04:09:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.04:09:50::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.04:09:50::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.04:09:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.04:09:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.04:09:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.04:09:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.04:09:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.04:09:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.04:09:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.04:09:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.04:09:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.04:09:50::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.04:09:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.04:09:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.04:09:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.04:09:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.04:09:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-26.04:09:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-04-26.04:09:51::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.04:09:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.04:09:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.04:09:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.04:09:51::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.04:09:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-26.04:09:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-26.04:09:51::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.04:09:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.04:09:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.04:09:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.04:09:52::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.04:09:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.04:09:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.04:09:52::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.04:09:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.04:09:52::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.04:09:52::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:52::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-04-26.04:09:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.04:09:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-26.04:09:52::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-04-26.04:09:52::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:52::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-04-26.04:09:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.04:09:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.04:09:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.04:09:52::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:52::SCWMssOS::"Compiling ddrps"

TRACE::2020-04-26.04:09:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.04:09:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:09:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:09:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.04:09:52::SCWMssOS::"Compiling devcfg"

TRACE::2020-04-26.04:09:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.04:09:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.04:09:53::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.04:09:53::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:54::SCWMssOS::"Compiling dmaps"

TRACE::2020-04-26.04:09:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.04:09:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.04:09:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.04:09:55::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:09:55::SCWMssOS::"Compiling emacps"

TRACE::2020-04-26.04:09:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.04:09:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:09:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:09:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.04:09:57::SCWMssOS::"Compiling gpiops"

TRACE::2020-04-26.04:09:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.04:09:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:09:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:09:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.04:09:58::SCWMssOS::"Compiling iicps"

TRACE::2020-04-26.04:10:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.04:10:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:10:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:10:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.04:10:00::SCWMssOS::"Compiling qspips"

TRACE::2020-04-26.04:10:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.04:10:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:10:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:10:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.04:10:02::SCWMssOS::"Compiling scugic"

TRACE::2020-04-26.04:10:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.04:10:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.04:10:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.04:10:03::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:10:03::SCWMssOS::"Compiling scutimer"

TRACE::2020-04-26.04:10:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.04:10:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:10:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:10:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.04:10:04::SCWMssOS::"Compiling scuwdt"

TRACE::2020-04-26.04:10:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.04:10:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-04-26.04:10:05::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-04-26.04:10:05::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-04-26.04:10:05::SCWMssOS::"Compiling sdps"

TRACE::2020-04-26.04:10:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.04:10:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.04:10:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.04:10:07::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.04:10:07::SCWMssOS::"Compiling standalone"

TRACE::2020-04-26.04:10:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.04:10:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:10:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:10:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.04:10:14::SCWMssOS::"Compiling uartps"

TRACE::2020-04-26.04:10:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.04:10:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.04:10:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.04:10:16::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-04-26.04:10:16::SCWMssOS::"Compiling usbps"

TRACE::2020-04-26.04:10:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.04:10:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.04:10:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.04:10:18::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.04:10:18::SCWMssOS::"Compiling xadcps"

TRACE::2020-04-26.04:10:20::SCWMssOS::'Finished building libraries'

TRACE::2020-04-26.04:10:20::SCWMssOS::Copying to export directory.
TRACE::2020-04-26.04:10:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-04-26.04:10:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-04-26.04:10:20::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-04-26.04:10:20::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-04-26.04:10:20::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-04-26.04:10:20::SCWPlatform::Started preparing the platform 
TRACE::2020-04-26.04:10:20::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-04-26.04:10:20::SCWSystem::dir created 
TRACE::2020-04-26.04:10:20::SCWSystem::Writing the bif 
TRACE::2020-04-26.04:10:20::SCWPlatform::Started writing the spfm file 
TRACE::2020-04-26.04:10:20::SCWPlatform::Started writing the xpfm file 
TRACE::2020-04-26.04:10:20::SCWPlatform::Completed generating the platform
TRACE::2020-04-26.04:10:20::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:10:20::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:10:20::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:10:20::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.04:10:20::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:10:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.04:10:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-04-26.04:10:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-04-26.04:10:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.04:10:20::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.04:10:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.04:10:20::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.04:10:20::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:10:20::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:10:20::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:10:20::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.04:10:20::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:10:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.04:10:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-04-26.04:10:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-04-26.04:10:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.04:10:20::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.04:10:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.04:10:20::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.04:10:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-04-26.04:10:20::SCWPlatform::updated the xpfm file.
TRACE::2020-04-26.04:10:20::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:10:20::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:10:20::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:10:20::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.04:10:20::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.04:10:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.04:10:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-04-26.04:10:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-04-26.04:10:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.04:10:20::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.04:10:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.04:10:20::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:42:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:30::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:42:30::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:42:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-04-26.18:42:35::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-04-26.18:42:35::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-04-26.18:42:35::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-04-26.18:42:35::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-26.18:42:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-26.18:42:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-26.18:42:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:42:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:42:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.18:42:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.18:42:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:42:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:42:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:42:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.18:42:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.18:42:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:42:35::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-04-26.18:42:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:42:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:42:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.18:42:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.18:42:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:42:35::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:42:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-04-26.18:42:35::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:42:35::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:42:35::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:42:35::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-04-26.18:42:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-26.18:42:36::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:42:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:42:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:42:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.18:42:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.18:42:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:42:36::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:42:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:42:36::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:42:36::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-04-26.18:42:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:42:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:42:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.18:42:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.18:42:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:42:36::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:42:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:42:36::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:42:36::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-04-26.18:42:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-26.18:42:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-26.18:42:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:42:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:42:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.18:42:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.18:42:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:42:36::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:42:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:42:36::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:42:36::SCWReader::No isolation master present  
TRACE::2020-04-26.18:42:36::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-26.18:42:36::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-26.18:42:36::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-26.18:42:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:42:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:42:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.18:42:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.18:42:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:42:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:42:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:42:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.18:42:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.18:42:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:42:36::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:42:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:42:36::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:42:36::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:42:36::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:42:36::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-04-26.18:42:36::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-26.18:42:36::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:42:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-26.18:42:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-26.18:42:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:42:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:42:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:42:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.18:42:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.18:42:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:42:36::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:42:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:42:36::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:42:36::SCWReader::No isolation master present  
TRACE::2020-04-26.18:42:36::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make clean
TRACE::2020-04-26.18:42:37::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-04-26.18:42:37::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-04-26.18:42:37::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-04-26.18:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-04-26.18:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-04-26.18:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-04-26.18:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-04-26.18:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-04-26.18:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-04-26.18:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-04-26.18:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-04-26.18:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-04-26.18:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-04-26.18:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-04-26.18:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-04-26.18:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-04-26.18:42:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-04-26.18:42:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-04-26.18:42:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-04-26.18:42:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-04-26.18:42:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-04-26.18:42:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2020-04-26.18:42:38::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-04-26.18:42:38::SCWMssOS::cleaning the bsp 
TRACE::2020-04-26.18:42:38::SCWMssOS::System Command Ran  C: & cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-04-26.18:42:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-04-26.18:42:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-04-26.18:42:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-04-26.18:42:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-04-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-04-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-04-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-04-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-04-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-04-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-04-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-04-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-04-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-04-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-04-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-04-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-04-26.18:42:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-04-26.18:42:40::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2020-04-26.18:50:09::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-04-26.18:50:09::SCWPlatform::Sanity checking of platform is completed
LOG::2020-04-26.18:50:09::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-04-26.18:50:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-04-26.18:50:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-04-26.18:50:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-26.18:50:09::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-04-26.18:50:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:50:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:50:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:50:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:50:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:50:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:50:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.18:50:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.18:50:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:50:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:50:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:50:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:50:09::SCWBDomain::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-04-26.18:50:09::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-26.18:50:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-26.18:50:09::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make 
TRACE::2020-04-26.18:50:09::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-04-26.18:50:09::SCWBDomain::make[1]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-04-26.18:50:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.18:50:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-04-26.18:50:09::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-04-26.18:50:09::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:09::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:09::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.18:50:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:10::SCWBDomain::ortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.18:50:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.18:50:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.18:50:10::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.18:50:10::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:10::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:10::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.18:50:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:10::SCWBDomain::ortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.18:50:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.18:50:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:50:10::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:50:10::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:10::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:10::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.18:50:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:10::SCWBDomain::ortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.18:50:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.18:50:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:50:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:50:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:10::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:10::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.18:50:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:10::SCWBDomain::ortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.18:50:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.18:50:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:50:10::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:50:10::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:10::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:10::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.18:50:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:10::SCWBDomain::ortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.18:50:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.18:50:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.18:50:10::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.18:50:10::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:10::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:10::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.18:50:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:10::SCWBDomain::ortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.18:50:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.18:50:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:50:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:50:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:10::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:10::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.18:50:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:10::SCWBDomain::ortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.18:50:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.18:50:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:50:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:50:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:11::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:11::SCWBDomain::cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.18:50:11::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:11::SCWBDomain::ortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.18:50:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.18:50:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:50:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:50:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:11::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:11::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.18:50:11::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:11::SCWBDomain::ortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.18:50:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.18:50:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:50:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:50:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:11::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:11::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.18:50:11::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:11::SCWBDomain::ortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.18:50:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.18:50:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-26.18:50:11::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-04-26.18:50:11::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:11::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:11::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.18:50:11::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:11::SCWBDomain::ortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.18:50:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.18:50:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:50:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:50:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:11::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:11::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.18:50:11::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:11::SCWBDomain::ortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.18:50:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.18:50:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.18:50:11::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.18:50:11::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:11::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:11::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.18:50:11::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:11::SCWBDomain::ortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.18:50:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.18:50:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-26.18:50:12::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-26.18:50:12::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:12::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:12::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.18:50:12::SCWBDomain::make[3]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:12::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-04-26.18:50:12::SCWBDomain::make[3]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:12::SCWBDomain::ortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-04-26.18:50:12::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:12::SCWBDomain::ortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.18:50:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.18:50:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:50:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:50:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:12::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:12::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.18:50:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:13::SCWBDomain::ortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.18:50:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.18:50:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:50:13::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:50:13::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:13::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:13::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.18:50:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:13::SCWBDomain::ortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.18:50:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.18:50:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:50:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:50:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:13::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:13::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.18:50:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:13::SCWBDomain::ortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.18:50:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-04-26.18:50:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:50:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:50:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:13::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:13::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.18:50:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:13::SCWBDomain::ortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.18:50:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-04-26.18:50:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:50:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:50:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:13::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:13::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.18:50:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:13::SCWBDomain::ortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.18:50:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.18:50:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.18:50:13::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.18:50:13::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:13::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:13::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.18:50:13::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-04-26.18:50:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:14::SCWBDomain::ortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.18:50:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.18:50:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-26.18:50:15::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-04-26.18:50:15::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:15::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:15::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.18:50:15::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-04-26.18:50:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:15::SCWBDomain::ortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.18:50:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.18:50:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.18:50:15::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.18:50:15::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:15::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:15::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.18:50:15::SCWBDomain::"Compiling ddrps"

TRACE::2020-04-26.18:50:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:15::SCWBDomain::ortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.18:50:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.18:50:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:50:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:50:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:50:15::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:15::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.18:50:15::SCWBDomain::"Compiling devcfg"

TRACE::2020-04-26.18:50:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:17::SCWBDomain::ortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.18:50:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.18:50:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.18:50:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.18:50:17::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:17::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:17::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.18:50:17::SCWBDomain::"Compiling dmaps"

TRACE::2020-04-26.18:50:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:19::SCWBDomain::ortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.18:50:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.18:50:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.18:50:19::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.18:50:19::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:19::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:19::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.18:50:19::SCWBDomain::"Compiling emacps"

TRACE::2020-04-26.18:50:23::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:23::SCWBDomain::ortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.18:50:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.18:50:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:50:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:50:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:50:23::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:23::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.18:50:23::SCWBDomain::"Compiling gpiops"

TRACE::2020-04-26.18:50:25::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:25::SCWBDomain::ortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.18:50:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.18:50:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:50:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:50:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:50:26::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:26::SCWBDomain::cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.18:50:26::SCWBDomain::"Compiling iicps"

TRACE::2020-04-26.18:50:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:29::SCWBDomain::ortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.18:50:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.18:50:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:50:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:50:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:50:29::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:29::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.18:50:29::SCWBDomain::"Compiling qspips"

TRACE::2020-04-26.18:50:32::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:32::SCWBDomain::ortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.18:50:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.18:50:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:50:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:50:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:50:32::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:32::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.18:50:32::SCWBDomain::"Compiling scugic"

TRACE::2020-04-26.18:50:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:34::SCWBDomain::ortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.18:50:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.18:50:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:50:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:50:34::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:34::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:34::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.18:50:34::SCWBDomain::"Compiling scutimer"

TRACE::2020-04-26.18:50:35::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:35::SCWBDomain::ortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.18:50:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.18:50:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:50:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:50:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:50:35::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:35::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.18:50:36::SCWBDomain::"Compiling scuwdt"

TRACE::2020-04-26.18:50:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:37::SCWBDomain::ortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.18:50:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.18:50:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-04-26.18:50:37::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-04-26.18:50:37::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-04-26.18:50:37::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:37::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.18:50:37::SCWBDomain::"Compiling sdps"

TRACE::2020-04-26.18:50:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:40::SCWBDomain::ortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.18:50:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.18:50:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.18:50:40::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.18:50:40::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:40::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:40::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.18:50:40::SCWBDomain::"Compiling standalone"

TRACE::2020-04-26.18:50:51::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:51::SCWBDomain::ortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.18:50:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.18:50:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:50:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:50:51::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:50:51::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:51::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.18:50:51::SCWBDomain::"Compiling uartps"

TRACE::2020-04-26.18:50:54::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:54::SCWBDomain::ortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.18:50:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.18:50:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.18:50:54::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.18:50:54::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-04-26.18:50:54::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:54::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.18:50:54::SCWBDomain::"Compiling usbps"

TRACE::2020-04-26.18:50:57::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:50:57::SCWBDomain::ortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.18:50:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.18:50:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:50:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:50:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:50:57::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:50:57::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.18:50:57::SCWBDomain::"Compiling xadcps"

TRACE::2020-04-26.18:51:00::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:51:00::SCWBDomain::ortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.18:51:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-04-26.18:51:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:51:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:51:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:51:00::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:51:00::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.18:51:00::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-04-26.18:51:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:51:04::SCWBDomain::ortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.18:51:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-04-26.18:51:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:51:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:51:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:51:04::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:51:04::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.18:51:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:51:04::SCWBDomain::ortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.18:51:04::SCWBDomain::'Finished building libraries'

TRACE::2020-04-26.18:51:04::SCWBDomain::make[1]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-04-26.18:51:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-04-26.18:51:04::SCWBDomain::include -I.

TRACE::2020-04-26.18:51:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.18:51:04::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.18:51:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-04-26.18:51:05::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-04-26.18:51:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-26.18:51:05::SCWBDomain::0/include -I.

TRACE::2020-04-26.18:51:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-04-26.18:51:05::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-04-26.18:51:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.18:51:05::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.18:51:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-26.18:51:06::SCWBDomain::0/include -I.

TRACE::2020-04-26.18:51:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-26.18:51:06::SCWBDomain::0/include -I.

TRACE::2020-04-26.18:51:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.18:51:06::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.18:51:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-04-26.18:51:06::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-04-26.18:51:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.18:51:07::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.18:51:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-04-26.18:51:07::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-04-26.18:51:07::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-04-26.18:51:07::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-04-26.18:51:07::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-04-26.18:51:07::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2020-04-26.18:51:07::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-04-26.18:51:08::SCWSystem::Checking the domain standalone_domain
LOG::2020-04-26.18:51:08::SCWSystem::Not a boot domain 
LOG::2020-04-26.18:51:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-04-26.18:51:08::SCWDomain::Generating domain artifcats
TRACE::2020-04-26.18:51:08::SCWMssOS::Generating standalone artifcats
TRACE::2020-04-26.18:51:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-04-26.18:51:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-04-26.18:51:08::SCWMssOS:: Copying the user libraries. 
TRACE::2020-04-26.18:51:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:51:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:51:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.18:51:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.18:51:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:51:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:51:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:51:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:51:08::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-04-26.18:51:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:51:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-26.18:51:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-04-26.18:51:08::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-04-26.18:51:08::SCWMssOS::doing bsp build ... 
TRACE::2020-04-26.18:51:08::SCWMssOS::System Command Ran  C: & cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-04-26.18:51:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.18:51:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-04-26.18:51:08::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-04-26.18:51:08::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.18:51:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.18:51:08::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.18:51:08::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.18:51:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:51:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:51:08::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.18:51:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:51:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:51:08::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.18:51:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:51:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:51:08::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.18:51:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.18:51:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.18:51:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.18:51:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:51:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:51:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.18:51:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:51:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:51:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.18:51:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:51:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:51:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.18:51:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:51:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:51:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.18:51:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-26.18:51:09::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-04-26.18:51:09::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.18:51:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:51:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:51:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.18:51:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.18:51:10::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.18:51:10::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.18:51:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-26.18:51:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-26.18:51:10::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.18:51:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:51:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:51:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.18:51:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:51:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:51:11::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.18:51:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:51:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:51:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.18:51:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.18:51:11::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.18:51:11::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:11::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-04-26.18:51:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.18:51:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-26.18:51:12::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-04-26.18:51:12::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:12::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-04-26.18:51:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.18:51:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.18:51:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.18:51:12::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:12::SCWMssOS::"Compiling ddrps"

TRACE::2020-04-26.18:51:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.18:51:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:51:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:51:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:51:12::SCWMssOS::"Compiling devcfg"

TRACE::2020-04-26.18:51:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.18:51:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.18:51:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.18:51:14::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:14::SCWMssOS::"Compiling dmaps"

TRACE::2020-04-26.18:51:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.18:51:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.18:51:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.18:51:16::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:16::SCWMssOS::"Compiling emacps"

TRACE::2020-04-26.18:51:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.18:51:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:51:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:51:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:51:19::SCWMssOS::"Compiling gpiops"

TRACE::2020-04-26.18:51:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.18:51:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:51:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:51:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:51:22::SCWMssOS::"Compiling iicps"

TRACE::2020-04-26.18:51:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.18:51:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:51:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:51:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:51:26::SCWMssOS::"Compiling qspips"

TRACE::2020-04-26.18:51:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.18:51:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:51:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:51:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:51:28::SCWMssOS::"Compiling scugic"

TRACE::2020-04-26.18:51:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.18:51:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:51:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:51:30::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:31::SCWMssOS::"Compiling scutimer"

TRACE::2020-04-26.18:51:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.18:51:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:51:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:51:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:51:32::SCWMssOS::"Compiling scuwdt"

TRACE::2020-04-26.18:51:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.18:51:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-04-26.18:51:33::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-04-26.18:51:33::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-04-26.18:51:33::SCWMssOS::"Compiling sdps"

TRACE::2020-04-26.18:51:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.18:51:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.18:51:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.18:51:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:36::SCWMssOS::"Compiling standalone"

TRACE::2020-04-26.18:51:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.18:51:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:51:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:51:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:51:47::SCWMssOS::"Compiling uartps"

TRACE::2020-04-26.18:51:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.18:51:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.18:51:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.18:51:49::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-04-26.18:51:49::SCWMssOS::"Compiling usbps"

TRACE::2020-04-26.18:51:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.18:51:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:51:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:51:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:51:52::SCWMssOS::"Compiling xadcps"

TRACE::2020-04-26.18:51:55::SCWMssOS::'Finished building libraries'

TRACE::2020-04-26.18:51:55::SCWMssOS::Copying to export directory.
TRACE::2020-04-26.18:51:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-04-26.18:51:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-04-26.18:51:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-04-26.18:51:55::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-04-26.18:51:55::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-04-26.18:51:55::SCWPlatform::Started preparing the platform 
TRACE::2020-04-26.18:51:55::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-04-26.18:51:55::SCWSystem::dir created 
TRACE::2020-04-26.18:51:55::SCWSystem::Writing the bif 
TRACE::2020-04-26.18:51:55::SCWPlatform::Started writing the spfm file 
TRACE::2020-04-26.18:51:55::SCWPlatform::Started writing the xpfm file 
TRACE::2020-04-26.18:51:55::SCWPlatform::Completed generating the platform
TRACE::2020-04-26.18:51:55::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:55::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:55::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:55::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:51:55::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:51:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.18:51:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.18:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:51:55::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:51:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:51:55::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:51:55::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:55::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:55::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:55::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:51:55::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:51:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.18:51:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.18:51:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:51:56::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:51:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:51:56::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:51:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-04-26.18:51:56::SCWPlatform::updated the xpfm file.
TRACE::2020-04-26.18:51:56::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:56::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:56::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:56::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:51:56::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:51:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:51:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.18:51:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.18:51:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:51:56::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:51:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:51:56::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:52:57::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make clean
TRACE::2020-04-26.18:52:57::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-04-26.18:52:57::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-04-26.18:52:57::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-04-26.18:52:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-04-26.18:52:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-04-26.18:52:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-04-26.18:52:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-04-26.18:52:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-04-26.18:52:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-04-26.18:52:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-04-26.18:52:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-04-26.18:52:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-04-26.18:52:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-04-26.18:52:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-04-26.18:52:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-04-26.18:52:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-04-26.18:52:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-04-26.18:52:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-04-26.18:52:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-04-26.18:52:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-04-26.18:52:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-04-26.18:52:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2020-04-26.18:52:58::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-04-26.18:52:58::SCWMssOS::cleaning the bsp 
TRACE::2020-04-26.18:52:58::SCWMssOS::System Command Ran  C: & cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-04-26.18:52:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-04-26.18:52:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-04-26.18:52:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-04-26.18:52:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-04-26.18:52:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-04-26.18:52:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-04-26.18:52:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-04-26.18:52:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-04-26.18:52:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-04-26.18:52:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-04-26.18:52:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-04-26.18:52:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-04-26.18:52:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-04-26.18:52:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-04-26.18:52:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-04-26.18:52:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-04-26.18:52:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-04-26.18:52:59::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-04-26.18:55:32::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make clean
TRACE::2020-04-26.18:55:32::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-04-26.18:55:32::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

ERROR::2020-04-26.18:55:32::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2020-04-26.18:58:01::SCWPlatform::Clearing the existing platform
TRACE::2020-04-26.18:58:01::SCWSystem::Clearing the existing sysconfig
TRACE::2020-04-26.18:58:01::SCWBDomain::clearing the fsbl build
TRACE::2020-04-26.18:58:01::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:01::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:58:01::SCWSystem::Clearing the domains completed.
TRACE::2020-04-26.18:58:01::SCWPlatform::Clearing the opened hw db.
TRACE::2020-04-26.18:58:01::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:01::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:01::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:01::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:01::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:01::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:01::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:01::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:01::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:01::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-04-26.18:58:04::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-04-26.18:58:04::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-04-26.18:58:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-26.18:58:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-26.18:58:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:04::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:04::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-04-26.18:58:04::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:04::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:04::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:04::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-04-26.18:58:04::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-26.18:58:04::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:04::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:58:04::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:04::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:04::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:58:04::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:04::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-04-26.18:58:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-26.18:58:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:04::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:58:04::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:04::SCWReader::No isolation master present  
TRACE::2020-04-26.18:58:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-26.18:58:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-26.18:58:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-04-26.18:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:04::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:58:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:58:04::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:58:04::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:58:04::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:58:04::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-04-26.18:58:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-26.18:58:05::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:58:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-26.18:58:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-26.18:58:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-04-26.18:58:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-04-26.18:58:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:05::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:58:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:58:05::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:58:05::SCWReader::No isolation master present  
TRACE::2020-04-26.18:58:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:08::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-04-26.18:58:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:10::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-04-26.18:58:10::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:10::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:10::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:10::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:10::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-04-26.18:58:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-04-26.18:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:10::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:10::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:10::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:10::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:10::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-04-26.18:58:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-04-26.18:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:10::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:58:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-04-26.18:58:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:11::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-26.18:58:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:11::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-04-26.18:58:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-04-26.18:58:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-04-26.18:58:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-04-26.18:58:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-04-26.18:58:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:58:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:58:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:58:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-04-26.18:58:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:11::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-26.18:58:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:11::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-04-26.18:58:11::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-04-26.18:58:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-04-26.18:58:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2020-04-26.18:58:14::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:14::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:14::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:14::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:14::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-04-26.18:58:14::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-04-26.18:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:14::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:58:14::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:14::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:14::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:14::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:14::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:14::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-04-26.18:58:14::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-04-26.18:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:14::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:58:14::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:14::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:14::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:14::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:14::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:14::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-04-26.18:58:14::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-04-26.18:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:14::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:58:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:58:14::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:58:14::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-04-26.18:58:26::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-04-26.18:58:26::SCWPlatform::Sanity checking of platform is completed
LOG::2020-04-26.18:58:26::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-04-26.18:58:26::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-04-26.18:58:26::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-04-26.18:58:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-26.18:58:26::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-04-26.18:58:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:58:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:58:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:58:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-04-26.18:58:26::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-04-26.18:58:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:58:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:58:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:58:26::SCWBDomain::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-04-26.18:58:26::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-26.18:58:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-26.18:58:26::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make 
TRACE::2020-04-26.18:58:26::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-04-26.18:58:27::SCWBDomain::make[1]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-04-26.18:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.18:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-04-26.18:58:27::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-04-26.18:58:27::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:27::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:27::SCWBDomain::ortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.18:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.18:58:27::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.18:58:27::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:27::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:27::SCWBDomain::ortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.18:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:58:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:58:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:27::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:27::SCWBDomain::ortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.18:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:58:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:58:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:27::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:27::SCWBDomain::ortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.18:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:58:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:58:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:27::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:27::SCWBDomain::ortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.18:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.18:58:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.18:58:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:27::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:27::SCWBDomain::ortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.18:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:58:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:58:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:27::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:27::SCWBDomain::ortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.18:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:58:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:58:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:27::SCWBDomain::cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:27::SCWBDomain::ortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.18:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:58:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:58:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:27::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:27::SCWBDomain::ortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.18:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:58:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:58:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:27::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:27::SCWBDomain::ortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.18:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.18:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-26.18:58:27::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-04-26.18:58:27::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:28::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:28::SCWBDomain::ortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.18:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:58:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:58:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:28::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:28::SCWBDomain::ortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.18:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.18:58:28::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.18:58:28::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:28::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:28::SCWBDomain::ortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.18:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-26.18:58:28::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-26.18:58:28::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:28::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::make[3]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:28::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-04-26.18:58:28::SCWBDomain::make[3]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:28::SCWBDomain::ortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:28::SCWBDomain::ortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.18:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:58:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:58:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:28::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:28::SCWBDomain::ortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.18:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:58:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:58:28::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:28::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:28::SCWBDomain::ortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.18:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:58:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:58:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:28::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:28::SCWBDomain::ortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-04-26.18:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:58:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:58:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:28::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:28::SCWBDomain::ortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-04-26.18:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:58:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:58:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:28::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.18:58:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:28::SCWBDomain::ortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.18:58:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.18:58:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.18:58:29::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.18:58:29::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:29::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:29::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.18:58:29::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-04-26.18:58:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:29::SCWBDomain::ortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.18:58:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.18:58:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-26.18:58:29::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-04-26.18:58:29::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:29::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:29::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.18:58:29::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-04-26.18:58:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:29::SCWBDomain::ortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.18:58:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.18:58:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.18:58:29::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.18:58:29::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:29::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:29::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.18:58:29::SCWBDomain::"Compiling ddrps"

TRACE::2020-04-26.18:58:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:29::SCWBDomain::ortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.18:58:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.18:58:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:58:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:58:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:58:29::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:29::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.18:58:29::SCWBDomain::"Compiling devcfg"

TRACE::2020-04-26.18:58:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:30::SCWBDomain::ortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.18:58:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.18:58:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.18:58:30::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.18:58:30::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:30::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:30::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.18:58:30::SCWBDomain::"Compiling dmaps"

TRACE::2020-04-26.18:58:32::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:32::SCWBDomain::ortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.18:58:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.18:58:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.18:58:32::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.18:58:32::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:32::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:32::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.18:58:32::SCWBDomain::"Compiling emacps"

TRACE::2020-04-26.18:58:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:34::SCWBDomain::ortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.18:58:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.18:58:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:58:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:58:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:58:34::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:34::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.18:58:34::SCWBDomain::"Compiling gpiops"

TRACE::2020-04-26.18:58:35::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:35::SCWBDomain::ortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.18:58:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.18:58:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:58:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:58:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:58:35::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:35::SCWBDomain::cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.18:58:35::SCWBDomain::"Compiling iicps"

TRACE::2020-04-26.18:58:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:37::SCWBDomain::ortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.18:58:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.18:58:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:58:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:58:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:58:37::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:37::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.18:58:37::SCWBDomain::"Compiling qspips"

TRACE::2020-04-26.18:58:39::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:39::SCWBDomain::ortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.18:58:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.18:58:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:58:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:58:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:58:39::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:39::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.18:58:39::SCWBDomain::"Compiling scugic"

TRACE::2020-04-26.18:58:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:40::SCWBDomain::ortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.18:58:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.18:58:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:58:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:58:40::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:40::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:40::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.18:58:40::SCWBDomain::"Compiling scutimer"

TRACE::2020-04-26.18:58:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:41::SCWBDomain::ortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.18:58:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.18:58:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:58:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:58:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:58:41::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:41::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.18:58:41::SCWBDomain::"Compiling scuwdt"

TRACE::2020-04-26.18:58:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:42::SCWBDomain::ortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.18:58:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.18:58:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-04-26.18:58:42::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-04-26.18:58:42::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-04-26.18:58:42::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:42::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.18:58:42::SCWBDomain::"Compiling sdps"

TRACE::2020-04-26.18:58:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:44::SCWBDomain::ortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.18:58:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.18:58:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.18:58:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.18:58:44::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:44::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:44::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.18:58:44::SCWBDomain::"Compiling standalone"

TRACE::2020-04-26.18:58:50::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:50::SCWBDomain::ortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.18:58:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.18:58:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:58:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:58:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:58:50::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:50::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.18:58:50::SCWBDomain::"Compiling uartps"

TRACE::2020-04-26.18:58:52::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:52::SCWBDomain::ortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.18:58:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.18:58:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.18:58:52::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.18:58:52::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-04-26.18:58:52::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:52::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.18:58:52::SCWBDomain::"Compiling usbps"

TRACE::2020-04-26.18:58:54::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:54::SCWBDomain::ortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.18:58:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.18:58:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:58:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:58:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:58:54::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:54::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.18:58:54::SCWBDomain::"Compiling xadcps"

TRACE::2020-04-26.18:58:55::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:55::SCWBDomain::ortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.18:58:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-04-26.18:58:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:58:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:58:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:58:55::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:55::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.18:58:55::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-04-26.18:58:58::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:58::SCWBDomain::ortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.18:58:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-04-26.18:58:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:58:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:58:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.18:58:58::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.18:58:58::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.18:58:58::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.18:58:58::SCWBDomain::ortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.18:58:58::SCWBDomain::'Finished building libraries'

TRACE::2020-04-26.18:58:58::SCWBDomain::make[1]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-04-26.18:58:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-04-26.18:58:58::SCWBDomain::include -I.

TRACE::2020-04-26.18:58:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.18:58:58::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.18:58:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-04-26.18:58:58::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-04-26.18:58:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-26.18:58:58::SCWBDomain::0/include -I.

TRACE::2020-04-26.18:58:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-04-26.18:58:59::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-04-26.18:58:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.18:58:59::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.18:58:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-26.18:58:59::SCWBDomain::0/include -I.

TRACE::2020-04-26.18:58:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-26.18:58:59::SCWBDomain::0/include -I.

TRACE::2020-04-26.18:58:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.18:58:59::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.18:58:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-04-26.18:58:59::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-04-26.18:59:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.18:59:00::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.18:59:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-04-26.18:59:00::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-04-26.18:59:00::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-04-26.18:59:00::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-04-26.18:59:00::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-04-26.18:59:00::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2020-04-26.18:59:00::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-04-26.18:59:00::SCWSystem::Checking the domain standalone_domain
LOG::2020-04-26.18:59:00::SCWSystem::Not a boot domain 
LOG::2020-04-26.18:59:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-04-26.18:59:00::SCWDomain::Generating domain artifcats
TRACE::2020-04-26.18:59:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-04-26.18:59:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-04-26.18:59:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-04-26.18:59:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-04-26.18:59:00::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:00::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:00::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:00::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:59:00::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:59:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-04-26.18:59:00::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-04-26.18:59:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:59:00::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:59:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:59:00::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:59:00::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-04-26.18:59:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:59:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-26.18:59:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-04-26.18:59:00::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-04-26.18:59:00::SCWMssOS::doing bsp build ... 
TRACE::2020-04-26.18:59:00::SCWMssOS::System Command Ran  C: & cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-04-26.18:59:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.18:59:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-04-26.18:59:00::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-04-26.18:59:00::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.18:59:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.18:59:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.18:59:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.18:59:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:59:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:59:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.18:59:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:59:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:59:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.18:59:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:59:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:59:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.18:59:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.18:59:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.18:59:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.18:59:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:59:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:59:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.18:59:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:59:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:59:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.18:59:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:59:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:59:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.18:59:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:59:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:59:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.18:59:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-26.18:59:01::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-04-26.18:59:01::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.18:59:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:59:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:59:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.18:59:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.18:59:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.18:59:01::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.18:59:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-26.18:59:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-26.18:59:01::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.18:59:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:59:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:59:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.18:59:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:59:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:59:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.18:59:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.18:59:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.18:59:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.18:59:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.18:59:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.18:59:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:02::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-04-26.18:59:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.18:59:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-26.18:59:02::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-04-26.18:59:02::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:02::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-04-26.18:59:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.18:59:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.18:59:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.18:59:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:02::SCWMssOS::"Compiling ddrps"

TRACE::2020-04-26.18:59:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.18:59:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:59:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:59:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:59:02::SCWMssOS::"Compiling devcfg"

TRACE::2020-04-26.18:59:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.18:59:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.18:59:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.18:59:04::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:04::SCWMssOS::"Compiling dmaps"

TRACE::2020-04-26.18:59:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.18:59:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.18:59:05::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.18:59:05::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:05::SCWMssOS::"Compiling emacps"

TRACE::2020-04-26.18:59:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.18:59:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:59:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:59:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:59:07::SCWMssOS::"Compiling gpiops"

TRACE::2020-04-26.18:59:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.18:59:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:59:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:59:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:59:09::SCWMssOS::"Compiling iicps"

TRACE::2020-04-26.18:59:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.18:59:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:59:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:59:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:59:11::SCWMssOS::"Compiling qspips"

TRACE::2020-04-26.18:59:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.18:59:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:59:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:59:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:59:12::SCWMssOS::"Compiling scugic"

TRACE::2020-04-26.18:59:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.18:59:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.18:59:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.18:59:14::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:14::SCWMssOS::"Compiling scutimer"

TRACE::2020-04-26.18:59:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.18:59:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:59:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:59:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:59:14::SCWMssOS::"Compiling scuwdt"

TRACE::2020-04-26.18:59:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.18:59:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-04-26.18:59:15::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-04-26.18:59:15::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-04-26.18:59:15::SCWMssOS::"Compiling sdps"

TRACE::2020-04-26.18:59:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.18:59:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.18:59:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.18:59:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:17::SCWMssOS::"Compiling standalone"

TRACE::2020-04-26.18:59:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.18:59:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:59:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:59:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:59:23::SCWMssOS::"Compiling uartps"

TRACE::2020-04-26.18:59:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.18:59:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.18:59:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.18:59:25::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-04-26.18:59:25::SCWMssOS::"Compiling usbps"

TRACE::2020-04-26.18:59:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.18:59:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.18:59:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.18:59:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.18:59:26::SCWMssOS::"Compiling xadcps"

TRACE::2020-04-26.18:59:28::SCWMssOS::'Finished building libraries'

TRACE::2020-04-26.18:59:28::SCWMssOS::Copying to export directory.
TRACE::2020-04-26.18:59:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-04-26.18:59:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-04-26.18:59:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-04-26.18:59:28::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-04-26.18:59:28::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-04-26.18:59:28::SCWPlatform::Started preparing the platform 
TRACE::2020-04-26.18:59:28::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-04-26.18:59:28::SCWSystem::dir created 
TRACE::2020-04-26.18:59:28::SCWSystem::Writing the bif 
TRACE::2020-04-26.18:59:28::SCWPlatform::Started writing the spfm file 
TRACE::2020-04-26.18:59:28::SCWPlatform::Started writing the xpfm file 
TRACE::2020-04-26.18:59:28::SCWPlatform::Completed generating the platform
TRACE::2020-04-26.18:59:28::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:28::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:28::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:28::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:59:28::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:59:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-04-26.18:59:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-04-26.18:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:59:28::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:59:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:59:28::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.18:59:28::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:28::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:28::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:28::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:59:28::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:59:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-04-26.18:59:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-04-26.18:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:59:28::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:59:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:59:28::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:59:28::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-04-26.18:59:28::SCWPlatform::updated the xpfm file.
TRACE::2020-04-26.18:59:28::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:28::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:28::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:28::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.18:59:28::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.18:59:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.18:59:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-04-26.18:59:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-04-26.18:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.18:59:28::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.18:59:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.18:59:29::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:29::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make clean
TRACE::2020-04-26.19:00:29::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-04-26.19:00:29::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-04-26.19:00:29::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-04-26.19:00:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-04-26.19:00:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-04-26.19:00:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-04-26.19:00:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-04-26.19:00:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-04-26.19:00:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-04-26.19:00:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-04-26.19:00:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-04-26.19:00:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-04-26.19:00:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-04-26.19:00:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-04-26.19:00:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-04-26.19:00:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-04-26.19:00:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-04-26.19:00:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-04-26.19:00:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-04-26.19:00:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-04-26.19:00:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-04-26.19:00:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2020-04-26.19:00:30::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-04-26.19:00:30::SCWMssOS::cleaning the bsp 
TRACE::2020-04-26.19:00:30::SCWMssOS::System Command Ran  C: & cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-04-26.19:00:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-04-26.19:00:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-04-26.19:00:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-04-26.19:00:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-04-26.19:00:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-04-26.19:00:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-04-26.19:00:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-04-26.19:00:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-04-26.19:00:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-04-26.19:00:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-04-26.19:00:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-04-26.19:00:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-04-26.19:00:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-04-26.19:00:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-04-26.19:00:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-04-26.19:00:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-04-26.19:00:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-04-26.19:00:31::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-04-26.19:00:42::SCWPlatform::Clearing the existing platform
TRACE::2020-04-26.19:00:42::SCWSystem::Clearing the existing sysconfig
TRACE::2020-04-26.19:00:42::SCWBDomain::clearing the fsbl build
TRACE::2020-04-26.19:00:42::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:42::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:42::SCWSystem::Clearing the domains completed.
TRACE::2020-04-26.19:00:42::SCWPlatform::Clearing the opened hw db.
TRACE::2020-04-26.19:00:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:42::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:42::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-04-26.19:00:45::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2020-04-26.19:00:45::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-04-26.19:00:45::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-04-26.19:00:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-26.19:00:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-26.19:00:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-26.19:00:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-04-26.19:00:45::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-04-26.19:00:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-04-26.19:00:45::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-04-26.19:00:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:45::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-04-26.19:00:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-04-26.19:00:45::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-04-26.19:00:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:45::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-04-26.19:00:45::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:45::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:45::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:45::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-04-26.19:00:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-26.19:00:45::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-04-26.19:00:45::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-04-26.19:00:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:45::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:00:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:00:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-04-26.19:00:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-26.19:00:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:00:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWReader::No isolation master present  
TRACE::2020-04-26.19:00:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-26.19:00:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-26.19:00:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:00:46::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-04-26.19:00:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-26.19:00:46::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-26.19:00:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:00:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWReader::No isolation master present  
TRACE::2020-04-26.19:00:46::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:00:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:00:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-04-26.19:00:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:00:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>/resources/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-04-26.19:00:54::SCWPlatform::Clearing the existing platform
TRACE::2020-04-26.19:00:54::SCWSystem::Clearing the existing sysconfig
TRACE::2020-04-26.19:00:54::SCWBDomain::clearing the fsbl build
TRACE::2020-04-26.19:00:54::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:54::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:54::SCWSystem::Clearing the domains completed.
TRACE::2020-04-26.19:00:54::SCWPlatform::Clearing the opened hw db.
TRACE::2020-04-26.19:00:54::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:54::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:54::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:54::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:54::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:54::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:54::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:54::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:54::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:54::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-04-26.19:00:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-04-26.19:00:58::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-04-26.19:00:58::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-26.19:00:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-26.19:00:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:58::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-04-26.19:00:58::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:58::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:58::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:58::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-04-26.19:00:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-26.19:00:58::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:58::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:00:58::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:58::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:58::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:00:58::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:58::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-04-26.19:00:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-26.19:00:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:58::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:00:58::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:00:58::SCWReader::No isolation master present  
TRACE::2020-04-26.19:00:58::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-26.19:00:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-26.19:00:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-04-26.19:00:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:58::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:00:58::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:58::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:59::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:59::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-04-26.19:00:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-26.19:00:59::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-26.19:00:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-26.19:00:59::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:59::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:59::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:59::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:00:59::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:00:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-04-26.19:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-04-26.19:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:00:59::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:00:59::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:00:59::SCWReader::No isolation master present  
TRACE::2020-04-26.19:01:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:05::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-04-26.19:01:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:01:08::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-04-26.19:01:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:01:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:01:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-04-26.19:01:08::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-04-26.19:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:01:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:01:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:01:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-04-26.19:01:08::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-04-26.19:01:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:01:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:01:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:01:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:01:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-04-26.19:01:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:01:09::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2020-04-26.19:01:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:01:09::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-04-26.19:01:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:01:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:01:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-04-26.19:01:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-04-26.19:01:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:01:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:01:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:01:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-04-26.19:01:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-04-26.19:01:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:01:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:01:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:01:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:01:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-04-26.19:01:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:01:09::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2020-04-26.19:01:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:01:09::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-04-26.19:01:09::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-04-26.19:01:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:01:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:01:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-04-26.19:01:11::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2020-04-26.19:01:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:01:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:01:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-04-26.19:01:11::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-04-26.19:01:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:01:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:01:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:01:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:01:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:01:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:01:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-04-26.19:01:12::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-04-26.19:01:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:01:12::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:01:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:01:12::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:01:12::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:12::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:12::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:12::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:01:12::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:01:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-04-26.19:01:12::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-04-26.19:01:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:01:12::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:01:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:01:12::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:01:12::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-04-26.19:01:20::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-04-26.19:01:20::SCWPlatform::Sanity checking of platform is completed
LOG::2020-04-26.19:01:20::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-04-26.19:01:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-04-26.19:01:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-04-26.19:01:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-26.19:01:20::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-04-26.19:01:20::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:20::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:20::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:20::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:01:20::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:01:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-04-26.19:01:20::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-04-26.19:01:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:01:20::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:01:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:01:20::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:01:20::SCWBDomain::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-04-26.19:01:20::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-26.19:01:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-26.19:01:21::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make 
TRACE::2020-04-26.19:01:21::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-04-26.19:01:21::SCWBDomain::make[1]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-04-26.19:01:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.19:01:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-04-26.19:01:21::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-04-26.19:01:21::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:21::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:21::SCWBDomain::ortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.19:01:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.19:01:21::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.19:01:21::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:21::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:21::SCWBDomain::ortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.19:01:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.19:01:21::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.19:01:21::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:21::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:21::SCWBDomain::ortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.19:01:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:21::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:21::SCWBDomain::ortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.19:01:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.19:01:21::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.19:01:21::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:21::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:21::SCWBDomain::ortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.19:01:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.19:01:21::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.19:01:21::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:21::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:21::SCWBDomain::ortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.19:01:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:21::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:21::SCWBDomain::ortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.19:01:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:21::SCWBDomain::cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:21::SCWBDomain::ortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.19:01:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:21::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:21::SCWBDomain::ortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.19:01:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.19:01:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:21::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:21::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:22::SCWBDomain::ortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.19:01:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-26.19:01:22::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-04-26.19:01:22::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:22::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:22::SCWBDomain::ortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.19:01:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:22::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:22::SCWBDomain::ortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.19:01:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.19:01:22::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.19:01:22::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:22::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:22::SCWBDomain::ortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.19:01:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-26.19:01:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-26.19:01:22::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:22::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::make[3]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:22::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-04-26.19:01:22::SCWBDomain::make[3]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:22::SCWBDomain::ortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:22::SCWBDomain::ortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.19:01:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:22::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:22::SCWBDomain::ortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.19:01:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.19:01:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.19:01:22::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:22::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:22::SCWBDomain::ortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.19:01:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:22::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:22::SCWBDomain::ortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-04-26.19:01:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:22::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:22::SCWBDomain::ortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.19:01:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-04-26.19:01:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:22::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:23::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.19:01:23::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:23::SCWBDomain::ortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.19:01:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.19:01:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.19:01:23::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.19:01:23::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:23::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:23::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.19:01:23::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-04-26.19:01:23::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:23::SCWBDomain::ortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-26.19:01:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.19:01:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-26.19:01:23::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-04-26.19:01:23::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:23::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:23::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.19:01:23::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-04-26.19:01:23::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:23::SCWBDomain::ortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-26.19:01:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.19:01:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.19:01:23::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.19:01:23::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:23::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:23::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.19:01:23::SCWBDomain::"Compiling ddrps"

TRACE::2020-04-26.19:01:23::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:23::SCWBDomain::ortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-26.19:01:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.19:01:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:01:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:01:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.19:01:23::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:23::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.19:01:23::SCWBDomain::"Compiling devcfg"

TRACE::2020-04-26.19:01:24::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:24::SCWBDomain::ortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-26.19:01:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.19:01:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.19:01:24::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.19:01:24::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:24::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:24::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.19:01:24::SCWBDomain::"Compiling dmaps"

TRACE::2020-04-26.19:01:26::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:26::SCWBDomain::ortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-26.19:01:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.19:01:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.19:01:26::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.19:01:26::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:26::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:26::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.19:01:26::SCWBDomain::"Compiling emacps"

TRACE::2020-04-26.19:01:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:28::SCWBDomain::ortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-04-26.19:01:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.19:01:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:01:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:01:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.19:01:28::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:28::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.19:01:28::SCWBDomain::"Compiling gpiops"

TRACE::2020-04-26.19:01:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:29::SCWBDomain::ortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-26.19:01:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.19:01:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:01:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:01:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.19:01:29::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:29::SCWBDomain::cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.19:01:29::SCWBDomain::"Compiling iicps"

TRACE::2020-04-26.19:01:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:31::SCWBDomain::ortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-04-26.19:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.19:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:01:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:01:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.19:01:31::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:31::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.19:01:31::SCWBDomain::"Compiling qspips"

TRACE::2020-04-26.19:01:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:33::SCWBDomain::ortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-04-26.19:01:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.19:01:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:01:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:01:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.19:01:33::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:33::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.19:01:33::SCWBDomain::"Compiling scugic"

TRACE::2020-04-26.19:01:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:34::SCWBDomain::ortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-04-26.19:01:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.19:01:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.19:01:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.19:01:34::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:34::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:34::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.19:01:34::SCWBDomain::"Compiling scutimer"

TRACE::2020-04-26.19:01:35::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:35::SCWBDomain::ortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-26.19:01:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.19:01:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:01:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:01:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.19:01:35::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:35::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.19:01:35::SCWBDomain::"Compiling scuwdt"

TRACE::2020-04-26.19:01:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:36::SCWBDomain::ortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-26.19:01:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.19:01:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-04-26.19:01:36::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-04-26.19:01:36::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-04-26.19:01:36::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:36::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.19:01:36::SCWBDomain::"Compiling sdps"

TRACE::2020-04-26.19:01:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:37::SCWBDomain::ortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-04-26.19:01:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.19:01:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.19:01:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.19:01:38::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:38::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:38::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.19:01:38::SCWBDomain::"Compiling standalone"

TRACE::2020-04-26.19:01:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:44::SCWBDomain::ortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-04-26.19:01:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.19:01:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:01:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:01:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.19:01:44::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:44::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.19:01:44::SCWBDomain::"Compiling uartps"

TRACE::2020-04-26.19:01:45::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:45::SCWBDomain::ortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-04-26.19:01:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.19:01:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.19:01:46::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.19:01:46::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:46::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:46::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.19:01:46::SCWBDomain::"Compiling usbps"

TRACE::2020-04-26.19:01:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:47::SCWBDomain::ortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-04-26.19:01:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.19:01:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:01:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:01:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.19:01:47::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:47::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.19:01:47::SCWBDomain::"Compiling xadcps"

TRACE::2020-04-26.19:01:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:49::SCWBDomain::ortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-26.19:01:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-04-26.19:01:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:01:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:01:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.19:01:49::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:49::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.19:01:49::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-04-26.19:01:51::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:51::SCWBDomain::ortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-26.19:01:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-04-26.19:01:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:01:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:01:51::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-04-26.19:01:51::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-04-26.19:01:51::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.19:01:51::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-04-26.19:01:51::SCWBDomain::ortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-26.19:01:51::SCWBDomain::'Finished building libraries'

TRACE::2020-04-26.19:01:51::SCWBDomain::make[1]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-04-26.19:01:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-04-26.19:01:51::SCWBDomain::include -I.

TRACE::2020-04-26.19:01:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.19:01:52::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.19:01:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-04-26.19:01:52::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-04-26.19:01:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-26.19:01:52::SCWBDomain::0/include -I.

TRACE::2020-04-26.19:01:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-04-26.19:01:52::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-04-26.19:01:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.19:01:52::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.19:01:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-26.19:01:52::SCWBDomain::0/include -I.

TRACE::2020-04-26.19:01:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-26.19:01:52::SCWBDomain::0/include -I.

TRACE::2020-04-26.19:01:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.19:01:53::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.19:01:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-04-26.19:01:53::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-04-26.19:01:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-26.19:01:53::SCWBDomain::9_0/include -I.

TRACE::2020-04-26.19:01:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-04-26.19:01:53::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-04-26.19:01:53::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-04-26.19:01:53::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-04-26.19:01:53::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-04-26.19:01:53::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2020-04-26.19:01:53::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-04-26.19:01:53::SCWSystem::Checking the domain standalone_domain
LOG::2020-04-26.19:01:53::SCWSystem::Not a boot domain 
LOG::2020-04-26.19:01:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-04-26.19:01:53::SCWDomain::Generating domain artifcats
TRACE::2020-04-26.19:01:53::SCWMssOS::Generating standalone artifcats
TRACE::2020-04-26.19:01:53::SCWMssOS::Copying the qemu file from  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-04-26.19:01:53::SCWMssOS::Copying the qemu file from  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-04-26.19:01:53::SCWMssOS:: Copying the user libraries. 
TRACE::2020-04-26.19:01:53::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:53::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:53::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:53::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:01:53::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:01:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:01:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-04-26.19:01:53::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-04-26.19:01:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:01:53::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:01:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:01:53::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:01:53::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-04-26.19:01:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:01:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-26.19:01:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-04-26.19:01:53::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-04-26.19:01:53::SCWMssOS::doing bsp build ... 
TRACE::2020-04-26.19:01:53::SCWMssOS::System Command Ran  C: & cd  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-04-26.19:01:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.19:01:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-04-26.19:01:53::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-04-26.19:01:53::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.19:01:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.19:01:54::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.19:01:54::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.19:01:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.19:01:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.19:01:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.19:01:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.19:01:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.19:01:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.19:01:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.19:01:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.19:01:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.19:01:54::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.19:01:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.19:01:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.19:01:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.19:01:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.19:01:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-26.19:01:54::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-04-26.19:01:54::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.19:01:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.19:01:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.19:01:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.19:01:55::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.19:01:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-26.19:01:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-26.19:01:55::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.19:01:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.19:01:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.19:01:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.19:01:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.19:01:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-26.19:01:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-26.19:01:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-04-26.19:01:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-26.19:01:55::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-26.19:01:55::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:55::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-04-26.19:01:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-04-26.19:01:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-26.19:01:55::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-04-26.19:01:55::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:56::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-04-26.19:01:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-04-26.19:01:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.19:01:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.19:01:56::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:56::SCWMssOS::"Compiling ddrps"

TRACE::2020-04-26.19:01:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-04-26.19:01:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:01:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:01:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.19:01:56::SCWMssOS::"Compiling devcfg"

TRACE::2020-04-26.19:01:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-04-26.19:01:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.19:01:57::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.19:01:57::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:57::SCWMssOS::"Compiling dmaps"

TRACE::2020-04-26.19:01:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-04-26.19:01:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-04-26.19:01:58::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-04-26.19:01:58::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:01:58::SCWMssOS::"Compiling emacps"

TRACE::2020-04-26.19:02:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-04-26.19:02:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:02:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:02:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.19:02:00::SCWMssOS::"Compiling gpiops"

TRACE::2020-04-26.19:02:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-04-26.19:02:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:02:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:02:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.19:02:02::SCWMssOS::"Compiling iicps"

TRACE::2020-04-26.19:02:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-04-26.19:02:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:02:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:02:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.19:02:04::SCWMssOS::"Compiling qspips"

TRACE::2020-04-26.19:02:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-04-26.19:02:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:02:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:02:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.19:02:05::SCWMssOS::"Compiling scugic"

TRACE::2020-04-26.19:02:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-04-26.19:02:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-26.19:02:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-26.19:02:07::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:02:07::SCWMssOS::"Compiling scutimer"

TRACE::2020-04-26.19:02:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-04-26.19:02:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:02:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:02:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.19:02:08::SCWMssOS::"Compiling scuwdt"

TRACE::2020-04-26.19:02:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-04-26.19:02:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-04-26.19:02:08::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-04-26.19:02:08::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-04-26.19:02:08::SCWMssOS::"Compiling sdps"

TRACE::2020-04-26.19:02:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-04-26.19:02:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-26.19:02:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-26.19:02:10::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-04-26.19:02:10::SCWMssOS::"Compiling standalone"

TRACE::2020-04-26.19:02:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-04-26.19:02:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:02:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:02:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.19:02:16::SCWMssOS::"Compiling uartps"

TRACE::2020-04-26.19:02:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-04-26.19:02:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-04-26.19:02:18::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-04-26.19:02:18::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-04-26.19:02:18::SCWMssOS::"Compiling usbps"

TRACE::2020-04-26.19:02:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-04-26.19:02:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-04-26.19:02:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-04-26.19:02:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-04-26.19:02:20::SCWMssOS::"Compiling xadcps"

TRACE::2020-04-26.19:02:21::SCWMssOS::'Finished building libraries'

TRACE::2020-04-26.19:02:21::SCWMssOS::Copying to export directory.
TRACE::2020-04-26.19:02:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-04-26.19:02:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-04-26.19:02:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-04-26.19:02:21::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-04-26.19:02:21::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-04-26.19:02:21::SCWPlatform::Started preparing the platform 
TRACE::2020-04-26.19:02:21::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-04-26.19:02:21::SCWSystem::dir created 
TRACE::2020-04-26.19:02:21::SCWSystem::Writing the bif 
TRACE::2020-04-26.19:02:21::SCWPlatform::Started writing the spfm file 
TRACE::2020-04-26.19:02:21::SCWPlatform::Started writing the xpfm file 
TRACE::2020-04-26.19:02:21::SCWPlatform::Completed generating the platform
TRACE::2020-04-26.19:02:21::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:02:22::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:02:22::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:02:22::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:02:22::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:02:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:02:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-04-26.19:02:22::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-04-26.19:02:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:02:22::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:02:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:02:22::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:02:22::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:02:22::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:02:22::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:02:22::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:02:22::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:02:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:02:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-04-26.19:02:22::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-04-26.19:02:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:02:22::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:02:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:02:22::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:02:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-04-26.19:02:22::SCWPlatform::updated the xpfm file.
TRACE::2020-04-26.19:02:22::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:02:22::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:02:22::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:02:22::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:02:22::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:02:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:02:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-04-26.19:02:22::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-04-26.19:02:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:02:22::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:02:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:02:22::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-04-26.19:18:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-04-26.19:18:38::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-04-26.19:18:38::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-04-26.19:18:38::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-26.19:18:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-26.19:18:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-26.19:18:38::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.19:18:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.19:18:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:38::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.19:18:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.19:18:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:38::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-04-26.19:18:38::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.19:18:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.19:18:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:38::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-04-26.19:18:38::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:38::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:38::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:38::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-04-26.19:18:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-26.19:18:38::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:38::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.19:18:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.19:18:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:38::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:18:38::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:38::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-04-26.19:18:38::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.19:18:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.19:18:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:38::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:18:38::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:38::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-04-26.19:18:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-26.19:18:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-26.19:18:38::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.19:18:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.19:18:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:38::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:18:38::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:38::SCWReader::No isolation master present  
TRACE::2020-04-26.19:18:38::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-26.19:18:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-26.19:18:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-26.19:18:38::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:38::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.19:18:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.19:18:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:39::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:39::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:39::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:39::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:39::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.19:18:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.19:18:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:39::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:18:39::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:39::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:39::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:39::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-04-26.19:18:39::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-26.19:18:39::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-26.19:18:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-26.19:18:39::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:39::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:39::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:39::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:39::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.19:18:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.19:18:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:39::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:18:39::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:39::SCWReader::No isolation master present  
TRACE::2020-04-26.19:18:41::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:41::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:41::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-04-26.19:18:41::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:44::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-04-26.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:44::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:44::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:44::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:44::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.19:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:44::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.19:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.19:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:45::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:18:45::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-04-26.19:18:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:45::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2020-04-26.19:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:45::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-04-26.19:18:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.19:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.19:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-26.19:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-26.19:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:45::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:18:45::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-04-26.19:18:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:45::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2020-04-26.19:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:45::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-04-26.19:18:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-04-26.19:18:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-04-26.19:18:48::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-04-26.19:18:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-26.19:18:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-26.19:18:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:48::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:18:48::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-26.19:18:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-26.19:18:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:48::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:18:48::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-26.19:18:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-26.19:18:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:48::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:18:48::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:49::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-04-26.19:18:57::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-04-26.19:18:57::SCWPlatform::Sanity checking of platform is completed
LOG::2020-04-26.19:18:57::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-04-26.19:18:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-04-26.19:18:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-04-26.19:18:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-26.19:18:57::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-04-26.19:18:57::SCWSystem::Checking the domain standalone_domain
LOG::2020-04-26.19:18:57::SCWSystem::Not a boot domain 
LOG::2020-04-26.19:18:57::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-04-26.19:18:57::SCWDomain::Generating domain artifcats
TRACE::2020-04-26.19:18:57::SCWMssOS::Generating standalone artifcats
TRACE::2020-04-26.19:18:57::SCWMssOS::Copying the qemu file from  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-04-26.19:18:57::SCWMssOS::Copying the qemu file from  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-04-26.19:18:57::SCWMssOS:: Copying the user libraries. 
TRACE::2020-04-26.19:18:57::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:57::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:57::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:57::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:57::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-26.19:18:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-26.19:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:57::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:18:57::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:57::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-04-26.19:18:57::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-26.19:18:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-04-26.19:18:57::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-04-26.19:18:57::SCWMssOS::skipping the bsp build ... 
TRACE::2020-04-26.19:18:57::SCWMssOS::Copying to export directory.
TRACE::2020-04-26.19:18:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-04-26.19:18:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-04-26.19:18:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-04-26.19:18:58::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-04-26.19:18:58::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-04-26.19:18:58::SCWPlatform::Started preparing the platform 
TRACE::2020-04-26.19:18:58::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-04-26.19:18:58::SCWSystem::dir created 
TRACE::2020-04-26.19:18:58::SCWSystem::Writing the bif 
TRACE::2020-04-26.19:18:58::SCWPlatform::Started writing the spfm file 
TRACE::2020-04-26.19:18:58::SCWPlatform::Started writing the xpfm file 
TRACE::2020-04-26.19:18:58::SCWPlatform::Completed generating the platform
TRACE::2020-04-26.19:18:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-26.19:18:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-26.19:18:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:58::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:18:58::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-26.19:18:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-26.19:18:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-26.19:18:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:58::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:18:58::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:58::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-04-26.19:18:58::SCWPlatform::updated the xpfm file.
TRACE::2020-04-26.19:18:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-04-26.19:18:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-04-26.19:18:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-04-26.19:18:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-26.19:18:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-26.19:18:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-26.19:18:58::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-04-26.19:18:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-26.19:18:58::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:50:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:38::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-02.18:50:41::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-05-02.18:50:41::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-05-02.18:50:41::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-05-02.18:50:41::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-02.18:50:41::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-02.18:50:41::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-02.18:50:41::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:41::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-02.18:50:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-02.18:50:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:41::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:41::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-02.18:50:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-02.18:50:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-05-02.18:50:41::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:41::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-02.18:50:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-02.18:50:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:41::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-02.18:50:41::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:41::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:41::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:41::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-02.18:50:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-02.18:50:41::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:41::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:41::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-02.18:50:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-02.18:50:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:41::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-02.18:50:41::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:41::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-02.18:50:41::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:41::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-02.18:50:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-02.18:50:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:41::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-02.18:50:41::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:41::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-05-02.18:50:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-02.18:50:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-02.18:50:41::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:41::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-02.18:50:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-02.18:50:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:42::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-02.18:50:42::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:42::SCWReader::No isolation master present  
TRACE::2020-05-02.18:50:42::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-02.18:50:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-02.18:50:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-02.18:50:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-02.18:50:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-02.18:50:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-02.18:50:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-02.18:50:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:42::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:50:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-02.18:50:42::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:50:42::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:50:42::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:50:42::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-02.18:50:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-02.18:50:42::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:50:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-02.18:50:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-02.18:50:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-02.18:50:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-02.18:50:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:42::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:50:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-02.18:50:42::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:50:42::SCWReader::No isolation master present  
TRACE::2020-05-02.18:50:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:45::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-05-02.18:50:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:48::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-05-02.18:50:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-02.18:50:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-02.18:50:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-02.18:50:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-02.18:50:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:49::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-02.18:50:49::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:49::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-05-02.18:50:49::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:49::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-02.18:50:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-02.18:50:49::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:49::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-02.18:50:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-02.18:50:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:49::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:49::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-02.18:50:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-02.18:50:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:49::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:50:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-02.18:50:49::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:50:49::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-05-02.18:50:49::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:49::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-02.18:50:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:49::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-05-02.18:50:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-02.18:50:49::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:49::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-02.18:50:52::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-05-02.18:50:52::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:52::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:52::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:52::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:52::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-02.18:50:52::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-02.18:50:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:52::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-02.18:50:52::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:52::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:52::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:52::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:52::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:52::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-02.18:50:52::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-02.18:50:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:52::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-02.18:50:52::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:50:52::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:52::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:52::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:52::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:50:52::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:50:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:50:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-02.18:50:52::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-02.18:50:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:50:52::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:50:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-02.18:50:52::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:50:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-02.18:51:10::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-05-02.18:51:10::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-02.18:51:10::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-05-02.18:51:10::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-02.18:51:10::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-02.18:51:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-02.18:51:10::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-05-02.18:51:10::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-02.18:51:10::SCWSystem::Not a boot domain 
LOG::2020-05-02.18:51:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-02.18:51:10::SCWDomain::Generating domain artifcats
TRACE::2020-05-02.18:51:10::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-02.18:51:10::SCWMssOS::Copying the qemu file from  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-05-02.18:51:10::SCWMssOS::Copying the qemu file from  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-05-02.18:51:10::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-02.18:51:10::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:10::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:10::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:10::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:51:10::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:51:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-02.18:51:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-02.18:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:51:10::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:51:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-02.18:51:10::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:51:10::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-02.18:51:10::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:51:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-02.18:51:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-02.18:51:10::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-02.18:51:10::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-02.18:51:10::SCWMssOS::Copying to export directory.
TRACE::2020-05-02.18:51:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-02.18:51:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-02.18:51:11::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-02.18:51:11::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-05-02.18:51:11::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-05-02.18:51:11::SCWPlatform::Started preparing the platform 
TRACE::2020-05-02.18:51:11::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-05-02.18:51:11::SCWSystem::dir created 
TRACE::2020-05-02.18:51:11::SCWSystem::Writing the bif 
TRACE::2020-05-02.18:51:11::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-02.18:51:11::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-02.18:51:11::SCWPlatform::Completed generating the platform
TRACE::2020-05-02.18:51:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:51:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:51:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-02.18:51:11::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-02.18:51:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:51:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:51:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-02.18:51:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-02.18:51:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:51:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:51:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-02.18:51:11::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-02.18:51:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:51:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:51:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-02.18:51:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:51:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-02.18:51:11::SCWPlatform::updated the xpfm file.
TRACE::2020-05-02.18:51:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-02.18:51:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-02.18:51:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-02.18:51:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-02.18:51:11::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-02.18:51:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-02.18:51:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-02.18:51:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-02.18:51:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:57:02::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:02::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:06::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:06::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.00:57:10::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-05-04.00:57:10::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-05-04.00:57:10::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-05-04.00:57:10::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.00:57:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-04.00:57:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-04.00:57:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:10::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-04.00:57:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-04.00:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:10::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-04.00:57:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-04.00:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-05-04.00:57:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:10::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-04.00:57:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-04.00:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-04.00:57:10::SCWMssOS::No sw design opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:10::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:10::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:10::SCWMssOS::Adding the swdes entry C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.00:57:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.00:57:10::SCWMssOS::Opened the sw design.  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:10::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-04.00:57:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-04.00:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.00:57:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:10::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.00:57:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:10::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-04.00:57:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-04.00:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.00:57:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:10::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-05-04.00:57:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.00:57:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.00:57:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:10::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-04.00:57:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-04.00:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.00:57:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:10::SCWReader::No isolation master present  
TRACE::2020-05-04.00:57:10::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.00:57:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-04.00:57:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-04.00:57:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:10::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:11::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:11::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:11::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-04.00:57:11::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-04.00:57:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:11::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:11::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:11::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:11::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:11::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-04.00:57:11::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-04.00:57:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:11::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:57:11::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.00:57:11::SCWMssOS::No sw design opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:57:11::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:57:11::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:57:11::SCWMssOS::Adding the swdes entry C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-04.00:57:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.00:57:11::SCWMssOS::Opened the sw design.  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:57:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.00:57:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.00:57:11::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:11::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:11::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:11::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:11::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-04.00:57:11::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-04.00:57:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:11::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:57:11::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.00:57:11::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:57:11::SCWReader::No isolation master present  
TRACE::2020-05-04.00:57:15::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:15::SCWPlatform:: Platform location is C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-05-04.00:57:15::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:22::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-05-04.00:57:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:22::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:22::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:23::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-04.00:57:23::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-04.00:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:23::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-04.00:57:23::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-04.00:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.00:57:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-05-04.00:57:23::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:23::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-04.00:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:23::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-04.00:57:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:23::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-04.00:57:23::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-04.00:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:23::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-04.00:57:23::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-04.00:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:57:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.00:57:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:57:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-05-04.00:57:23::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:23::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-04.00:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:23::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-05-04.00:57:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-04.00:57:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:23::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.00:57:28::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-05-04.00:57:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:28::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:28::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:28::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-04.00:57:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-04.00:57:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.00:57:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:28::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:28::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:28::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-04.00:57:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-04.00:57:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.00:57:28::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:57:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:28::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:28::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:57:30::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:57:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:57:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-04.00:57:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-04.00:57:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:57:30::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:57:30::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.00:57:30::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:57:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-04.00:58:33::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-05-04.00:58:33::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-04.00:58:33::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-05-04.00:58:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-04.00:58:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-04.00:58:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.00:58:33::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2020-05-04.00:58:33::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:58:33::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:58:33::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:58:33::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:58:33::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:58:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:58:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-04.00:58:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-04.00:58:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:58:33::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:58:33::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.00:58:33::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:58:33::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-04.00:58:33::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.00:58:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.00:58:33::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make 
TRACE::2020-05-04.00:58:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-04.00:58:33::SCWBDomain::include -I.

TRACE::2020-05-04.00:58:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-04.00:58:35::SCWBDomain::9_0/include -I.

TRACE::2020-05-04.00:58:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-05-04.00:58:35::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-05-04.00:58:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-04.00:58:35::SCWBDomain::0/include -I.

TRACE::2020-05-04.00:58:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-05-04.00:58:36::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-05-04.00:58:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-04.00:58:36::SCWBDomain::9_0/include -I.

TRACE::2020-05-04.00:58:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-04.00:58:36::SCWBDomain::0/include -I.

TRACE::2020-05-04.00:58:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-04.00:58:36::SCWBDomain::9_0/include -I.

TRACE::2020-05-04.00:58:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-05-04.00:58:36::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-05-04.00:58:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-04.00:58:37::SCWBDomain::9_0/include -I.

TRACE::2020-05-04.00:58:37::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o
TRACE::2020-05-04.00:58:37::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-04.00:58:37::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-05-04.00:58:37::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2020-05-04.00:58:37::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-05-04.00:58:37::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-04.00:58:37::SCWSystem::Not a boot domain 
LOG::2020-05-04.00:58:37::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-04.00:58:38::SCWDomain::Generating domain artifcats
TRACE::2020-05-04.00:58:38::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-04.00:58:38::SCWMssOS::Copying the qemu file from  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-05-04.00:58:38::SCWMssOS::Copying the qemu file from  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-05-04.00:58:38::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-04.00:58:38::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:58:38::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:58:38::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:58:38::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:58:38::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:58:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-04.00:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-04.00:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:58:38::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:58:38::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.00:58:38::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:58:38::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-04.00:58:38::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:58:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.00:58:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-04.00:58:38::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-05-04.00:58:38::SCWMssOS::doing bsp build ... 
TRACE::2020-05-04.00:58:38::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-05-04.00:58:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-04.00:58:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-05-04.00:58:38::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-05-04.00:58:38::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-04.00:58:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-04.00:58:38::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-04.00:58:38::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-04.00:58:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.00:58:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.00:58:38::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-04.00:58:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.00:58:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.00:58:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-04.00:58:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.00:58:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.00:58:38::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-05-04.00:58:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-04.00:58:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-04.00:58:39::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-04.00:58:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.00:58:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.00:58:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-04.00:58:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.00:58:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.00:58:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-04.00:58:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.00:58:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.00:58:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-04.00:58:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.00:58:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.00:58:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-04.00:58:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-04.00:58:39::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-04.00:58:39::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-04.00:58:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.00:58:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.00:58:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-04.00:58:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-04.00:58:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-04.00:58:40::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-04.00:58:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-04.00:58:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-04.00:58:40::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-04.00:58:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.00:58:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.00:58:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-04.00:58:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.00:58:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.00:58:41::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-04.00:58:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.00:58:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.00:58:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-04.00:58:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-04.00:58:41::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-04.00:58:41::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:41::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-05-04.00:58:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-04.00:58:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-04.00:58:42::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-04.00:58:42::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:42::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-05-04.00:58:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-04.00:58:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-04.00:58:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-04.00:58:42::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:42::SCWMssOS::"Compiling ddrps"

TRACE::2020-05-04.00:58:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-04.00:58:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.00:58:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.00:58:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.00:58:42::SCWMssOS::"Compiling devcfg"

TRACE::2020-05-04.00:58:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-04.00:58:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-04.00:58:44::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-04.00:58:44::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:44::SCWMssOS::"Compiling dmaps"

TRACE::2020-05-04.00:58:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-05-04.00:58:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-04.00:58:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-04.00:58:45::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:45::SCWMssOS::"Compiling emacps"

TRACE::2020-05-04.00:58:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-04.00:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.00:58:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.00:58:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.00:58:48::SCWMssOS::"Compiling gpiops"

TRACE::2020-05-04.00:58:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-04.00:58:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.00:58:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.00:58:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.00:58:50::SCWMssOS::"Compiling iicps"

TRACE::2020-05-04.00:58:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-04.00:58:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.00:58:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.00:58:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.00:58:54::SCWMssOS::"Compiling qspips"

TRACE::2020-05-04.00:58:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-04.00:58:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.00:58:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.00:58:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.00:58:56::SCWMssOS::"Compiling scugic"

TRACE::2020-05-04.00:58:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-04.00:58:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.00:58:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.00:58:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:58:58::SCWMssOS::"Compiling scutimer"

TRACE::2020-05-04.00:58:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-04.00:58:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.00:58:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.00:58:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.00:58:59::SCWMssOS::"Compiling scuwdt"

TRACE::2020-05-04.00:59:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-04.00:59:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-05-04.00:59:00::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-05-04.00:59:00::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-05-04.00:59:00::SCWMssOS::"Compiling sdps"

TRACE::2020-05-04.00:59:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-04.00:59:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-04.00:59:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-04.00:59:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-04.00:59:03::SCWMssOS::"Compiling standalone"

TRACE::2020-05-04.00:59:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-04.00:59:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.00:59:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.00:59:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.00:59:11::SCWMssOS::"Compiling uartps"

TRACE::2020-05-04.00:59:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-04.00:59:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-04.00:59:13::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-04.00:59:13::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-04.00:59:13::SCWMssOS::"Compiling usbps"

TRACE::2020-05-04.00:59:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-04.00:59:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.00:59:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.00:59:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.00:59:15::SCWMssOS::"Compiling xadcps"

TRACE::2020-05-04.00:59:17::SCWMssOS::'Finished building libraries'

TRACE::2020-05-04.00:59:17::SCWMssOS::Copying to export directory.
TRACE::2020-05-04.00:59:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-04.00:59:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-04.00:59:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-04.00:59:18::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-05-04.00:59:18::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-05-04.00:59:18::SCWPlatform::Started preparing the platform 
TRACE::2020-05-04.00:59:18::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-05-04.00:59:18::SCWSystem::dir created 
TRACE::2020-05-04.00:59:18::SCWSystem::Writing the bif 
TRACE::2020-05-04.00:59:18::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-04.00:59:18::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-04.00:59:18::SCWPlatform::Completed generating the platform
TRACE::2020-05-04.00:59:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:59:18::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:59:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:59:18::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:59:18::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:59:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:59:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-04.00:59:18::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-04.00:59:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:59:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:59:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.00:59:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.00:59:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:59:18::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:59:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:59:18::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:59:18::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:59:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:59:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-04.00:59:18::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-04.00:59:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:59:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:59:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.00:59:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:59:18::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-04.00:59:18::SCWPlatform::updated the xpfm file.
TRACE::2020-05-04.00:59:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:59:18::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:59:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:59:18::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.00:59:18::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.00:59:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.00:59:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-04.00:59:18::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-04.00:59:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.00:59:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.00:59:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.00:59:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:19:53::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make clean
TRACE::2020-05-04.01:19:53::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-05-04.01:19:53::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-05-04.01:19:54::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-05-04.01:19:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-04.01:19:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-05-04.01:19:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-05-04.01:19:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-05-04.01:19:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-05-04.01:19:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-05-04.01:19:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-04.01:19:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-04.01:19:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-05-04.01:19:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-05-04.01:19:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-05-04.01:19:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-05-04.01:19:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-04.01:19:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-04.01:19:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-04.01:19:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-05-04.01:19:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-05-04.01:19:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-05-04.01:19:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2020-05-04.01:19:55::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-05-04.01:19:55::SCWMssOS::cleaning the bsp 
TRACE::2020-05-04.01:19:55::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-05-04.01:19:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-04.01:19:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-05-04.01:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-05-04.01:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-05-04.01:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-05-04.01:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-05-04.01:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-04.01:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-04.01:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-05-04.01:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-05-04.01:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-05-04.01:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-05-04.01:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-04.01:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-04.01:19:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-04.01:19:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-05-04.01:19:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-05-04.01:19:57::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2020-05-04.01:20:33::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-05-04.01:20:33::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-04.01:20:33::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-05-04.01:20:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-04.01:20:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-04.01:20:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.01:20:33::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-05-04.01:20:33::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:20:33::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:20:33::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:20:33::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:20:33::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:20:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:20:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-04.01:20:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-04.01:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:20:33::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:20:33::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:20:33::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:20:33::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-04.01:20:33::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.01:20:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.01:20:33::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make 
TRACE::2020-05-04.01:20:33::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-05-04.01:20:33::SCWBDomain::make[1]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-04.01:20:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-04.01:20:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-05-04.01:20:34::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-05-04.01:20:34::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:34::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2020-05-04.01:20:34::SCWBDomain::resightps_dcc_v1_6/src'

TRACE::2020-05-04.01:20:34::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cor
TRACE::2020-05-04.01:20:34::SCWBDomain::esightps_dcc_v1_6/src'

TRACE::2020-05-04.01:20:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-04.01:20:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-04.01:20:34::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-04.01:20:34::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:34::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2020-05-04.01:20:34::SCWBDomain::u_cortexa9_v2_8/src'

TRACE::2020-05-04.01:20:34::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu
TRACE::2020-05-04.01:20:34::SCWBDomain::_cortexa9_v2_8/src'

TRACE::2020-05-04.01:20:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-04.01:20:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.01:20:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.01:20:34::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:34::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2020-05-04.01:20:34::SCWBDomain::rps_v1_0/src'

TRACE::2020-05-04.01:20:34::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddr
TRACE::2020-05-04.01:20:34::SCWBDomain::ps_v1_0/src'

TRACE::2020-05-04.01:20:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-04.01:20:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:20:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:20:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:34::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2020-05-04.01:20:34::SCWBDomain::vcfg_v3_5/src'

TRACE::2020-05-04.01:20:34::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dev
TRACE::2020-05-04.01:20:34::SCWBDomain::cfg_v3_5/src'

TRACE::2020-05-04.01:20:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-04.01:20:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.01:20:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.01:20:34::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:34::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2020-05-04.01:20:34::SCWBDomain::aps_v2_5/src'

TRACE::2020-05-04.01:20:34::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dma
TRACE::2020-05-04.01:20:34::SCWBDomain::ps_v2_5/src'

TRACE::2020-05-04.01:20:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-05-04.01:20:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-04.01:20:35::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-04.01:20:35::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:35::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2020-05-04.01:20:35::SCWBDomain::acps_v3_10/src'

TRACE::2020-05-04.01:20:35::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ema
TRACE::2020-05-04.01:20:35::SCWBDomain::cps_v3_10/src'

TRACE::2020-05-04.01:20:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-04.01:20:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:20:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:20:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:35::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2020-05-04.01:20:35::SCWBDomain::iops_v3_6/src'

TRACE::2020-05-04.01:20:35::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpi
TRACE::2020-05-04.01:20:35::SCWBDomain::ops_v3_6/src'

TRACE::2020-05-04.01:20:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-04.01:20:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:20:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:20:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:35::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ii
TRACE::2020-05-04.01:20:35::SCWBDomain::cps_v3_10/src'

TRACE::2020-05-04.01:20:35::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iic
TRACE::2020-05-04.01:20:35::SCWBDomain::ps_v3_10/src'

TRACE::2020-05-04.01:20:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-04.01:20:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:20:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:20:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:36::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2020-05-04.01:20:36::SCWBDomain::pips_v3_6/src'

TRACE::2020-05-04.01:20:36::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qsp
TRACE::2020-05-04.01:20:36::SCWBDomain::ips_v3_6/src'

TRACE::2020-05-04.01:20:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-04.01:20:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:20:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:20:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:36::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-05-04.01:20:36::SCWBDomain::ugic_v4_1/src'

TRACE::2020-05-04.01:20:36::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-05-04.01:20:36::SCWBDomain::gic_v4_1/src'

TRACE::2020-05-04.01:20:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-04.01:20:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-04.01:20:36::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-04.01:20:36::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:36::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-05-04.01:20:36::SCWBDomain::utimer_v2_1/src'

TRACE::2020-05-04.01:20:36::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-05-04.01:20:36::SCWBDomain::timer_v2_1/src'

TRACE::2020-05-04.01:20:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-04.01:20:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:20:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:20:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:36::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-05-04.01:20:36::SCWBDomain::uwdt_v2_1/src'

TRACE::2020-05-04.01:20:36::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-05-04.01:20:36::SCWBDomain::wdt_v2_1/src'

TRACE::2020-05-04.01:20:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-04.01:20:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-04.01:20:36::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-04.01:20:36::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:36::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2020-05-04.01:20:37::SCWBDomain::ps_v3_8/src'

TRACE::2020-05-04.01:20:37::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdp
TRACE::2020-05-04.01:20:37::SCWBDomain::s_v3_8/src'

TRACE::2020-05-04.01:20:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-04.01:20:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-04.01:20:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-04.01:20:37::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:37::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-05-04.01:20:37::SCWBDomain::andalone_v7_1/src'

TRACE::2020-05-04.01:20:38::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-05-04.01:20:38::SCWBDomain::andalone_v7_1/src/profile'

TRACE::2020-05-04.01:20:38::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sta
TRACE::2020-05-04.01:20:38::SCWBDomain::ndalone_v7_1/src/profile'

TRACE::2020-05-04.01:20:38::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sta
TRACE::2020-05-04.01:20:38::SCWBDomain::ndalone_v7_1/src'

TRACE::2020-05-04.01:20:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-04.01:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:20:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:20:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:38::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2020-05-04.01:20:38::SCWBDomain::rtps_v3_8/src'

TRACE::2020-05-04.01:20:38::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uar
TRACE::2020-05-04.01:20:38::SCWBDomain::tps_v3_8/src'

TRACE::2020-05-04.01:20:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-04.01:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.01:20:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.01:20:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:38::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2020-05-04.01:20:38::SCWBDomain::bps_v2_4/src'

TRACE::2020-05-04.01:20:38::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usb
TRACE::2020-05-04.01:20:38::SCWBDomain::ps_v2_4/src'

TRACE::2020-05-04.01:20:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-04.01:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:20:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:20:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:38::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2020-05-04.01:20:38::SCWBDomain::dcps_v2_3/src'

TRACE::2020-05-04.01:20:38::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xad
TRACE::2020-05-04.01:20:38::SCWBDomain::cps_v2_3/src'

TRACE::2020-05-04.01:20:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-05-04.01:20:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:20:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:20:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:39::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-05-04.01:20:39::SCWBDomain::lffs_v4_2/src'

TRACE::2020-05-04.01:20:39::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xil
TRACE::2020-05-04.01:20:39::SCWBDomain::ffs_v4_2/src'

TRACE::2020-05-04.01:20:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-05-04.01:20:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:20:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:20:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:39::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-05-04.01:20:39::SCWBDomain::lrsa_v1_5/src'

TRACE::2020-05-04.01:20:39::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xil
TRACE::2020-05-04.01:20:39::SCWBDomain::rsa_v1_5/src'

TRACE::2020-05-04.01:20:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-04.01:20:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-04.01:20:39::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-04.01:20:39::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:39::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2020-05-04.01:20:39::SCWBDomain::resightps_dcc_v1_6/src'

TRACE::2020-05-04.01:20:39::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-05-04.01:20:39::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cor
TRACE::2020-05-04.01:20:39::SCWBDomain::esightps_dcc_v1_6/src'

TRACE::2020-05-04.01:20:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-04.01:20:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-04.01:20:39::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-04.01:20:39::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:39::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2020-05-04.01:20:39::SCWBDomain::u_cortexa9_v2_8/src'

TRACE::2020-05-04.01:20:39::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-05-04.01:20:39::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu
TRACE::2020-05-04.01:20:39::SCWBDomain::_cortexa9_v2_8/src'

TRACE::2020-05-04.01:20:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-04.01:20:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-04.01:20:40::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-04.01:20:40::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:40::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2020-05-04.01:20:40::SCWBDomain::rps_v1_0/src'

TRACE::2020-05-04.01:20:40::SCWBDomain::"Compiling ddrps"

TRACE::2020-05-04.01:20:40::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddr
TRACE::2020-05-04.01:20:40::SCWBDomain::ps_v1_0/src'

TRACE::2020-05-04.01:20:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-04.01:20:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:20:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:20:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.01:20:40::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2020-05-04.01:20:40::SCWBDomain::vcfg_v3_5/src'

TRACE::2020-05-04.01:20:40::SCWBDomain::"Compiling devcfg"

TRACE::2020-05-04.01:20:42::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dev
TRACE::2020-05-04.01:20:42::SCWBDomain::cfg_v3_5/src'

TRACE::2020-05-04.01:20:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-04.01:20:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-04.01:20:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-04.01:20:42::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:43::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2020-05-04.01:20:43::SCWBDomain::aps_v2_5/src'

TRACE::2020-05-04.01:20:43::SCWBDomain::"Compiling dmaps"

TRACE::2020-05-04.01:20:46::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dma
TRACE::2020-05-04.01:20:46::SCWBDomain::ps_v2_5/src'

TRACE::2020-05-04.01:20:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-05-04.01:20:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-04.01:20:46::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-04.01:20:46::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:20:46::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2020-05-04.01:20:46::SCWBDomain::acps_v3_10/src'

TRACE::2020-05-04.01:20:46::SCWBDomain::"Compiling emacps"

TRACE::2020-05-04.01:20:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ema
TRACE::2020-05-04.01:20:52::SCWBDomain::cps_v3_10/src'

TRACE::2020-05-04.01:20:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-04.01:20:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:20:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:20:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.01:20:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2020-05-04.01:20:52::SCWBDomain::iops_v3_6/src'

TRACE::2020-05-04.01:20:52::SCWBDomain::"Compiling gpiops"

TRACE::2020-05-04.01:20:57::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpi
TRACE::2020-05-04.01:20:57::SCWBDomain::ops_v3_6/src'

TRACE::2020-05-04.01:20:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-04.01:20:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:20:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:20:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.01:20:57::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ii
TRACE::2020-05-04.01:20:57::SCWBDomain::cps_v3_10/src'

TRACE::2020-05-04.01:20:57::SCWBDomain::"Compiling iicps"

TRACE::2020-05-04.01:21:02::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iic
TRACE::2020-05-04.01:21:02::SCWBDomain::ps_v3_10/src'

TRACE::2020-05-04.01:21:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-04.01:21:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:21:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:21:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.01:21:02::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2020-05-04.01:21:02::SCWBDomain::pips_v3_6/src'

TRACE::2020-05-04.01:21:02::SCWBDomain::"Compiling qspips"

TRACE::2020-05-04.01:21:05::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qsp
TRACE::2020-05-04.01:21:05::SCWBDomain::ips_v3_6/src'

TRACE::2020-05-04.01:21:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-04.01:21:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:21:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:21:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.01:21:05::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-05-04.01:21:05::SCWBDomain::ugic_v4_1/src'

TRACE::2020-05-04.01:21:05::SCWBDomain::"Compiling scugic"

TRACE::2020-05-04.01:21:09::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-05-04.01:21:09::SCWBDomain::gic_v4_1/src'

TRACE::2020-05-04.01:21:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-04.01:21:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.01:21:09::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.01:21:09::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:09::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-05-04.01:21:09::SCWBDomain::utimer_v2_1/src'

TRACE::2020-05-04.01:21:09::SCWBDomain::"Compiling scutimer"

TRACE::2020-05-04.01:21:10::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-05-04.01:21:10::SCWBDomain::timer_v2_1/src'

TRACE::2020-05-04.01:21:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-04.01:21:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:21:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:21:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.01:21:10::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-05-04.01:21:10::SCWBDomain::uwdt_v2_1/src'

TRACE::2020-05-04.01:21:11::SCWBDomain::"Compiling scuwdt"

TRACE::2020-05-04.01:21:12::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-05-04.01:21:12::SCWBDomain::wdt_v2_1/src'

TRACE::2020-05-04.01:21:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-04.01:21:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-05-04.01:21:13::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-05-04.01:21:13::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-05-04.01:21:13::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2020-05-04.01:21:13::SCWBDomain::ps_v3_8/src'

TRACE::2020-05-04.01:21:13::SCWBDomain::"Compiling sdps"

TRACE::2020-05-04.01:21:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdp
TRACE::2020-05-04.01:21:19::SCWBDomain::s_v3_8/src'

TRACE::2020-05-04.01:21:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-04.01:21:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-04.01:21:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-04.01:21:19::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-05-04.01:21:19::SCWBDomain::andalone_v7_1/src'

TRACE::2020-05-04.01:21:19::SCWBDomain::"Compiling standalone"

TRACE::2020-05-04.01:21:33::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sta
TRACE::2020-05-04.01:21:33::SCWBDomain::ndalone_v7_1/src'

TRACE::2020-05-04.01:21:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-04.01:21:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:21:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:21:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.01:21:33::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2020-05-04.01:21:33::SCWBDomain::rtps_v3_8/src'

TRACE::2020-05-04.01:21:33::SCWBDomain::"Compiling uartps"

TRACE::2020-05-04.01:21:37::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uar
TRACE::2020-05-04.01:21:37::SCWBDomain::tps_v3_8/src'

TRACE::2020-05-04.01:21:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-04.01:21:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-04.01:21:37::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-04.01:21:37::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:37::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2020-05-04.01:21:37::SCWBDomain::bps_v2_4/src'

TRACE::2020-05-04.01:21:37::SCWBDomain::"Compiling usbps"

TRACE::2020-05-04.01:21:40::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usb
TRACE::2020-05-04.01:21:40::SCWBDomain::ps_v2_4/src'

TRACE::2020-05-04.01:21:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-04.01:21:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:21:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:21:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.01:21:40::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2020-05-04.01:21:41::SCWBDomain::dcps_v2_3/src'

TRACE::2020-05-04.01:21:41::SCWBDomain::"Compiling xadcps"

TRACE::2020-05-04.01:21:43::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xad
TRACE::2020-05-04.01:21:43::SCWBDomain::cps_v2_3/src'

TRACE::2020-05-04.01:21:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-05-04.01:21:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:21:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:21:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.01:21:43::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-05-04.01:21:43::SCWBDomain::lffs_v4_2/src'

TRACE::2020-05-04.01:21:43::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-05-04.01:21:48::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xil
TRACE::2020-05-04.01:21:48::SCWBDomain::ffs_v4_2/src'

TRACE::2020-05-04.01:21:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-05-04.01:21:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:21:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:21:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.01:21:49::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-05-04.01:21:49::SCWBDomain::lrsa_v1_5/src'

TRACE::2020-05-04.01:21:49::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xil
TRACE::2020-05-04.01:21:49::SCWBDomain::rsa_v1_5/src'

TRACE::2020-05-04.01:21:49::SCWBDomain::'Finished building libraries'

TRACE::2020-05-04.01:21:49::SCWBDomain::make[1]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-04.01:21:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-04.01:21:49::SCWBDomain::include -I.

TRACE::2020-05-04.01:21:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-04.01:21:49::SCWBDomain::9_0/include -I.

TRACE::2020-05-04.01:21:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-05-04.01:21:49::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-05-04.01:21:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-04.01:21:49::SCWBDomain::0/include -I.

TRACE::2020-05-04.01:21:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-05-04.01:21:50::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-05-04.01:21:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-04.01:21:50::SCWBDomain::9_0/include -I.

TRACE::2020-05-04.01:21:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-04.01:21:50::SCWBDomain::0/include -I.

TRACE::2020-05-04.01:21:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-04.01:21:50::SCWBDomain::0/include -I.

TRACE::2020-05-04.01:21:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-04.01:21:51::SCWBDomain::9_0/include -I.

TRACE::2020-05-04.01:21:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-05-04.01:21:51::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-05-04.01:21:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-04.01:21:51::SCWBDomain::9_0/include -I.

TRACE::2020-05-04.01:21:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-05-04.01:21:51::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-05-04.01:21:52::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-05-04.01:21:52::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-04.01:21:52::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-05-04.01:21:52::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2020-05-04.01:21:52::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-05-04.01:21:52::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-04.01:21:52::SCWSystem::Not a boot domain 
LOG::2020-05-04.01:21:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-04.01:21:52::SCWDomain::Generating domain artifcats
TRACE::2020-05-04.01:21:52::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-04.01:21:52::SCWMssOS::Copying the qemu file from  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-05-04.01:21:52::SCWMssOS::Copying the qemu file from  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-05-04.01:21:52::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-04.01:21:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:21:52::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:21:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:21:52::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:21:52::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:21:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:21:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-04.01:21:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-04.01:21:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:21:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:21:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:21:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:21:52::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-04.01:21:52::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:21:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.01:21:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-04.01:21:52::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-04.01:21:52::SCWMssOS::doing bsp build ... 
TRACE::2020-05-04.01:21:52::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-05-04.01:21:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-04.01:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-05-04.01:21:52::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-05-04.01:21:52::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-04.01:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-04.01:21:52::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-04.01:21:52::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-04.01:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.01:21:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.01:21:52::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-04.01:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:21:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:21:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-04.01:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.01:21:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.01:21:53::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-05-04.01:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-04.01:21:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-04.01:21:53::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-04.01:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:21:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:21:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-04.01:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:21:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:21:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-04.01:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:21:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:21:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-04.01:21:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:21:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:21:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-04.01:21:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-04.01:21:54::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-04.01:21:54::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-04.01:21:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:21:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:21:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-04.01:21:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-04.01:21:54::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-04.01:21:54::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-04.01:21:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-04.01:21:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-04.01:21:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-04.01:21:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:21:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:21:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-04.01:21:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.01:21:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.01:21:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-04.01:21:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.01:21:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.01:21:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-04.01:21:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-04.01:21:55::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-04.01:21:55::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:55::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-05-04.01:21:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-04.01:21:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-04.01:21:56::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-04.01:21:56::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:56::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-05-04.01:21:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-04.01:21:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-04.01:21:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-04.01:21:56::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:56::SCWMssOS::"Compiling ddrps"

TRACE::2020-05-04.01:21:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-04.01:21:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:21:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:21:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.01:21:56::SCWMssOS::"Compiling devcfg"

TRACE::2020-05-04.01:21:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-04.01:21:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-04.01:21:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-04.01:21:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-04.01:21:58::SCWMssOS::"Compiling dmaps"

TRACE::2020-05-04.01:22:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-05-04.01:22:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-04.01:22:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-04.01:22:00::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:22:00::SCWMssOS::"Compiling emacps"

TRACE::2020-05-04.01:22:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-04.01:22:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:22:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:22:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.01:22:03::SCWMssOS::"Compiling gpiops"

TRACE::2020-05-04.01:22:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-04.01:22:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:22:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:22:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.01:22:05::SCWMssOS::"Compiling iicps"

TRACE::2020-05-04.01:22:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-04.01:22:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:22:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:22:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.01:22:08::SCWMssOS::"Compiling qspips"

TRACE::2020-05-04.01:22:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-04.01:22:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:22:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:22:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.01:22:10::SCWMssOS::"Compiling scugic"

TRACE::2020-05-04.01:22:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-04.01:22:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.01:22:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.01:22:12::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:22:12::SCWMssOS::"Compiling scutimer"

TRACE::2020-05-04.01:22:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-04.01:22:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:22:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:22:13::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.01:22:13::SCWMssOS::"Compiling scuwdt"

TRACE::2020-05-04.01:22:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-04.01:22:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-05-04.01:22:14::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-05-04.01:22:14::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-05-04.01:22:14::SCWMssOS::"Compiling sdps"

TRACE::2020-05-04.01:22:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-04.01:22:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-04.01:22:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-04.01:22:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-04.01:22:17::SCWMssOS::"Compiling standalone"

TRACE::2020-05-04.01:22:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-04.01:22:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:22:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:22:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.01:22:25::SCWMssOS::"Compiling uartps"

TRACE::2020-05-04.01:22:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-04.01:22:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-04.01:22:27::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-04.01:22:27::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-04.01:22:27::SCWMssOS::"Compiling usbps"

TRACE::2020-05-04.01:22:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-04.01:22:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.01:22:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.01:22:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.01:22:29::SCWMssOS::"Compiling xadcps"

TRACE::2020-05-04.01:22:31::SCWMssOS::'Finished building libraries'

TRACE::2020-05-04.01:22:31::SCWMssOS::Copying to export directory.
TRACE::2020-05-04.01:22:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-04.01:22:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-04.01:22:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-04.01:22:31::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-05-04.01:22:31::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-05-04.01:22:32::SCWPlatform::Started preparing the platform 
TRACE::2020-05-04.01:22:32::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-05-04.01:22:32::SCWSystem::dir created 
TRACE::2020-05-04.01:22:32::SCWSystem::Writing the bif 
TRACE::2020-05-04.01:22:32::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-04.01:22:32::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-04.01:22:32::SCWPlatform::Completed generating the platform
TRACE::2020-05-04.01:22:32::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:22:32::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:22:32::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:22:32::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:22:32::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:22:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:22:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-04.01:22:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-04.01:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:22:32::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:22:32::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:22:32::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:22:32::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:22:32::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:22:32::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:22:32::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:22:32::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:22:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:22:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-04.01:22:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-04.01:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:22:32::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:22:32::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:22:32::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:22:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-04.01:22:32::SCWPlatform::updated the xpfm file.
TRACE::2020-05-04.01:22:32::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:22:32::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:22:32::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:22:32::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:22:32::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:22:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:22:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-04.01:22:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-04.01:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:22:32::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:22:32::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:22:32::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:04::SCWPlatform::Clearing the existing platform
TRACE::2020-05-04.01:23:04::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-04.01:23:04::SCWBDomain::clearing the fsbl build
TRACE::2020-05-04.01:23:04::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:04::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:04::SCWSystem::Clearing the domains completed.
TRACE::2020-05-04.01:23:04::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-04.01:23:04::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:04::SCWPlatform:: Platform location is C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:04::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:04::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:04::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:04::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:04::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.01:23:08::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2020-05-04.01:23:08::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-05-04.01:23:08::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-05-04.01:23:08::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.01:23:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-04.01:23:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-04.01:23:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:08::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:08::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:08::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-04.01:23:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-04.01:23:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:08::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:08::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:08::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-04.01:23:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-04.01:23:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:08::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-05-04.01:23:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:08::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:08::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:08::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-04.01:23:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-04.01:23:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:08::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-04.01:23:08::SCWMssOS::No sw design opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:08::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:08::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:08::SCWMssOS::Adding the swdes entry C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.01:23:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.01:23:09::SCWMssOS::Opened the sw design.  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:09::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-04.01:23:09::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-04.01:23:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:23:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:09::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.01:23:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:09::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-04.01:23:09::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-04.01:23:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:23:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:09::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-05-04.01:23:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.01:23:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.01:23:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:09::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-04.01:23:09::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-04.01:23:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:23:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:09::SCWReader::No isolation master present  
TRACE::2020-05-04.01:23:09::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.01:23:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-04.01:23:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-04.01:23:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:09::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-04.01:23:09::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-04.01:23:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:09::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-04.01:23:09::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-04.01:23:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:23:09::SCWMssOS::No sw design opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:09::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:09::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:09::SCWMssOS::Adding the swdes entry C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-04.01:23:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.01:23:09::SCWMssOS::Opened the sw design.  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.01:23:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.01:23:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:09::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-04.01:23:09::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-04.01:23:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:23:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:09::SCWReader::No isolation master present  
TRACE::2020-05-04.01:23:12::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:12::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:12::SCWPlatform:: Platform location is C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-05-04.01:23:12::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:17::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-05-04.01:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-04.01:23:17::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-04.01:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-04.01:23:17::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-04.01:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-05-04.01:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:17::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-04.01:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:17::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-04.01:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-04.01:23:17::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-04.01:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-04.01:23:17::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-04.01:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-05-04.01:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:17::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-04.01:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:17::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-05-04.01:23:17::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-04.01:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.01:23:21::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2020-05-04.01:23:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:21::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:21::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:21::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-04.01:23:21::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-04.01:23:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:23:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:21::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:21::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:21::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-04.01:23:21::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-04.01:23:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:23:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:21::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:21::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:21::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-04.01:23:21::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-04.01:23:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:23:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-04.01:23:33::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-05-04.01:23:33::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-04.01:23:33::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-05-04.01:23:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-04.01:23:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-04.01:23:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.01:23:33::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-05-04.01:23:33::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-04.01:23:33::SCWSystem::Not a boot domain 
LOG::2020-05-04.01:23:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-04.01:23:33::SCWDomain::Generating domain artifcats
TRACE::2020-05-04.01:23:33::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-04.01:23:33::SCWMssOS::Copying the qemu file from  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-05-04.01:23:33::SCWMssOS::Copying the qemu file from  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-05-04.01:23:33::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-04.01:23:33::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:33::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:33::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:33::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:33::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-04.01:23:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-04.01:23:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:33::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:33::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:23:33::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:33::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-04.01:23:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.01:23:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-04.01:23:33::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-04.01:23:33::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-04.01:23:33::SCWMssOS::Copying to export directory.
TRACE::2020-05-04.01:23:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-04.01:23:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-04.01:23:33::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-04.01:23:33::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-05-04.01:23:33::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-05-04.01:23:33::SCWPlatform::Started preparing the platform 
TRACE::2020-05-04.01:23:33::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-05-04.01:23:33::SCWSystem::dir created 
TRACE::2020-05-04.01:23:33::SCWSystem::Writing the bif 
TRACE::2020-05-04.01:23:33::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-04.01:23:33::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-04.01:23:33::SCWPlatform::Completed generating the platform
TRACE::2020-05-04.01:23:33::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:33::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:33::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:33::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:33::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-04.01:23:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-04.01:23:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:33::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:33::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:23:33::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.01:23:33::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:33::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:33::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:33::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:34::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-04.01:23:34::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-04.01:23:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:34::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:34::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:23:34::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:34::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-04.01:23:34::SCWPlatform::updated the xpfm file.
TRACE::2020-05-04.01:23:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:34::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:34::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.01:23:34::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.01:23:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.01:23:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-04.01:23:34::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-04.01:23:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.01:23:34::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.01:23:34::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.01:23:34::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:25::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:29::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:29::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.21:30:34::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-05-04.21:30:34::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-05-04.21:30:34::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-05-04.21:30:34::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.21:30:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-04.21:30:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-04.21:30:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:34::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-04.21:30:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-04.21:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:34::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-04.21:30:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-04.21:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:34::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-05-04.21:30:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:34::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-04.21:30:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-04.21:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:34::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-04.21:30:34::SCWMssOS::No sw design opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:34::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:34::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:34::SCWMssOS::Adding the swdes entry C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.21:30:34::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.21:30:34::SCWMssOS::Opened the sw design.  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:34::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-04.21:30:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-04.21:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:34::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:34::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.21:30:34::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:34::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.21:30:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:34::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-04.21:30:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-04.21:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:34::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:34::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.21:30:34::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:34::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-05-04.21:30:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.21:30:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.21:30:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:34::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-04.21:30:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-04.21:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:34::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:34::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.21:30:34::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:34::SCWReader::No isolation master present  
TRACE::2020-05-04.21:30:34::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.21:30:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-04.21:30:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-04.21:30:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:34::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-04.21:30:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-04.21:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:34::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:35::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-04.21:30:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-04.21:30:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.21:30:35::SCWMssOS::No sw design opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:35::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:35::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:35::SCWMssOS::Adding the swdes entry C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-04.21:30:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.21:30:35::SCWMssOS::Opened the sw design.  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.21:30:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.21:30:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:35::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:35::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:35::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-04.21:30:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-04.21:30:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.21:30:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:35::SCWReader::No isolation master present  
TRACE::2020-05-04.21:30:51::SCWPlatform::Clearing the existing platform
TRACE::2020-05-04.21:30:51::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-04.21:30:51::SCWBDomain::clearing the fsbl build
TRACE::2020-05-04.21:30:51::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:51::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:51::SCWSystem::Clearing the domains completed.
TRACE::2020-05-04.21:30:51::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-04.21:30:51::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:51::SCWPlatform:: Platform location is C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:51::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:51::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:51::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:51::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:51::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:51::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.21:30:56::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2020-05-04.21:30:56::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-05-04.21:30:56::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-05-04.21:30:56::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.21:30:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-04.21:30:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-04.21:30:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:56::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:56::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:57::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:57::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:57::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-05-04.21:30:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:57::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-04.21:30:57::SCWMssOS::No sw design opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:57::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:57::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:57::SCWMssOS::Adding the swdes entry C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.21:30:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.21:30:57::SCWMssOS::Opened the sw design.  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:57::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.21:30:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:57::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.21:30:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:57::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.21:30:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:57::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-05-04.21:30:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.21:30:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.21:30:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:57::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.21:30:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:30:57::SCWReader::No isolation master present  
TRACE::2020-05-04.21:30:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.21:30:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-04.21:30:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-04.21:30:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:57::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:57::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-04.21:30:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.21:30:57::SCWMssOS::No sw design opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:57::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:57::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:57::SCWMssOS::Adding the swdes entry C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-04.21:30:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.21:30:58::SCWMssOS::Opened the sw design.  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.21:30:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.21:30:58::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:58::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:58::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:58::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:30:58::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:30:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:30:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-04.21:30:58::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-04.21:30:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:30:58::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.21:30:58::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:30:58::SCWReader::No isolation master present  
LOG::2020-05-04.21:31:25::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-05-04.21:31:25::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-04.21:31:25::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-05-04.21:31:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-04.21:31:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-04.21:31:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.21:31:25::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-05-04.21:31:25::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-04.21:31:25::SCWSystem::Not a boot domain 
LOG::2020-05-04.21:31:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-04.21:31:25::SCWDomain::Generating domain artifcats
TRACE::2020-05-04.21:31:25::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-04.21:31:25::SCWMssOS::Copying the qemu file from  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-05-04.21:31:25::SCWMssOS::Copying the qemu file from  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-05-04.21:31:25::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-04.21:31:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:25::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:25::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:31:25::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:31:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-04.21:31:25::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-04.21:31:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:31:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:31:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.21:31:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:31:25::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-04.21:31:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:31:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.21:31:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-04.21:31:25::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-04.21:31:25::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-04.21:31:25::SCWMssOS::Copying to export directory.
TRACE::2020-05-04.21:31:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-04.21:31:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-04.21:31:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-04.21:31:26::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-05-04.21:31:26::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-05-04.21:31:26::SCWPlatform::Started preparing the platform 
TRACE::2020-05-04.21:31:26::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-05-04.21:31:26::SCWSystem::dir created 
TRACE::2020-05-04.21:31:26::SCWSystem::Writing the bif 
TRACE::2020-05-04.21:31:26::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-04.21:31:26::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-04.21:31:26::SCWPlatform::Completed generating the platform
TRACE::2020-05-04.21:31:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:26::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:26::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:31:26::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-04.21:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-04.21:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:31:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.21:31:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.21:31:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:26::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:26::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:31:26::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-04.21:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-04.21:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:31:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.21:31:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:31:26::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-04.21:31:26::SCWPlatform::updated the xpfm file.
TRACE::2020-05-04.21:31:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:26::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:26::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.21:31:26::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.21:31:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.21:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-04.21:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-04.21:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.21:31:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.21:31:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.21:31:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:05:27::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make clean
TRACE::2020-05-04.23:05:27::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-05-04.23:05:27::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-05-04.23:05:27::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-05-04.23:05:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-04.23:05:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-05-04.23:05:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-05-04.23:05:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-05-04.23:05:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-05-04.23:05:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-05-04.23:05:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-04.23:05:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-04.23:05:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-05-04.23:05:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-05-04.23:05:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-05-04.23:05:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-05-04.23:05:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-04.23:05:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-04.23:05:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-04.23:05:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-05-04.23:05:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-05-04.23:05:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-05-04.23:05:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2020-05-04.23:05:29::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-05-04.23:05:29::SCWMssOS::cleaning the bsp 
TRACE::2020-05-04.23:05:29::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-05-04.23:05:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-04.23:05:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-05-04.23:05:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-05-04.23:05:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-05-04.23:05:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-05-04.23:05:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-05-04.23:05:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-04.23:05:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-04.23:05:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-05-04.23:05:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-05-04.23:05:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-05-04.23:05:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-05-04.23:05:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-04.23:05:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-04.23:05:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-04.23:05:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-05-04.23:05:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-05-04.23:05:30::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-05-04.23:05:46::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make clean
TRACE::2020-05-04.23:05:46::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-05-04.23:05:46::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

ERROR::2020-05-04.23:05:46::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2020-05-04.23:05:55::SCWPlatform::Clearing the existing platform
TRACE::2020-05-04.23:05:55::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-04.23:05:55::SCWBDomain::clearing the fsbl build
TRACE::2020-05-04.23:05:55::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:05:55::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:05:55::SCWSystem::Clearing the domains completed.
TRACE::2020-05-04.23:05:55::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-04.23:05:55::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:55::SCWPlatform:: Platform location is C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:05:55::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:05:55::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:55::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:55::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:05:55::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:05:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.23:05:59::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2020-05-04.23:05:59::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-05-04.23:05:59::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-05-04.23:05:59::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.23:05:59::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-04.23:05:59::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-04.23:05:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:05:59::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:05:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-04.23:05:59::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-04.23:05:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:05:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:05:59::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:05:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-04.23:05:59::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-04.23:05:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:05:59::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-05-04.23:05:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:05:59::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:05:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-04.23:05:59::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-04.23:05:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:05:59::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:05:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-04.23:05:59::SCWMssOS::No sw design opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:05:59::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:05:59::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:05:59::SCWMssOS::Adding the swdes entry C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.23:05:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.23:05:59::SCWMssOS::Opened the sw design.  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:05:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:05:59::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:05:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-04.23:05:59::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-04.23:05:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:05:59::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:05:59::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:05:59::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:05:59::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.23:05:59::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:05:59::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:05:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:05:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-04.23:05:59::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-04.23:05:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:05:59::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:05:59::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:05:59::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:06:00::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-05-04.23:06:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.23:06:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.23:06:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:06:00::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-04.23:06:00::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-04.23:06:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:06:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:06:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:06:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:06:00::SCWReader::No isolation master present  
TRACE::2020-05-04.23:06:00::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.23:06:00::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-04.23:06:00::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-04.23:06:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:06:00::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-04.23:06:00::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-04.23:06:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:06:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:06:00::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-04.23:06:00::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-04.23:06:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:06:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:06:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:06:00::SCWMssOS::No sw design opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:06:00::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:06:00::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:06:00::SCWMssOS::Adding the swdes entry C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-04.23:06:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.23:06:00::SCWMssOS::Opened the sw design.  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:06:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.23:06:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.23:06:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:06:00::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-04.23:06:00::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-04.23:06:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:06:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:06:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:06:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:06:00::SCWReader::No isolation master present  
TRACE::2020-05-04.23:06:02::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:02::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:02::SCWPlatform:: Platform location is C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-05-04.23:06:02::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:06:06::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-05-04.23:06:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:06::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:06::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:06:06::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-04.23:06:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-04.23:06:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:06:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:06::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:06::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:06:07::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-04.23:06:07::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-04.23:06:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:06:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:06:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:06:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:06:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-05-04.23:06:07::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:07::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-04.23:06:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:06:07::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-04.23:06:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:06:07::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-04.23:06:07::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-04.23:06:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:06:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:06:07::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-04.23:06:07::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-04.23:06:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:06:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:06:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:06:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:06:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-05-04.23:06:07::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:07::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-04.23:06:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:06:07::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-05-04.23:06:07::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-04.23:06:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:06:07::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.23:06:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2020-05-04.23:06:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:10::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:10::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:06:10::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-05-04.23:06:10::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-05-04.23:06:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:06:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:06:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:06:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:06:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:10::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:10::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:06:10::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-05-04.23:06:10::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-05-04.23:06:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:06:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:06:11::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:06:11::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:06:11::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:11::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:11::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:11::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:06:11::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-05-04.23:06:11::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-05-04.23:06:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:06:11::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:06:11::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:06:11::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:06:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-04.23:06:20::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-05-04.23:06:20::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-04.23:06:20::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-05-04.23:06:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-04.23:06:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-04.23:06:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.23:06:20::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-05-04.23:06:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:20::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:20::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:06:20::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:06:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:06:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-05-04.23:06:20::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-05-04.23:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:06:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:06:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:06:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:06:20::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-04.23:06:20::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.23:06:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.23:06:20::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl & make 
TRACE::2020-05-04.23:06:20::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-05-04.23:06:20::SCWBDomain::make[1]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-04.23:06:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-04.23:06:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-05-04.23:06:20::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-05-04.23:06:20::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2020-05-04.23:06:20::SCWBDomain::resightps_dcc_v1_6/src'

TRACE::2020-05-04.23:06:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cor
TRACE::2020-05-04.23:06:20::SCWBDomain::esightps_dcc_v1_6/src'

TRACE::2020-05-04.23:06:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-04.23:06:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-04.23:06:20::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-04.23:06:20::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2020-05-04.23:06:20::SCWBDomain::u_cortexa9_v2_8/src'

TRACE::2020-05-04.23:06:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu
TRACE::2020-05-04.23:06:20::SCWBDomain::_cortexa9_v2_8/src'

TRACE::2020-05-04.23:06:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-04.23:06:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.23:06:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.23:06:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2020-05-04.23:06:20::SCWBDomain::rps_v1_0/src'

TRACE::2020-05-04.23:06:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddr
TRACE::2020-05-04.23:06:20::SCWBDomain::ps_v1_0/src'

TRACE::2020-05-04.23:06:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-04.23:06:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:06:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:06:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2020-05-04.23:06:20::SCWBDomain::vcfg_v3_5/src'

TRACE::2020-05-04.23:06:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dev
TRACE::2020-05-04.23:06:20::SCWBDomain::cfg_v3_5/src'

TRACE::2020-05-04.23:06:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-04.23:06:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.23:06:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.23:06:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:21::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2020-05-04.23:06:21::SCWBDomain::aps_v2_5/src'

TRACE::2020-05-04.23:06:21::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dma
TRACE::2020-05-04.23:06:21::SCWBDomain::ps_v2_5/src'

TRACE::2020-05-04.23:06:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-05-04.23:06:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-04.23:06:21::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-04.23:06:21::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:21::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2020-05-04.23:06:21::SCWBDomain::acps_v3_10/src'

TRACE::2020-05-04.23:06:21::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ema
TRACE::2020-05-04.23:06:21::SCWBDomain::cps_v3_10/src'

TRACE::2020-05-04.23:06:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-04.23:06:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:06:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:06:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:21::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2020-05-04.23:06:21::SCWBDomain::iops_v3_6/src'

TRACE::2020-05-04.23:06:21::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpi
TRACE::2020-05-04.23:06:21::SCWBDomain::ops_v3_6/src'

TRACE::2020-05-04.23:06:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-04.23:06:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:06:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:06:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:21::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ii
TRACE::2020-05-04.23:06:21::SCWBDomain::cps_v3_10/src'

TRACE::2020-05-04.23:06:21::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iic
TRACE::2020-05-04.23:06:21::SCWBDomain::ps_v3_10/src'

TRACE::2020-05-04.23:06:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-04.23:06:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:06:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:06:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:21::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2020-05-04.23:06:21::SCWBDomain::pips_v3_6/src'

TRACE::2020-05-04.23:06:21::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qsp
TRACE::2020-05-04.23:06:21::SCWBDomain::ips_v3_6/src'

TRACE::2020-05-04.23:06:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-04.23:06:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:06:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:06:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:21::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-05-04.23:06:21::SCWBDomain::ugic_v4_1/src'

TRACE::2020-05-04.23:06:21::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-05-04.23:06:21::SCWBDomain::gic_v4_1/src'

TRACE::2020-05-04.23:06:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-04.23:06:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-04.23:06:21::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-04.23:06:21::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:21::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-05-04.23:06:21::SCWBDomain::utimer_v2_1/src'

TRACE::2020-05-04.23:06:22::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-05-04.23:06:22::SCWBDomain::timer_v2_1/src'

TRACE::2020-05-04.23:06:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-04.23:06:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:06:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:06:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:22::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-05-04.23:06:22::SCWBDomain::uwdt_v2_1/src'

TRACE::2020-05-04.23:06:22::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-05-04.23:06:22::SCWBDomain::wdt_v2_1/src'

TRACE::2020-05-04.23:06:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-04.23:06:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-04.23:06:22::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-04.23:06:22::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:22::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2020-05-04.23:06:22::SCWBDomain::ps_v3_8/src'

TRACE::2020-05-04.23:06:22::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdp
TRACE::2020-05-04.23:06:22::SCWBDomain::s_v3_8/src'

TRACE::2020-05-04.23:06:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-04.23:06:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-04.23:06:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-04.23:06:22::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:22::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-05-04.23:06:22::SCWBDomain::andalone_v7_1/src'

TRACE::2020-05-04.23:06:22::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-05-04.23:06:22::SCWBDomain::andalone_v7_1/src/profile'

TRACE::2020-05-04.23:06:22::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sta
TRACE::2020-05-04.23:06:22::SCWBDomain::ndalone_v7_1/src/profile'

TRACE::2020-05-04.23:06:23::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sta
TRACE::2020-05-04.23:06:23::SCWBDomain::ndalone_v7_1/src'

TRACE::2020-05-04.23:06:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-04.23:06:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:06:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:06:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:23::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2020-05-04.23:06:23::SCWBDomain::rtps_v3_8/src'

TRACE::2020-05-04.23:06:23::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uar
TRACE::2020-05-04.23:06:23::SCWBDomain::tps_v3_8/src'

TRACE::2020-05-04.23:06:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-04.23:06:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.23:06:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.23:06:23::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:23::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2020-05-04.23:06:23::SCWBDomain::bps_v2_4/src'

TRACE::2020-05-04.23:06:23::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usb
TRACE::2020-05-04.23:06:23::SCWBDomain::ps_v2_4/src'

TRACE::2020-05-04.23:06:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-04.23:06:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:06:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:06:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:23::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2020-05-04.23:06:23::SCWBDomain::dcps_v2_3/src'

TRACE::2020-05-04.23:06:23::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xad
TRACE::2020-05-04.23:06:23::SCWBDomain::cps_v2_3/src'

TRACE::2020-05-04.23:06:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-05-04.23:06:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:06:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:06:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:23::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-05-04.23:06:23::SCWBDomain::lffs_v4_2/src'

TRACE::2020-05-04.23:06:23::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xil
TRACE::2020-05-04.23:06:23::SCWBDomain::ffs_v4_2/src'

TRACE::2020-05-04.23:06:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-05-04.23:06:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:06:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:06:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:23::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-05-04.23:06:23::SCWBDomain::lrsa_v1_5/src'

TRACE::2020-05-04.23:06:23::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xil
TRACE::2020-05-04.23:06:23::SCWBDomain::rsa_v1_5/src'

TRACE::2020-05-04.23:06:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-04.23:06:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-04.23:06:23::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-04.23:06:23::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:23::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2020-05-04.23:06:23::SCWBDomain::resightps_dcc_v1_6/src'

TRACE::2020-05-04.23:06:23::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-05-04.23:06:24::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cor
TRACE::2020-05-04.23:06:24::SCWBDomain::esightps_dcc_v1_6/src'

TRACE::2020-05-04.23:06:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-04.23:06:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-04.23:06:24::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-04.23:06:24::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:24::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2020-05-04.23:06:24::SCWBDomain::u_cortexa9_v2_8/src'

TRACE::2020-05-04.23:06:24::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-05-04.23:06:24::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu
TRACE::2020-05-04.23:06:24::SCWBDomain::_cortexa9_v2_8/src'

TRACE::2020-05-04.23:06:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-04.23:06:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-04.23:06:24::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-04.23:06:24::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:24::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2020-05-04.23:06:24::SCWBDomain::rps_v1_0/src'

TRACE::2020-05-04.23:06:24::SCWBDomain::"Compiling ddrps"

TRACE::2020-05-04.23:06:24::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddr
TRACE::2020-05-04.23:06:24::SCWBDomain::ps_v1_0/src'

TRACE::2020-05-04.23:06:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-04.23:06:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:06:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:06:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.23:06:24::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2020-05-04.23:06:24::SCWBDomain::vcfg_v3_5/src'

TRACE::2020-05-04.23:06:24::SCWBDomain::"Compiling devcfg"

TRACE::2020-05-04.23:06:26::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dev
TRACE::2020-05-04.23:06:26::SCWBDomain::cfg_v3_5/src'

TRACE::2020-05-04.23:06:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-04.23:06:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-04.23:06:26::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-04.23:06:26::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:26::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2020-05-04.23:06:26::SCWBDomain::aps_v2_5/src'

TRACE::2020-05-04.23:06:26::SCWBDomain::"Compiling dmaps"

TRACE::2020-05-04.23:06:28::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dma
TRACE::2020-05-04.23:06:28::SCWBDomain::ps_v2_5/src'

TRACE::2020-05-04.23:06:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-05-04.23:06:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-04.23:06:28::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-04.23:06:28::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:28::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2020-05-04.23:06:28::SCWBDomain::acps_v3_10/src'

TRACE::2020-05-04.23:06:28::SCWBDomain::"Compiling emacps"

TRACE::2020-05-04.23:06:30::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ema
TRACE::2020-05-04.23:06:30::SCWBDomain::cps_v3_10/src'

TRACE::2020-05-04.23:06:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-04.23:06:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:06:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:06:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.23:06:30::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2020-05-04.23:06:31::SCWBDomain::iops_v3_6/src'

TRACE::2020-05-04.23:06:31::SCWBDomain::"Compiling gpiops"

TRACE::2020-05-04.23:06:33::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpi
TRACE::2020-05-04.23:06:33::SCWBDomain::ops_v3_6/src'

TRACE::2020-05-04.23:06:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-04.23:06:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:06:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:06:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.23:06:33::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ii
TRACE::2020-05-04.23:06:33::SCWBDomain::cps_v3_10/src'

TRACE::2020-05-04.23:06:33::SCWBDomain::"Compiling iicps"

TRACE::2020-05-04.23:06:35::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iic
TRACE::2020-05-04.23:06:35::SCWBDomain::ps_v3_10/src'

TRACE::2020-05-04.23:06:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-04.23:06:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:06:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:06:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.23:06:36::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2020-05-04.23:06:36::SCWBDomain::pips_v3_6/src'

TRACE::2020-05-04.23:06:36::SCWBDomain::"Compiling qspips"

TRACE::2020-05-04.23:06:38::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qsp
TRACE::2020-05-04.23:06:38::SCWBDomain::ips_v3_6/src'

TRACE::2020-05-04.23:06:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-04.23:06:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:06:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:06:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.23:06:38::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-05-04.23:06:38::SCWBDomain::ugic_v4_1/src'

TRACE::2020-05-04.23:06:38::SCWBDomain::"Compiling scugic"

TRACE::2020-05-04.23:06:39::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-05-04.23:06:39::SCWBDomain::gic_v4_1/src'

TRACE::2020-05-04.23:06:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-04.23:06:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.23:06:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.23:06:39::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:39::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-05-04.23:06:39::SCWBDomain::utimer_v2_1/src'

TRACE::2020-05-04.23:06:39::SCWBDomain::"Compiling scutimer"

TRACE::2020-05-04.23:06:40::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-05-04.23:06:40::SCWBDomain::timer_v2_1/src'

TRACE::2020-05-04.23:06:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-04.23:06:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:06:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:06:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.23:06:40::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-05-04.23:06:40::SCWBDomain::uwdt_v2_1/src'

TRACE::2020-05-04.23:06:40::SCWBDomain::"Compiling scuwdt"

TRACE::2020-05-04.23:06:41::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-05-04.23:06:41::SCWBDomain::wdt_v2_1/src'

TRACE::2020-05-04.23:06:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-04.23:06:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-05-04.23:06:41::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-05-04.23:06:41::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-05-04.23:06:41::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2020-05-04.23:06:41::SCWBDomain::ps_v3_8/src'

TRACE::2020-05-04.23:06:41::SCWBDomain::"Compiling sdps"

TRACE::2020-05-04.23:06:44::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdp
TRACE::2020-05-04.23:06:44::SCWBDomain::s_v3_8/src'

TRACE::2020-05-04.23:06:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-04.23:06:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-04.23:06:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-04.23:06:44::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:44::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-05-04.23:06:44::SCWBDomain::andalone_v7_1/src'

TRACE::2020-05-04.23:06:44::SCWBDomain::"Compiling standalone"

TRACE::2020-05-04.23:06:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sta
TRACE::2020-05-04.23:06:52::SCWBDomain::ndalone_v7_1/src'

TRACE::2020-05-04.23:06:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-04.23:06:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:06:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:06:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.23:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2020-05-04.23:06:52::SCWBDomain::rtps_v3_8/src'

TRACE::2020-05-04.23:06:52::SCWBDomain::"Compiling uartps"

TRACE::2020-05-04.23:06:54::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uar
TRACE::2020-05-04.23:06:54::SCWBDomain::tps_v3_8/src'

TRACE::2020-05-04.23:06:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-04.23:06:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-04.23:06:54::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-04.23:06:54::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-04.23:06:54::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2020-05-04.23:06:54::SCWBDomain::bps_v2_4/src'

TRACE::2020-05-04.23:06:54::SCWBDomain::"Compiling usbps"

TRACE::2020-05-04.23:06:57::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usb
TRACE::2020-05-04.23:06:57::SCWBDomain::ps_v2_4/src'

TRACE::2020-05-04.23:06:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-04.23:06:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:06:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:06:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.23:06:57::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2020-05-04.23:06:57::SCWBDomain::dcps_v2_3/src'

TRACE::2020-05-04.23:06:57::SCWBDomain::"Compiling xadcps"

TRACE::2020-05-04.23:06:59::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xad
TRACE::2020-05-04.23:06:59::SCWBDomain::cps_v2_3/src'

TRACE::2020-05-04.23:06:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-05-04.23:06:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:06:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:06:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.23:06:59::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-05-04.23:06:59::SCWBDomain::lffs_v4_2/src'

TRACE::2020-05-04.23:06:59::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-05-04.23:07:02::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xil
TRACE::2020-05-04.23:07:02::SCWBDomain::ffs_v4_2/src'

TRACE::2020-05-04.23:07:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-05-04.23:07:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:07:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:07:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-04.23:07:02::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-05-04.23:07:02::SCWBDomain::lrsa_v1_5/src'

TRACE::2020-05-04.23:07:02::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xil
TRACE::2020-05-04.23:07:02::SCWBDomain::rsa_v1_5/src'

TRACE::2020-05-04.23:07:02::SCWBDomain::'Finished building libraries'

TRACE::2020-05-04.23:07:02::SCWBDomain::make[1]: Leaving directory 'C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-04.23:07:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-04.23:07:02::SCWBDomain::include -I.

TRACE::2020-05-04.23:07:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-04.23:07:02::SCWBDomain::9_0/include -I.

TRACE::2020-05-04.23:07:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-05-04.23:07:03::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-05-04.23:07:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-04.23:07:03::SCWBDomain::0/include -I.

TRACE::2020-05-04.23:07:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-05-04.23:07:03::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-05-04.23:07:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-04.23:07:03::SCWBDomain::9_0/include -I.

TRACE::2020-05-04.23:07:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-04.23:07:04::SCWBDomain::0/include -I.

TRACE::2020-05-04.23:07:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-04.23:07:04::SCWBDomain::0/include -I.

TRACE::2020-05-04.23:07:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-04.23:07:04::SCWBDomain::9_0/include -I.

TRACE::2020-05-04.23:07:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-05-04.23:07:04::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-05-04.23:07:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-04.23:07:04::SCWBDomain::9_0/include -I.

TRACE::2020-05-04.23:07:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-05-04.23:07:04::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-05-04.23:07:05::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-05-04.23:07:05::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-04.23:07:05::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-05-04.23:07:05::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2020-05-04.23:07:05::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-05-04.23:07:05::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-04.23:07:05::SCWSystem::Not a boot domain 
LOG::2020-05-04.23:07:05::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-04.23:07:05::SCWDomain::Generating domain artifcats
TRACE::2020-05-04.23:07:05::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-04.23:07:05::SCWMssOS::Copying the qemu file from  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-05-04.23:07:05::SCWMssOS::Copying the qemu file from  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-05-04.23:07:05::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-04.23:07:05::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:05::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:05::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:05::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:07:05::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:07:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-05-04.23:07:05::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-05-04.23:07:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:07:05::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:07:05::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:07:05::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:07:05::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-04.23:07:05::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:07:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.23:07:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-04.23:07:05::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-04.23:07:05::SCWMssOS::doing bsp build ... 
TRACE::2020-05-04.23:07:05::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-05-04.23:07:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-04.23:07:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-05-04.23:07:05::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-05-04.23:07:05::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-04.23:07:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-04.23:07:05::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-04.23:07:05::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-04.23:07:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.23:07:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.23:07:06::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-04.23:07:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:07:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:07:06::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-04.23:07:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.23:07:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.23:07:06::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-05-04.23:07:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-04.23:07:06::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-04.23:07:06::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-04.23:07:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:07:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:07:06::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-04.23:07:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:07:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:07:06::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-04.23:07:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:07:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:07:06::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-04.23:07:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:07:07::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:07:07::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-04.23:07:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-04.23:07:07::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-04.23:07:07::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-04.23:07:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:07:07::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:07:07::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-04.23:07:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-04.23:07:07::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-04.23:07:07::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-04.23:07:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-04.23:07:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-04.23:07:07::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-04.23:07:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:07:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:07:08::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-04.23:07:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.23:07:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.23:07:08::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-04.23:07:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-04.23:07:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-04.23:07:08::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-04.23:07:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-04.23:07:08::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-04.23:07:08::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:08::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-05-04.23:07:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-04.23:07:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-04.23:07:08::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-04.23:07:08::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:08::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-05-04.23:07:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-04.23:07:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-04.23:07:08::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-04.23:07:08::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:08::SCWMssOS::"Compiling ddrps"

TRACE::2020-05-04.23:07:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-04.23:07:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:07:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:07:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.23:07:09::SCWMssOS::"Compiling devcfg"

TRACE::2020-05-04.23:07:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-04.23:07:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-04.23:07:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-04.23:07:10::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:10::SCWMssOS::"Compiling dmaps"

TRACE::2020-05-04.23:07:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-05-04.23:07:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-04.23:07:12::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-04.23:07:12::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:12::SCWMssOS::"Compiling emacps"

TRACE::2020-05-04.23:07:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-04.23:07:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:07:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:07:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.23:07:15::SCWMssOS::"Compiling gpiops"

TRACE::2020-05-04.23:07:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-04.23:07:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:07:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:07:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.23:07:17::SCWMssOS::"Compiling iicps"

TRACE::2020-05-04.23:07:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-04.23:07:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:07:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:07:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.23:07:19::SCWMssOS::"Compiling qspips"

TRACE::2020-05-04.23:07:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-04.23:07:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:07:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:07:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.23:07:21::SCWMssOS::"Compiling scugic"

TRACE::2020-05-04.23:07:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-04.23:07:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-04.23:07:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-04.23:07:23::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:23::SCWMssOS::"Compiling scutimer"

TRACE::2020-05-04.23:07:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-04.23:07:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:07:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:07:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.23:07:24::SCWMssOS::"Compiling scuwdt"

TRACE::2020-05-04.23:07:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-04.23:07:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-05-04.23:07:25::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-05-04.23:07:25::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-05-04.23:07:25::SCWMssOS::"Compiling sdps"

TRACE::2020-05-04.23:07:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-04.23:07:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-04.23:07:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-04.23:07:27::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:27::SCWMssOS::"Compiling standalone"

TRACE::2020-05-04.23:07:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-04.23:07:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:07:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:07:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.23:07:36::SCWMssOS::"Compiling uartps"

TRACE::2020-05-04.23:07:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-04.23:07:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-04.23:07:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-04.23:07:39::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-04.23:07:39::SCWMssOS::"Compiling usbps"

TRACE::2020-05-04.23:07:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-04.23:07:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-04.23:07:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-04.23:07:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-04.23:07:42::SCWMssOS::"Compiling xadcps"

TRACE::2020-05-04.23:07:45::SCWMssOS::'Finished building libraries'

TRACE::2020-05-04.23:07:45::SCWMssOS::Copying to export directory.
TRACE::2020-05-04.23:07:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-04.23:07:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-04.23:07:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-04.23:07:45::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-05-04.23:07:45::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-05-04.23:07:45::SCWPlatform::Started preparing the platform 
TRACE::2020-05-04.23:07:45::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-05-04.23:07:45::SCWSystem::dir created 
TRACE::2020-05-04.23:07:45::SCWSystem::Writing the bif 
TRACE::2020-05-04.23:07:45::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-04.23:07:45::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-04.23:07:45::SCWPlatform::Completed generating the platform
TRACE::2020-05-04.23:07:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:45::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:45::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:07:45::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:07:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-05-04.23:07:45::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-05-04.23:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:07:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:07:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:07:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:07:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:45::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:45::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:07:45::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:07:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-05-04.23:07:45::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-05-04.23:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:07:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:07:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:07:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:07:45::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-04.23:07:45::SCWPlatform::updated the xpfm file.
TRACE::2020-05-04.23:07:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:46::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:46::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:07:46::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:07:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:07:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-05-04.23:07:46::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-05-04.23:07:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:07:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:07:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:07:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:29:50::SCWPlatform::Clearing the existing platform
TRACE::2020-05-04.23:29:50::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-04.23:29:50::SCWBDomain::clearing the fsbl build
TRACE::2020-05-04.23:29:50::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:29:50::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:29:50::SCWSystem::Clearing the domains completed.
TRACE::2020-05-04.23:29:50::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-04.23:29:50::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:50::SCWPlatform:: Platform location is C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:29:50::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:29:50::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:50::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:50::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:29:50::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:29:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.23:29:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2020-05-04.23:29:54::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-05-04.23:29:54::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-05-04.23:29:54::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.23:29:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-04.23:29:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-04.23:29:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:29:54::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-04.23:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-04.23:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:29:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:29:54::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-04.23:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-04.23:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:29:54::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-05-04.23:29:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:29:54::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-04.23:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-04.23:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:29:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:29:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-04.23:29:54::SCWMssOS::No sw design opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:29:54::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:29:54::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:29:54::SCWMssOS::Adding the swdes entry C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.23:29:54::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.23:29:54::SCWMssOS::Opened the sw design.  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:29:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:29:54::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-04.23:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-04.23:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:29:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:29:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:29:54::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:29:54::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.23:29:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:29:54::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-04.23:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-04.23:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:29:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:29:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:29:54::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:29:54::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-05-04.23:29:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.23:29:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.23:29:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:29:54::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-04.23:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-04.23:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:29:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:29:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:29:54::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:29:54::SCWReader::No isolation master present  
TRACE::2020-05-04.23:29:54::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.23:29:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-04.23:29:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-04.23:29:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:29:54::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-04.23:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-04.23:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:29:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:54::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:29:54::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:29:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-04.23:29:55::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-04.23:29:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:29:55::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:29:55::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:29:55::SCWMssOS::No sw design opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:29:55::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:29:55::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:29:55::SCWMssOS::Adding the swdes entry C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-04.23:29:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.23:29:55::SCWMssOS::Opened the sw design.  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:29:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.23:29:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.23:29:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:55::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:55::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:29:55::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:29:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:29:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-04.23:29:55::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-04.23:29:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:29:55::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:29:55::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:29:55::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:29:55::SCWReader::No isolation master present  
TRACE::2020-05-04.23:35:13::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:13::SCWPlatform:: Platform location is C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-05-04.23:35:13::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:35:18::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-05-04.23:35:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:35:18::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:35:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-04.23:35:18::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-04.23:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:35:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:35:18::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:35:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-04.23:35:18::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-04.23:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:35:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:35:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:35:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:35:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-05-04.23:35:18::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:35:18::SCWPlatform::update - Opened existing hwdb design_1_wrapper_10
TRACE::2020-05-04.23:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:35:18::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-04.23:35:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:35:18::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:35:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-04.23:35:18::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-04.23:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:35:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:35:18::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:35:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-04.23:35:18::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-04.23:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:35:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:35:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:35:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:35:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa
TRACE::2020-05-04.23:35:18::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:35:18::SCWPlatform::update - Opened existing hwdb design_1_wrapper_10
TRACE::2020-05-04.23:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:35:18::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-05-04.23:35:18::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-04.23:35:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:35:18::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:35:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.23:35:23::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2020-05-04.23:35:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:23::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:23::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:35:23::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:35:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-04.23:35:23::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-04.23:35:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:35:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:35:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:35:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:35:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:23::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:23::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:35:23::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:35:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-04.23:35:23::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-04.23:35:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:35:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:35:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:35:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:35:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:23::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:23::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:35:23::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:35:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:35:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-04.23:35:23::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-04.23:35:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:35:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:35:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:35:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:35:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>/export/design_1_wrapper/hw/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-04.23:38:33::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-05-04.23:38:33::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-04.23:38:33::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-05-04.23:38:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-04.23:38:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-04.23:38:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.23:38:33::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-05-04.23:38:33::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-04.23:38:33::SCWSystem::Not a boot domain 
LOG::2020-05-04.23:38:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-04.23:38:33::SCWDomain::Generating domain artifcats
TRACE::2020-05-04.23:38:33::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-04.23:38:33::SCWMssOS::Copying the qemu file from  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-05-04.23:38:33::SCWMssOS::Copying the qemu file from  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/resources/design_1_wrapper/standalone_domain/qemu_args.txt To C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-05-04.23:38:33::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-04.23:38:33::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:38:33::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:38:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-04.23:38:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-04.23:38:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:38:33::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:38:33::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:38:33::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:38:33::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-04.23:38:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:38:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.23:38:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-04.23:38:33::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-04.23:38:33::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-04.23:38:33::SCWMssOS::Copying to export directory.
TRACE::2020-05-04.23:38:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-04.23:38:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-04.23:38:33::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-04.23:38:33::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-05-04.23:38:33::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-05-04.23:38:33::SCWPlatform::Started preparing the platform 
TRACE::2020-05-04.23:38:33::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-05-04.23:38:33::SCWSystem::dir created 
TRACE::2020-05-04.23:38:33::SCWSystem::Writing the bif 
TRACE::2020-05-04.23:38:33::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-04.23:38:33::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-04.23:38:33::SCWPlatform::Completed generating the platform
TRACE::2020-05-04.23:38:33::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:38:33::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:38:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-04.23:38:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-04.23:38:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:38:33::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:38:33::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:38:33::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-04.23:38:33::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:38:33::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:38:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-04.23:38:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-04.23:38:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:38:33::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:38:33::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:38:33::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:38:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>/export/design_1_wrapper/hw/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2a7fb1ba3bae783f29af0941283893a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"992f864773402163fecd55454a557faf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-04.23:38:33::SCWPlatform::updated the xpfm file.
TRACE::2020-05-04.23:38:33::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform::DSA given C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform::DSA absoulate path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform::DSA directory C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw
TRACE::2020-05-04.23:38:33::SCWPlatform:: Platform Path C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-05-04.23:38:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-05-04.23:38:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-04.23:38:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-04.23:38:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.23:38:33::SCWMssOS::Checking the sw design at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.23:38:33::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.23:38:33::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_OV7670/OV7670_VGA/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
