set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_21 1021 138
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[6] 1033 144
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[0] 981 154
set_location Controler_0/ADI_SPI_0/addr_counter[19] 1088 142
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 1026 156
set_location Controler_0/ADI_SPI_0/data_counter[12] 1093 136
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 1103 129
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[3] 990 135
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 1091 138
set_location Controler_0/ADI_SPI_0/data_counter[25] 1106 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 1031 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 973 150
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 977 150
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o2[23] 1018 141
set_location Controler_0/Command_Decoder_0/counter[28] 1037 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 972 150
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 1058 141
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3[23] 1013 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 1020 138
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1028 151
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 987 136
set_location Controler_0/ADI_SPI_0/addr_counter[10] 1079 142
set_location Controler_0/REGISTERS_0/state_reg[4] 1018 136
set_location Controler_0/ADI_SPI_0/data_counter[21] 1102 136
set_location Controler_0/REGISTERS_0/state_reg_RNO[0] 1031 129
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1031 151
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 1041 136
set_location Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable_0_a2 972 153
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1049 127
set_location Controler_0/ADI_SPI_0/data_counter[15] 1096 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 1028 130
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 1038 124
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 1047 136
set_location Controler_0/ADI_SPI_0/addr_counter[9] 1078 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 1027 123
set_location Controler_0/Answer_Encoder_0/state_reg_Z[1] 1010 145
set_location Controler_0/ADI_SPI_0/addr_counter[31] 1100 142
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[7] 1028 135
set_location Controler_0/Command_Decoder_0/state_reg[9] 1040 145
set_location Controler_0/ADI_SPI_0/data_counter[11] 1092 136
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1027 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1048 133
set_location Controler_0/Command_Decoder_0/Has_Answer_2.m7_0 1049 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 986 154
set_location Controler_0/ADI_SPI_0/counter_3[3] 1119 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 1003 150
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 978 150
set_location Controler_0/Command_Decoder_0/counter[20] 1029 154
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 1027 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1046 124
set_location Controler_0/ADI_SPI_0/counter_3[1] 1113 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1029 151
set_location Controler_0/ADI_SPI_0/addr_counter[25] 1094 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 1065 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1045 124
set_location Controler_0/ADI_SPI_0/sclk_4 1068 138
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39] 1088 132
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 1051 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1044 129
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[5] 1058 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1051 133
set_location Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0_RNO 1010 141
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 1060 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 989 154
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 1100 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1047 133
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 1036 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 987 151
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3 1036 135
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2 1057 135
set_location Controler_0/Command_Decoder_0/decode_vector[2] 1050 142
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 1049 136
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 1075 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 1030 124
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 1080 138
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 990 136
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[0] 984 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 1033 126
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 960 144
set_location Controler_0/Command_Decoder_0/Has_Answer 1052 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1053 133
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[1] 978 154
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt_1 1054 141
set_location Controler_0/Answer_Encoder_0/state_reg_Z[0] 1016 145
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[5] 985 129
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 997 151
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_12 1029 138
set_location Controler_0/Answer_Encoder_0/periph_data24_0_a2 1044 135
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 1042 154
set_location Controler_0/Command_Decoder_0/counter[9] 1018 154
set_location Controler_0/ADI_SPI_0/counter[4] 1072 136
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 996 150
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[4] 994 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1030 151
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 1051 138
set_location Controler_0/Command_Decoder_0/counter[21] 1030 154
set_location Controler_0/ADI_SPI_0/state_reg[1] 1074 139
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1048 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 1045 130
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O 1045 129
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01 1061 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 988 154
set_location Controler_0/ADI_SPI_0/addr_counter[27] 1096 142
set_location Controler_0/ADI_SPI_0/data_counter[0] 1081 136
set_location Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0 1015 141
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[1] 1062 138
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 1051 139
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 973 153
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 1084 144
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 1039 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 1050 144
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 1077 138
set_location Controler_0/ADI_SPI_0/ss_n 1078 139
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 1043 136
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3 1032 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 991 154
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1045 133
set_location Controler_0/ADI_SPI_0/state_reg_RNI71JE1[4] 1054 135
set_location Controler_0/ADI_SPI_0/addr_counter[8] 1077 142
set_location Controler_0/ADI_SPI_0/data_counter[27] 1108 136
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 1084 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 1026 124
set_location Controler_0/Answer_Encoder_0/state_reg_Z[3] 1015 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 987 154
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 1008 139
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 985 150
set_location Controler_0/Command_Decoder_0/SYS_enable_cmd_i 1025 144
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 960 145
set_location Controler_0/System_Controler_0/un4_read_signal_0_a3 1031 138
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 989 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1057 129
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 988 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 1059 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 991 151
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 1021 123
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[11] 979 138
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0_0[11] 978 138
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 980 150
set_location Controler_0/ADI_SPI_0/data_counter[17] 1098 136
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[0] 1055 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 993 154
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_o7_0 1047 144
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1018 151
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4_0_x2[1] 978 153
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3[0] 1038 144
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2_0[6] 1035 144
set_location Controler_0/ADI_SPI_0/data_counter[5] 1086 136
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 1002 150
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 990 150
set_location Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0] 1054 129
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1047 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 995 154
set_location Controler_0/Command_Decoder_0/decode_vector[3] 1046 142
set_location Controler_0/ADI_SPI_0/tx_data_buffer_RNO[0] 1039 135
set_location Controler_0/Command_Decoder_0/counter[30] 1039 154
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1053 130
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 1050 136
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1014 151
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 1080 144
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 1031 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 1049 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 1063 144
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 1081 138
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 1034 150
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[3] 1010 144
set_location Controler_0/ADI_SPI_0/addr_counter[6] 1075 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0] 1059 126
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 986 151
set_location Controler_0/ADI_SPI_0/data_counter[24] 1105 136
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[6] 1024 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1015 151
set_location Controler_0/ADI_SPI_0/addr_counter[15] 1084 142
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 1065 135
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 1045 139
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1051 127
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 1033 139
set_location Controler_0/Command_Decoder_0/counter[8] 1017 154
set_location Controler_0/ADI_SPI_0/data_counter[14] 1095 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 1062 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1054 127
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 1045 136
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[17] 1037 138
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[2] 975 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 1021 129
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[13] 1034 138
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[15] 1040 138
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 985 154
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 1022 156
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1052 133
set_location Controler_0/Command_Decoder_0/Has_Answer_2.m1 1053 141
set_location Controler_0/ADI_SPI_0/data_counter[28] 1109 136
set_location Controler_0/ADI_SPI_0/addr_counter[7] 1076 142
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37] 1094 129
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_0[5] 1044 141
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1] 1015 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1058 129
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 1021 156
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[2] 1063 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1050 127
set_location Controler_0/ADI_SPI_0/counter[1] 1113 136
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[4] 988 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 1004 151
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[11] 973 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 1037 124
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 1107 126
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1016 151
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 1082 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1052 127
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 969 145
set_location Controler_0/ADI_SPI_0/data_counter[18] 1099 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1054 133
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 1034 123
set_location Controler_0/Command_Decoder_0/counter[31] 1040 154
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 1063 123
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 1086 132
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7] 1038 135
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 1029 156
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_6 1040 135
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 1056 123
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1017 151
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[10] 1014 138
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 1117 126
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1050 133
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 1039 127
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2 1073 138
set_location Controler_0/Command_Decoder_0/counter[23] 1032 154
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 1010 142
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[5] 989 129
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 1086 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO 1047 129
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 1055 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 1061 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 978 151
set_location Controler_0/ADI_SPI_0/data_counter[29] 1110 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 1045 144
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[6] 997 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 1047 130
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[6] 1019 135
set_location Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 1113 129
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 1087 138
set_location Controler_0/ADI_SPI_0/addr_counter[17] 1086 142
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 1064 139
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 1083 144
set_location Controler_0/ADI_SPI_0/data_counter[20] 1101 136
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 1000 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 996 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 1024 129
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 1054 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 964 145
set_location Controler_0/Command_Decoder_0/counter[22] 1031 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 1001 151
set_location Controler_0/ADI_SPI_0/data_counter[19] 1100 136
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 1057 139
set_location Controler_0/Command_Decoder_0/state_reg[2] 1042 145
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 1052 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1056 129
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 1005 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 1022 124
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[13] 1013 138
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[9] 1018 138
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[19] 1042 138
set_location Controler_0/ADI_SPI_0/addr_counter[5] 1074 142
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4] 1016 144
set_location Controler_0/System_Controler_0/state_reg_ns_0[0] 1027 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 1023 138
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 999 150
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 1069 132
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 992 154
set_location Controler_0/Communication_CMD_MUX_0/state_reg[1] 1051 130
set_location Controler_0/ADI_SPI_0/addr_counter[26] 1095 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1053 127
set_location Controler_0/ADI_SPI_0/data_counter[10] 1091 136
set_location Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 1122 126
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 1038 127
set_location Controler_0/Command_Decoder_0/counter[26] 1035 154
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2 1071 138
set_location Controler_0/Command_Decoder_0/counter[3] 1012 154
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 1035 124
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 1065 126
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[7] 1010 138
set_location Controler_0/ADI_SPI_0/state_reg[0] 1072 139
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_1 1044 144
set_location Controler_0/System_Controler_0/state_reg[4] 1026 145
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 979 151
set_location Controler_0/Command_Decoder_0/counter[24] 1033 154
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 1064 145
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 1046 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 1059 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 1022 139
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 1043 139
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 994 154
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 1012 142
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 1083 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 1033 123
set_location Controler_0/System_Controler_0/state_reg[2] 1020 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 982 150
set_location Controler_0/Command_Decoder_0/state_reg[3] 1037 145
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 1026 142
set_location Controler_0/ADI_SPI_0/addr_counter[21] 1090 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 1024 123
set_location Controler_0/Command_Decoder_0/TRG_enable_cmd_i_i_a2 1033 141
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4] 1038 141
set_location Controler_0/ADI_SPI_0/divider_enable 1064 136
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK 1067 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 1012 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1023 151
set_location Controler_0/Communication_CMD_MUX_0/state_reg[0] 1054 130
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 990 154
set_location Controler_0/Command_Decoder_0/counter[0] 1008 154
set_location Controler_0/ADI_SPI_0/counter[3] 1115 136
set_location Controler_0/System_Controler_0/state_reg[3] 1028 145
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[23] 1021 141
set_location Controler_0/REGISTERS_0/state_reg[0] 1031 130
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1022 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 1002 151
set_location Controler_0/Command_Decoder_0/counter[6] 1015 154
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0] 1039 144
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 1058 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1050 130
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[3] 1023 135
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 1029 124
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 1033 127
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 1057 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 984 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 1007 151
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 1008 153
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1013 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1054 124
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 1032 124
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 1025 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 994 151
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 1086 144
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 1100 129
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36] 1102 129
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 975 154
set_location Controler_0/REGISTERS_0/state_reg[1] 1025 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 993 151
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 1042 153
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 1030 139
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1[0] 1026 141
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 1020 136
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 977 154
set_location Controler_0/ADI_SPI_0/data_counter[8] 1079 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 1033 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 976 151
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 1026 136
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 967 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1050 124
set_location Controler_0/Command_Decoder_0/counter[25] 1034 154
set_location Controler_0/System_Controler_0/state_reg_RNO[0] 1021 144
set_location Controler_0/System_Controler_0/un4_read_signal_0_a3_4 1047 138
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 1024 156
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 989 130
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38] 1084 132
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 1057 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 963 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1053 129
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8] 1039 141
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7 1054 144
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 1011 142
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 1081 144
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 997 150
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 1055 139
set_location Controler_0/Answer_Encoder_0/periph_data_0_o3_0[10] 1019 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0] 1041 123
set_location Controler_0/ADI_SPI_0/addr_counter[28] 1097 142
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_16 1061 138
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 1045 138
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 1025 156
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1051 124
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 1021 142
set_location Controler_0/Answer_Encoder_0/state_reg_ns_0[2] 1013 144
set_location Controler_0/ADI_SPI_0/addr_counter[0] 1069 142
set_location Controler_0/ADI_SPI_0/addr_counter[4] 1073 142
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 1020 124
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[7] 1017 144
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 1086 126
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_4[11] 1012 141
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 1046 139
set_location Controler_0/Answer_Encoder_0/un1_periph_data32_0_a2 1011 141
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 1058 123
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 1065 145
set_location Controler_0/Command_Decoder_0/decode_vector_6_0dflt 1048 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 974 153
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[16] 1038 138
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 1062 139
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[30] 1056 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 979 153
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 1034 127
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[1] 986 135
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 1085 138
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 1066 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1052 124
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 1028 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 1029 123
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 1101 123
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 1064 135
set_location Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable 1114 129
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 1039 124
set_location Controler_0/Command_Decoder_0/decode_vector[0] 1048 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0 1012 144
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 1029 145
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35] 1085 132
set_location Controler_0/Command_Decoder_0/counter[19] 1028 154
set_location Controler_0/System_Controler_0/state_reg[0] 1021 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1025 151
set_location Controler_0/Command_Decoder_0/decode_vector_6_2dflt 1050 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1053 124
set_location Controler_0/ADI_SPI_0/state_reg[2] 1077 139
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 1024 145
set_location Controler_0/ADI_SPI_0/addr_counter[16] 1085 142
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 1023 156
set_location Controler_0/ADI_SPI_0/write_read_buffer 1067 139
set_location Controler_0/Command_Decoder_0/counter[1] 1010 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 971 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 1023 130
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 1022 136
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 986 150
set_location Controler_0/Command_Decoder_0/state_reg_RNO[3] 1037 144
set_location Controler_0/Command_Decoder_0/counter[2] 1011 154
set_location Controler_0/REGISTERS_0/state_reg_ns_i_o2[0] 1026 129
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 992 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1024 151
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 1033 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 968 144
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_17 1032 138
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0[10] 1015 138
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 1039 139
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 966 144
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_22_i 1070 138
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 1031 145
set_location Controler_0/REGISTERS_0/state_reg[5] 1017 136
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 970 144
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 1034 124
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 1021 130
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 981 151
set_location Controler_0/ADI_SPI_0/addr_counter[11] 1080 142
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 1075 129
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[8] 1043 138
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 1042 124
set_location Controler_0/Command_Decoder_0/counter[17] 1026 154
set_location Controler_0/Command_Decoder_0/decode_vector_6_3dflt 1046 141
set_location Controler_0/Command_Decoder_0/cmd_ID[4] 1058 142
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 1065 138
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1] 1036 144
set_location Controler_0/ADI_SPI_0/data_counter[31] 1112 136
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 1034 139
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[18] 1033 138
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 1016 142
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34] 1087 132
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[1] 1053 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 1033 150
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ 1048 130
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 1046 129
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 1040 127
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[5] 1043 144
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 1019 150
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 980 153
set_location Controler_0/ADI_SPI_0/state_reg[4] 1079 139
set_location Controler_0/ADI_SPI_0/busy 1069 139
set_location Controler_0/Answer_Encoder_0/periph_data24_0_a2_2 1017 141
set_location Controler_0/Command_Decoder_0/state_reg[7] 1035 142
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_1_0[11] 980 138
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5] 1014 135
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 1016 139
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIV2O51 1051 129
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 1026 139
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1046 127
set_location Controler_0/Command_Decoder_0/state_reg[8] 1036 145
set_location Controler_0/ADI_SPI_0/counter[7] 1075 136
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 1024 130
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 1024 124
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 1062 142
set_location Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable_0_a2 974 150
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 1055 138
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 1055 136
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 993 150
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 1063 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1045 127
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[8] 1035 138
set_location Controler_0/ADI_SPI_0/addr_counter[3] 1072 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 1011 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 971 144
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 969 144
set_location Controler_0/System_Controler_0/state_reg[1] 1019 142
set_location Controler_0/ADI_SPI_0/addr_counter[18] 1087 142
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 1027 142
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0[12] 1012 138
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 1067 126
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 1122 127
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1049 124
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 1111 129
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 1062 126
set_location Controler_0/ADI_SPI_0/data_counter[4] 1085 136
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 1023 145
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 1030 142
set_location Controler_0/ADI_SPI_0/counter[6] 1074 136
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 988 150
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 1046 138
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 1090 126
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[4] 1059 138
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 1043 141
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 1074 132
set_location Controler_0/REGISTERS_0/state_reg[2] 1021 124
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_13 1029 135
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 1038 139
set_location Controler_0/ADI_SPI_0/sdio_1 1048 136
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 1028 139
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 1042 136
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[22] 1027 141
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 1081 126
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 1053 144
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 1041 153
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 1036 127
set_location Controler_0/ADI_SPI_0/addr_counter[1] 1070 142
set_location Controler_0/Command_Decoder_0/state_reg[6] 1043 142
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_RNO[0] 1064 138
set_location Controler_0/ADI_SPI_0/addr_counter[30] 1099 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 998 150
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 1064 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 1056 144
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 1050 145
set_location Controler_0/Command_Decoder_0/cmd_CDb 1053 145
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 1028 136
set_location Controler_0/ADI_SPI_0/addr_counter[23] 1092 142
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0_a3_1[10] 1009 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 1040 124
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 1027 139
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 1067 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 999 151
set_location Controler_0/ADI_SPI_0/data_counter[9] 1090 136
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 1078 138
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 965 145
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 1030 136
set_location Controler_0/ADI_SPI_0/data_counter[3] 1084 136
set_location Controler_0/Command_Decoder_0/cmd_ID[1] 1046 145
set_location Controler_0/Communication_CMD_MUX_0/un2_communication_req 1048 129
set_location Controler_0/Command_Decoder_0/counter[5] 1014 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 983 153
set_location Controler_0/ADI_SPI_0/data_counter[7] 1088 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 1039 123
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 1037 139
set_location Controler_0/Command_Decoder_0/counter[4] 1013 154
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[3] 1041 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 1039 126
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 995 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 1025 129
set_location Controler_0/ADI_SPI_0/addr_counter[2] 1071 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 1006 150
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 1028 124
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 1101 141
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 1041 139
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 1063 135
set_location Controler_0/Command_Decoder_0/counter[18] 1027 154
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 1103 141
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 1024 136
set_location Controler_0/Answer_Encoder_0/state_reg[4] 1008 145
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4] 1025 123
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 1009 141
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 1080 132
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 998 151
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_14 1035 135
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 1062 135
set_location Controler_0/ADI_SPI_0/data_counter[2] 1083 136
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 1020 142
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 1042 139
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1048 127
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4] 1055 126
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 1041 127
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2[0] 981 153
set_location Controler_0/ADI_SPI_0/state_reg[3] 1070 139
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 1050 135
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_1_iv_0 975 150
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 1012 139
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 1048 139
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 989 150
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6] 1033 135
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[0] 992 135
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[7] 1056 138
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[11] 1016 138
set_location Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2_0_a2 981 150
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[20] 1020 141
set_location Controler_0/System_Controler_0/state_reg_RNO[2] 1020 144
set_location Controler_0/Command_Decoder_0/counter[10] 1019 154
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[3] 985 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 994 150
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 1058 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4] 1055 123
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0] 1032 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1047 127
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 1029 130
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 1019 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 1024 138
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 965 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 1065 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 982 153
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 1025 130
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 1046 144
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 1038 136
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 1024 139
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 1020 123
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 1063 141
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N 1008 136
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 1085 144
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 1044 139
set_location Controler_0/ADI_SPI_0/addr_counter[24] 1093 142
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 1033 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 1066 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 980 151
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 1052 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 985 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 976 153
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 992 150
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 1037 127
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 1097 129
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 1081 132
set_location Controler_0/System_Controler_0/state_reg_ns_a2_0_a2[4] 1019 141
set_location Controler_0/REGISTERS_0/state_reg_ns_i_i_a2[1] 1018 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 1043 124
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2 1076 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 1062 144
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 964 144
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 1092 129
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 976 150
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 991 150
set_location Controler_0/Command_Decoder_0/cmd_ID[3] 1063 142
set_location Controler_0/ADI_SPI_0/data_counter[1] 1082 136
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 1051 145
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 1090 144
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 1090 138
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 1011 144
set_location Controler_0/ADI_SPI_0/data_counter[6] 1087 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 1028 123
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 1023 139
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[2] 986 129
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 1117 127
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[15] 1039 138
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[7] 1031 135
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i 1051 144
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 979 150
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 970 145
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 1023 136
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[9] 1017 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 1030 138
set_location Controler_0/Command_Decoder_0/counter[11] 1020 154
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 1056 141
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 1056 145
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[0] 1047 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 1060 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 1003 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 1060 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 982 151
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 1021 136
set_location Controler_0/System_Controler_0/state_reg_RNO[4] 1026 144
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 967 144
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 1022 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 1040 126
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 1015 139
set_location Controler_0/REGISTERS_0/state_reg_RNO[5] 1017 135
set_location Controler_0/ADI_SPI_0/sdio_cl 1046 136
set_location Controler_0/Answer_Encoder_0/state_reg_Z[2] 1013 145
set_location Controler_0/System_Controler_0/un4_read_signal_0_a3_3 1022 138
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[0] 1048 144
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12] 1048 138
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 1076 132
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 1032 126
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 1032 127
set_location Controler_0/ADI_SPI_0/counter[8] 1076 136
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[2] 1052 135
set_location Controler_0/ADI_SPI_0/addr_counter[13] 1082 142
set_location Controler_0/Command_Decoder_0/cmd_ID[2] 1045 145
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 1016 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 1032 123
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 1032 142
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[2] 1045 135
set_location Controler_0/Command_Decoder_0/decode_vector[1] 1045 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 1061 142
set_location Controler_0/ADI_SPI_0/data_counter[30] 1111 136
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 994 136
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 1082 132
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 973 151
set_location Controler_0/ADI_SPI_0/counter_3[0] 1114 135
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 1037 141
set_location Controler_0/Command_Decoder_0/decode_vector_6_2dflt_1 1049 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 1064 141
set_location Controler_0/Answer_Encoder_0/cmd_status_err 1030 145
set_location Controler_0/ADI_SPI_0/assert_data 1051 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1055 133
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[21] 1028 141
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[14] 976 138
set_location Controler_0/Command_Decoder_0/state_reg[0] 1038 145
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 1043 153
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 1053 136
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 977 151
set_location Controler_0/Command_Decoder_0/counter[7] 1016 154
set_location Controler_0/Command_Decoder_0/cmd_status_err 1062 145
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 1050 139
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 1056 139
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 987 150
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[29] 1064 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 1027 138
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 1066 126
set_location Controler_0/Command_Decoder_0/ADCSPI_enable_cmd_i_i_a2 1051 141
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 1063 139
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 983 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 990 151
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 1083 132
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0[14] 1041 138
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[2] 1035 141
set_location Controler_0/Command_Decoder_0/state_reg[5] 1038 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 975 153
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 1005 150
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0] 1034 144
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 1000 150
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 962 144
set_location Controler_0/ADI_SPI_0/addr_counter[14] 1083 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 977 153
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_3 1057 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 963 144
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 962 145
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 1072 138
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1026 151
set_location Controler_0/Answer_Encoder_0/cmd_CDb_RNO 1008 141
set_location Controler_0/Communication_CMD_MUX_0/un5_communication_req 1118 126
set_location Controler_0/Command_Decoder_0/counter[29] 1038 154
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 1036 124
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38 1125 135
set_location Controler_0/ADI_SPI_0/addr_counter[22] 1091 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1050 129
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 968 145
set_location Controler_0/System_Controler_0/state_reg[5] 1027 145
set_location Controler_0/ADI_SPI_0/addr_counter[29] 1098 142
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 1074 138
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[7] 1008 138
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_1[11] 974 138
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 1044 138
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_1[0] 1036 141
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 1115 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1010 151
set_location Controler_0/Command_Decoder_0/state_reg[1] 1039 142
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[12] 1011 138
set_location Controler_0/Command_Decoder_0/state_reg[4] 1037 142
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[5] 1020 135
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 1052 139
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 1059 139
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1009 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 995 150
set_location Controler_0/ADI_SPI_0/addr_counter[20] 1089 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 1020 139
set_location Controler_0/Answer_Encoder_0/periph_data_0_o3_0_a3_0[10] 977 138
set_location Controler_0/ADI_SPI_0/counter[5] 1073 136
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 1018 139
set_location Controler_0/Command_Decoder_0/counter[13] 1022 154
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[4] 1026 135
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 1040 144
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 1092 138
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 1110 126
set_location Controler_0/Command_Decoder_0/counter[27] 1036 154
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 1066 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 1030 123
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 986 130
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 1078 135
set_location Controler_0/Answer_Encoder_0/periph_data35_0_a2 981 138
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 1113 126
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 983 150
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3] 1041 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 984 150
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 1050 138
set_location Controler_0/Command_Decoder_0/counter[12] 1021 154
set_location Controler_0/ADI_SPI_0/counter[0] 1114 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 1022 130
set_location Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0] 1014 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1049 129
set_location Controler_0/System_Controler_0/state_reg_ns_0_a3_0_1[0] 1028 144
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[1] 1032 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 1052 129
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 1042 144
set_location Controler_0/Command_Decoder_0/counter[16] 1025 154
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 1027 124
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 1060 139
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1055 129
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 1068 132
set_location Controler_0/Command_Decoder_0/decode_vector_6_1dflt_1_1 1055 141
set_location Controler_0/Command_Decoder_0/decode_vector_6_0dflt_1 1047 141
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_5[11] 982 138
set_location Controler_0/Command_Decoder_0/counter[14] 1023 154
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[2] 1034 135
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 1079 138
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 1089 126
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 1083 126
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_20 1037 135
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 1030 156
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1012 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 1001 150
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 1034 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 1058 144
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 966 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 1057 144
set_location Controler_0/ADI_SPI_0/sclk 1068 139
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 1006 151
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 1015 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 1032 150
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 1004 150
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[8] 1036 138
set_location Controler_0/ADI_SPI_0/counter[2] 1070 136
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[6] 1057 138
set_location Controler_0/Command_Decoder_0/decode_vector_6_1dflt 1045 141
set_location Controler_0/ADI_SPI_0/data_counter[23] 1104 136
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 1057 126
set_location Controler_0/System_Controler_0/read_data_frame_1[0] 1031 139
set_location Controler_0/REGISTERS_0/state_reg[3] 1026 130
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3_0[23] 1014 141
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[3] 1027 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIMU7L2 1009 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 1030 135
set_location Controler_0/ADI_SPI_0/data_counter[26] 1107 136
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[1] 987 135
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 984 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 1038 126
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1046 133
set_location Controler_0/ADI_SPI_0/data_counter[13] 1094 136
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4] 1043 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 1048 145
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5] 1042 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 1007 150
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 995 145
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3] 1060 138
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 1066 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 1047 145
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 1048 135
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 1052 136
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 1032 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 1043 127
set_location Controler_0/ADI_SPI_0/data_counter[16] 1097 136
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNIQ89F1 1041 144
set_location Controler_0/Command_Decoder_0/counter[15] 1024 154
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1049 133
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[6] 1022 135
set_location Controler_0/ADI_SPI_0/data_counter[22] 1103 136
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1011 151
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 1058 139
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 1025 142
set_location Controler_0/Answer_Encoder_0/cmd_CDb 1008 142
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 1069 138
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7_2 1052 144
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 1008 144
set_location Controler_0/ADI_SPI_0/addr_counter[12] 1081 142
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 1087 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 1046 130
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 1020 122
set_location Controler_0/REGISTERS_0/memory_memory_0_0 984 122
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 1056 149
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 1020 149
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 984 149
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 1044 132
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1] 1080 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 984 153
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 1020 150
set_location Controler_0/Command_Decoder_0/counter_s_847 1009 153
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 1008 150
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31] 1068 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8] 1044 126
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_848 1068 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8] 1044 123
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0 1068 143
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1 1080 143
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2 1092 143
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0 1080 137
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1 1092 137
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2 1104 137
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0 1068 137
set_location Controler_0/Command_Decoder_0/counter_s_847_CC_0 1009 155
set_location Controler_0/Command_Decoder_0/counter_s_847_CC_1 1020 155
set_location Controler_0/Command_Decoder_0/counter_s_847_CC_2 1032 155
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 1044 134
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0 1044 128
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0 1044 125
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 984 155
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 1020 152
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 1008 152
