VERILOG_FILES = \
$(TOP_MODULE_FILE) \
../../ecp5pll/hdl/sv/ecp5pll.sv \
../../hex/decoder/hex_decoder_v.v \
../../gray_counter/hdl/v/gray_counter.v \
../../spi_display/hdl/spi_display_verilog/lcd_video.v \
../../../examples/rtc/i2c_master/proj/hdl/btn_debounce.v \
../hdl/collatz_conjecture.v \

# convertible with vhd2vl
VHDL_FILES = \
../../dvi/hdl/vga.vhd \
../../dvi/hdl/vga2dvid.vhd \
../../dvi/hdl/tmds_encoder.vhd \
