<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release 2025.1 (Version 2025.1.0.14)</text>
<text>Date: Sat Sep  6 16:27:22 2025
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFireSoC</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPFS095T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCSG325</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>EXT</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>PROC_SUBSYSTEM</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Mustafa\Courses&amp;Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\PROC_SUBSYSTEM.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>9194</cell>
 <cell>93516</cell>
 <cell>9.83</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>3613</cell>
 <cell>93516</cell>
 <cell>3.86</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>8</cell>
 <cell>80</cell>
 <cell>10.00</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>8</cell>
 <cell>80</cell>
 <cell>10.00</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>40</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>-- I/Os using I/O Registers</cell>
 <cell>0</cell>
 <cell>80</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>I/O Register Flip-Flops </cell>
 <cell>0</cell>
 <cell>240</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>-- Input  I/O Flip-Flops </cell>
 <cell>0</cell>
 <cell>80</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>-- Output I/O Flip-Flops </cell>
 <cell>0</cell>
 <cell>80</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>-- Enable I/O Flip-Flops </cell>
 <cell>0</cell>
 <cell>80</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>7</cell>
 <cell>876</cell>
 <cell>0.80</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>32</cell>
 <cell>308</cell>
 <cell>10.39</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>0</cell>
 <cell>292</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>3</cell>
 <cell>48</cell>
 <cell>6.25</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>1</cell>
 <cell>8</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>BANKEN</cell>
 <cell>1</cell>
 <cell>5</cell>
 <cell>20.00</cell>
</row>
<row>
 <cell>UJTAG</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>INIT</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>ICB_CLKINT</cell>
 <cell>2</cell>
 <cell>68</cell>
 <cell>2.94</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>7958</cell>
 <cell>2377</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>84</cell>
 <cell>84</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>1152</cell>
 <cell>1152</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>9194</cell>
 <cell>3613</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>6</cell>
 <cell>1</cell>
</row>
<row>
 <cell>8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>14</cell>
 <cell>1</cell>
</row>
<row>
 <cell>17</cell>
 <cell>4</cell>
</row>
<row>
 <cell>30</cell>
 <cell>1</cell>
</row>
<row>
 <cell>31</cell>
 <cell>2</cell>
</row>
<row>
 <cell>32</cell>
 <cell>4</cell>
</row>
<row>
 <cell>33</cell>
 <cell>5</cell>
</row>
<row>
 <cell>64</cell>
 <cell>2</cell>
</row>
<row>
 <cell>65</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>23</cell>
</row>
</table>
<section><name>Detailed 4LUT Groups Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>54</cell>
</row>
<row>
 <cell>5</cell>
 <cell>1</cell>
</row>
<row>
 <cell>22</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>56</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>3</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>5</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2290</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_CCC_C0_0_OUT0_FABCLK_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>107</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/TGT_TCK_GLB</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>18</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iUDRCK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>865</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]</cell>
</row>
<row>
 <cell>339</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/subsys_resetn_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/subsys_resetn</cell>
</row>
<row>
 <cell>235</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/cpu_debug_mode_net</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode</cell>
</row>
<row>
 <cell>166</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/buff_resp_rd_ptr[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_Z[1]</cell>
</row>
<row>
 <cell>162</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand0_mux_sel_ex_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand0_mux_sel_ex[0]</cell>
</row>
<row>
 <cell>144</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/N_3733_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0</cell>
</row>
<row>
 <cell>128</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_T_l_En</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/p_MTIME.un1_T_l_En</cell>
</row>
<row>
 <cell>124</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/N_84_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive</cell>
</row>
<row>
 <cell>109</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREJTAGDEBUG_C0_0_COREJTAGDEBUG_C0_0_genblk2_genblk2_0__BUFD_TRST_delay_sel[34]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[33].BUFD_BLK</cell>
</row>
<row>
 <cell>105</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_Z[31]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[31]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>865</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]</cell>
</row>
<row>
 <cell>339</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/subsys_resetn_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/subsys_resetn</cell>
</row>
<row>
 <cell>235</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/cpu_debug_mode_net</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode</cell>
</row>
<row>
 <cell>166</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/buff_resp_rd_ptr[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_Z[1]</cell>
</row>
<row>
 <cell>162</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand0_mux_sel_ex_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand0_mux_sel_ex[0]</cell>
</row>
<row>
 <cell>144</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/N_3733_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0</cell>
</row>
<row>
 <cell>128</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_T_l_En</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/p_MTIME.un1_T_l_En</cell>
</row>
<row>
 <cell>124</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/N_84_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive</cell>
</row>
<row>
 <cell>109</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREJTAGDEBUG_C0_0_COREJTAGDEBUG_C0_0_genblk2_genblk2_0__BUFD_TRST_delay_sel[34]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[33].BUFD_BLK</cell>
</row>
<row>
 <cell>105</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_Z[31]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[31]</cell>
</row>
</table>
</doc>
