// Seed: 3545179328
module module_0 #(
    parameter id_2 = 32'd37
);
  wire id_1;
  wire _id_2;
  assign module_2.id_5 = 0;
  logic [1 : 1] id_3;
  ;
  logic [1 : id_2] id_4 = {(-1), 1};
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output supply0 id_2
);
  assign id_2 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  module_0 modCall_1 ();
  inout wire id_6;
  inout reg id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(*)
    if (-1)
      if (-1) id_5 <= 1'h0;
      else if (1) begin : LABEL_0
        if (1) begin : LABEL_1
          assert (1 | 1 | 1);
        end
      end
endmodule
