<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="hnn_fpga" xd:componentRef="hnn_fpga" xd:initiationInterval="96" xd:clockPeriod="10.000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="U[]" xd:originalName="U" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x100" xd:arraySize="64" xd:dataWidth="32"/>
  <xd:arg xd:name="l" xd:originalName="l" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x200" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="V[]" xd:originalName="V" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x300" xd:arraySize="64" xd:dataWidth="32"/>
  <xd:latencyEstimates xd:best-case="95" xd:worst-case="95" xd:average-case="95"/>
  <xd:resourceEstimates xd:LUT="10389" xd:FF="7991" xd:BRAM="4" xd:DSP="32"/>
</xd:acceleratorMap>
