Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 8daddd63d830416687e67ae432010dff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_main_behav xil_defaultlib.TB_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'start_tens' [C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/new/main.v:26]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'r' [C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/new/main.v:60]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'out0' [C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/new/main.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'out1' [C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/new/main.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'out2' [C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/new/main.v:73]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'out3' [C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/new/main.v:74]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'r' [C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/new/main.v:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'r' [C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/new/main.v:62]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'r' [C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/new/main.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stopwatch
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.hexto7segment
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.time_mux_state_machine
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.TB_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_main_behav
