

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 18:02:33 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Row_pipeline_ap
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    36.022|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1168134|  1168134|  1168134|  1168134|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Filter1_Loop_W_Row_Loop  |  1168132|  1168132|        23|         18|          1|  64896|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    509|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    435|    -|
|Register         |        -|      -|     770|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      6|    1141|   1888|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_1_mac_muladdhbi_U4  |conv_1_mac_muladdhbi  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U         |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |conv_1_weights_1_0_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |conv_1_weights_2_0_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|    96|   32|     1|         3072|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                      |        4|  0|   0|    0|   320|  128|     4|        10240|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_735_p2       |     +    |      0|  0|  12|          12|           1|
    |add_ln14_fu_721_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln26_2_fu_408_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_500_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln26_4_fu_532_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_5_fu_550_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_6_fu_640_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln26_7_fu_689_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_8_fu_702_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_9_fu_715_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_fu_653_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_792_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln8_fu_420_p2        |     +    |      0|  0|  23|          16|           1|
    |c_fu_402_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_586_p2              |     +    |      0|  0|  15|           6|           1|
    |r_fu_426_p2              |     +    |      0|  0|  15|           5|           1|
    |wr_fu_763_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_fu_683_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln34_fu_844_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_1_fu_494_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln35_2_fu_580_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_482_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_432_p2      |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln14_fu_488_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln18_1_fu_803_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_476_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_832_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_826_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_414_p2       |   icmp   |      0|  0|  13|          16|          11|
    |or_ln26_1_fu_598_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_592_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_838_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_1_fu_574_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_506_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_741_p3    |  select  |      0|  0|  12|           1|           1|
    |select_ln14_fu_727_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln26_1_fu_755_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln26_2_fu_612_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln26_fu_604_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln35_1_fu_446_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_2_fu_454_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_3_fu_462_p3  |  select  |      0|  0|   5|           1|           2|
    |select_ln35_4_fu_512_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_5_fu_520_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_6_fu_538_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_7_fu_556_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_438_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_1_fu_568_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_470_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 509|         244|         206|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  101|         21|    1|         21|
    |ap_enable_reg_pp0_iter1                    |    9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_312_p4               |    9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_334_p4               |    9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten14_phi_fu_301_p4  |    9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten47_phi_fu_279_p4  |    9|          2|   16|         32|
    |ap_phi_mux_indvar_flatten_phi_fu_323_p4    |    9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_290_p4               |    9|          2|    5|         10|
    |ap_phi_mux_w_sum_0_phi_fu_356_p4           |    9|          2|   32|         64|
    |ap_phi_mux_wr_0_phi_fu_345_p4              |    9|          2|    2|          4|
    |c_0_reg_308                                |    9|          2|    5|         10|
    |conv_input_0_address0                      |   15|          3|   10|         30|
    |conv_input_1_address0                      |   15|          3|   10|         30|
    |conv_input_2_address0                      |   15|          3|   10|         30|
    |f_0_reg_330                                |    9|          2|    6|         12|
    |grp_fu_364_p0                              |   21|          4|   32|        128|
    |grp_fu_364_p1                              |   41|          8|   32|        256|
    |grp_fu_368_p0                              |   47|         10|   32|        320|
    |grp_fu_368_p1                              |   27|          5|   32|        160|
    |indvar_flatten14_reg_297                   |    9|          2|   12|         24|
    |indvar_flatten47_reg_275                   |    9|          2|   16|         32|
    |indvar_flatten_reg_319                     |    9|          2|    8|         16|
    |r_0_reg_286                                |    9|          2|    5|         10|
    |w_sum_0_reg_352                            |    9|          2|   32|         64|
    |wr_0_reg_341                               |    9|          2|    2|          4|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  435|         91|  332|       1321|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln26_9_reg_931              |  11|   0|   11|          0|
    |add_ln8_reg_872                 |  16|   0|   16|          0|
    |ap_CS_fsm                       |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |c_0_reg_308                     |   5|   0|    5|          0|
    |conv_1_bias_load_reg_1077       |  32|   0|   32|          0|
    |conv_1_weights_1_0_l_reg_996    |  32|   0|   32|          0|
    |conv_1_weights_2_0_l_reg_1016   |  32|   0|   32|          0|
    |conv_input_0_load_1_reg_1001    |  32|   0|   32|          0|
    |conv_input_1_load_1_reg_1006    |  32|   0|   32|          0|
    |conv_input_1_load_2_reg_1026    |  32|   0|   32|          0|
    |conv_input_1_load_reg_986       |  32|   0|   32|          0|
    |conv_input_2_load_1_reg_1011    |  32|   0|   32|          0|
    |conv_input_2_load_2_reg_1031    |  32|   0|   32|          0|
    |conv_input_2_load_reg_991       |  32|   0|   32|          0|
    |conv_out_addr_reg_1057          |  15|   0|   15|          0|
    |f_0_reg_330                     |   6|   0|    6|          0|
    |icmp_ln18_1_reg_1062            |   1|   0|    1|          0|
    |icmp_ln8_reg_868                |   1|   0|    1|          0|
    |icmp_ln8_reg_868_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten14_reg_297        |  12|   0|   12|          0|
    |indvar_flatten47_reg_275        |  16|   0|   16|          0|
    |indvar_flatten_reg_319          |   8|   0|    8|          0|
    |or_ln26_1_reg_889               |   1|   0|    1|          0|
    |r_0_reg_286                     |   5|   0|    5|          0|
    |reg_382                         |  32|   0|   32|          0|
    |reg_387                         |  32|   0|   32|          0|
    |reg_392                         |  32|   0|   32|          0|
    |reg_397                         |  32|   0|   32|          0|
    |select_ln11_reg_961             |  12|   0|   12|          0|
    |select_ln14_reg_956             |   8|   0|    8|          0|
    |select_ln26_2_reg_899           |   6|   0|    6|          0|
    |select_ln26_reg_894             |   2|   0|    2|          0|
    |select_ln35_1_reg_877           |   5|   0|    5|          0|
    |select_ln35_5_reg_883           |   5|   0|    5|          0|
    |tmp_1_1_1_reg_1036              |  32|   0|   32|          0|
    |tmp_1_2_2_reg_1046              |  32|   0|   32|          0|
    |tmp_1_2_reg_1041                |  32|   0|   32|          0|
    |w_sum_0_reg_352                 |  32|   0|   32|          0|
    |w_sum_3_2_2_reg_1071            |  32|   0|   32|          0|
    |wr_0_reg_341                    |   2|   0|    2|          0|
    |wr_reg_1051                     |   2|   0|    2|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 770|   0|  770|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_0_address0  | out |   10|  ap_memory | conv_input_0 |     array    |
|conv_input_0_ce0       | out |    1|  ap_memory | conv_input_0 |     array    |
|conv_input_0_q0        |  in |   32|  ap_memory | conv_input_0 |     array    |
|conv_input_0_address1  | out |   10|  ap_memory | conv_input_0 |     array    |
|conv_input_0_ce1       | out |    1|  ap_memory | conv_input_0 |     array    |
|conv_input_0_q1        |  in |   32|  ap_memory | conv_input_0 |     array    |
|conv_input_1_address0  | out |   10|  ap_memory | conv_input_1 |     array    |
|conv_input_1_ce0       | out |    1|  ap_memory | conv_input_1 |     array    |
|conv_input_1_q0        |  in |   32|  ap_memory | conv_input_1 |     array    |
|conv_input_1_address1  | out |   10|  ap_memory | conv_input_1 |     array    |
|conv_input_1_ce1       | out |    1|  ap_memory | conv_input_1 |     array    |
|conv_input_1_q1        |  in |   32|  ap_memory | conv_input_1 |     array    |
|conv_input_2_address0  | out |   10|  ap_memory | conv_input_2 |     array    |
|conv_input_2_ce0       | out |    1|  ap_memory | conv_input_2 |     array    |
|conv_input_2_q0        |  in |   32|  ap_memory | conv_input_2 |     array    |
|conv_input_2_address1  | out |   10|  ap_memory | conv_input_2 |     array    |
|conv_input_2_ce1       | out |    1|  ap_memory | conv_input_2 |     array    |
|conv_input_2_q1        |  in |   32|  ap_memory | conv_input_2 |     array    |
|conv_out_address0      | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0            | out |   32|  ap_memory |   conv_out   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 18, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 18, D = 23, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 25 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input_2), !map !7"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input_1), !map !14"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input_0), !map !20"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out), !map !26"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 14.3>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i16 [ 0, %0 ], [ %add_ln8, %ifFalse ]" [conv_1/conv_1.cpp:8]   --->   Operation 32 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln35_1, %ifFalse ]" [conv_1/conv_1.cpp:35]   --->   Operation 33 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i12 [ 0, %0 ], [ %select_ln11, %ifFalse ]" [conv_1/conv_1.cpp:11]   --->   Operation 34 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln35_5, %ifFalse ]" [conv_1/conv_1.cpp:35]   --->   Operation 35 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln14, %ifFalse ]" [conv_1/conv_1.cpp:14]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln26_2, %ifFalse ]" [conv_1/conv_1.cpp:26]   --->   Operation 37 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %0 ], [ %wr, %ifFalse ]"   --->   Operation 38 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %0 ], [ %w_sum_3_2_2, %ifFalse ]" [conv_1/conv_1.cpp:26]   --->   Operation 39 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv_1/conv_1.cpp:26]   --->   Operation 40 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %c_0, 2" [conv_1/conv_1.cpp:26]   --->   Operation 41 'add' 'add_ln26_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.42ns)   --->   "%icmp_ln8 = icmp eq i16 %indvar_flatten47, -640" [conv_1/conv_1.cpp:8]   --->   Operation 42 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (2.07ns)   --->   "%add_ln8 = add i16 %indvar_flatten47, 1" [conv_1/conv_1.cpp:8]   --->   Operation 43 'add' 'add_ln8' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %W_Row_Loop" [conv_1/conv_1.cpp:8]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv_1/conv_1.cpp:8]   --->   Operation 45 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.99ns)   --->   "%icmp_ln11 = icmp eq i12 %indvar_flatten14, -1600" [conv_1/conv_1.cpp:11]   --->   Operation 46 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.21ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0" [conv_1/conv_1.cpp:35]   --->   Operation 47 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.21ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [conv_1/conv_1.cpp:35]   --->   Operation 48 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%select_ln35_2 = select i1 %icmp_ln11, i5 1, i5 %c" [conv_1/conv_1.cpp:35]   --->   Operation 49 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_9)   --->   "%select_ln35_3 = select i1 %icmp_ln11, i5 2, i5 %add_ln26_2" [conv_1/conv_1.cpp:35]   --->   Operation 50 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv_1/conv_1.cpp:35]   --->   Operation 51 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv_1/conv_1.cpp:18]   --->   Operation 52 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%and_ln35 = and i1 %icmp_ln18, %xor_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 53 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.55ns)   --->   "%icmp_ln14 = icmp eq i8 %indvar_flatten, 96" [conv_1/conv_1.cpp:14]   --->   Operation 54 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln35_1 = and i1 %icmp_ln14, %xor_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 55 'and' 'and_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %select_ln35, 1" [conv_1/conv_1.cpp:26]   --->   Operation 56 'add' 'add_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%or_ln35 = or i1 %and_ln35_1, %icmp_ln11" [conv_1/conv_1.cpp:35]   --->   Operation 57 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.18ns)   --->   "%select_ln35_4 = select i1 %or_ln35, i6 0, i6 %f_0" [conv_1/conv_1.cpp:35]   --->   Operation 58 'select' 'select_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.21ns)   --->   "%select_ln35_5 = select i1 %and_ln35_1, i5 %add_ln26_3, i5 %select_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 59 'select' 'select_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %select_ln35_5 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 60 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %select_ln35, 2" [conv_1/conv_1.cpp:26]   --->   Operation 61 'add' 'add_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%select_ln35_6 = select i1 %and_ln35_1, i5 %add_ln26_4, i5 %select_ln35_2" [conv_1/conv_1.cpp:35]   --->   Operation 62 'select' 'select_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%zext_ln35_3 = zext i5 %select_ln35_6 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 63 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.78ns)   --->   "%add_ln26_5 = add i5 %select_ln35, 3" [conv_1/conv_1.cpp:26]   --->   Operation 64 'add' 'add_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_9)   --->   "%select_ln35_7 = select i1 %and_ln35_1, i5 %add_ln26_5, i5 %select_ln35_3" [conv_1/conv_1.cpp:35]   --->   Operation 65 'select' 'select_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_9)   --->   "%zext_ln35_4 = zext i5 %select_ln35_7 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 66 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%xor_ln35_1 = xor i1 %icmp_ln14, true" [conv_1/conv_1.cpp:35]   --->   Operation 67 'xor' 'xor_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%or_ln35_1 = or i1 %icmp_ln11, %xor_ln35_1" [conv_1/conv_1.cpp:35]   --->   Operation 68 'or' 'or_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_2 = and i1 %and_ln35, %or_ln35_1" [conv_1/conv_1.cpp:35]   --->   Operation 69 'and' 'and_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.82ns)   --->   "%f = add i6 %select_ln35_4, 1" [conv_1/conv_1.cpp:14]   --->   Operation 70 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_1)   --->   "%or_ln26 = or i1 %and_ln35_2, %and_ln35_1" [conv_1/conv_1.cpp:26]   --->   Operation 71 'or' 'or_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln26_1 = or i1 %or_ln26, %icmp_ln11" [conv_1/conv_1.cpp:26]   --->   Operation 72 'or' 'or_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.99ns)   --->   "%select_ln26 = select i1 %or_ln26_1, i2 0, i2 %wr_0" [conv_1/conv_1.cpp:26]   --->   Operation 73 'select' 'select_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.18ns)   --->   "%select_ln26_2 = select i1 %and_ln35_2, i6 %f, i6 %select_ln35_4" [conv_1/conv_1.cpp:26]   --->   Operation 74 'select' 'select_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i6 %select_ln26_2 to i8" [conv_1/conv_1.cpp:26]   --->   Operation 75 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %select_ln26 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 76 'zext' 'zext_ln18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %select_ln26, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 77 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_3 to i8" [conv_1/conv_1.cpp:26]   --->   Operation 78 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.87ns)   --->   "%add_ln26_6 = add i8 %zext_ln26_1, %zext_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 79 'add' 'add_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i8 %add_ln26_6 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 80 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_a = getelementptr [96 x float]* @conv_1_weights_0_0, i64 0, i64 %zext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 81 'getelementptr' 'conv_1_weights_0_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_a = getelementptr [96 x float]* @conv_1_weights_1_0, i64 0, i64 %zext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 82 'getelementptr' 'conv_1_weights_1_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_a = getelementptr [96 x float]* @conv_1_weights_2_0, i64 0, i64 %zext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 83 'getelementptr' 'conv_1_weights_2_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %select_ln35_1, %zext_ln18" [conv_1/conv_1.cpp:26]   --->   Operation 84 'add' 'add_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 85 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i10 %tmp_6 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 86 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 87 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i7 %tmp_7 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 88 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i11 %zext_ln26_6, %zext_ln26_7" [conv_1/conv_1.cpp:26]   --->   Operation 89 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.63ns)   --->   "%add_ln26_7 = add i11 %zext_ln35_1, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 90 'add' 'add_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %add_ln26_7 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 91 'sext' 'sext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%conv_input_0_addr = getelementptr [784 x float]* %conv_input_0, i64 0, i64 %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 92 'getelementptr' 'conv_input_0_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln26_8 = add i11 %zext_ln35_3, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 93 'add' 'add_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i11 %add_ln26_8 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 94 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%conv_input_0_addr_1 = getelementptr [784 x float]* %conv_input_0, i64 0, i64 %sext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 95 'getelementptr' 'conv_input_0_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln26_9 = add i11 %zext_ln35_4, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 96 'add' 'add_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%conv_input_1_addr = getelementptr [784 x float]* %conv_input_1, i64 0, i64 %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 97 'getelementptr' 'conv_input_1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%conv_input_1_addr_1 = getelementptr [784 x float]* %conv_input_1, i64 0, i64 %sext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 98 'getelementptr' 'conv_input_1_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%conv_input_2_addr = getelementptr [784 x float]* %conv_input_2, i64 0, i64 %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 99 'getelementptr' 'conv_input_2_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%conv_input_2_addr_1 = getelementptr [784 x float]* %conv_input_2, i64 0, i64 %sext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 100 'getelementptr' 'conv_input_2_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 101 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%conv_input_0_load = load float* %conv_input_0_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 102 'load' 'conv_input_0_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 103 [2/2] (3.25ns)   --->   "%conv_input_1_load = load float* %conv_input_1_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 103 'load' 'conv_input_1_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%conv_input_2_load = load float* %conv_input_2_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 104 'load' 'conv_input_2_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 105 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 105 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%conv_input_0_load_1 = load float* %conv_input_0_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 106 'load' 'conv_input_0_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 107 [2/2] (3.25ns)   --->   "%conv_input_1_load_1 = load float* %conv_input_1_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 107 'load' 'conv_input_1_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%conv_input_2_load_1 = load float* %conv_input_2_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 108 'load' 'conv_input_2_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 109 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 109 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 110 [1/1] (1.91ns)   --->   "%add_ln14 = add i8 %indvar_flatten, 1" [conv_1/conv_1.cpp:14]   --->   Operation 110 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (1.24ns)   --->   "%select_ln14 = select i1 %or_ln35, i8 1, i8 %add_ln14" [conv_1/conv_1.cpp:14]   --->   Operation 111 'select' 'select_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (1.54ns)   --->   "%add_ln11 = add i12 %indvar_flatten14, 1" [conv_1/conv_1.cpp:11]   --->   Operation 112 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i12 1, i12 %add_ln11" [conv_1/conv_1.cpp:11]   --->   Operation 113 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 114 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i11 %add_ln26_9 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 115 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%conv_input_0_addr_2 = getelementptr [784 x float]* %conv_input_0, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 116 'getelementptr' 'conv_input_0_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%conv_input_1_addr_2 = getelementptr [784 x float]* %conv_input_1, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 117 'getelementptr' 'conv_input_1_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%conv_input_2_addr_2 = getelementptr [784 x float]* %conv_input_2, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 118 'getelementptr' 'conv_input_2_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 119 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 119 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 120 [1/2] (3.25ns)   --->   "%conv_input_0_load = load float* %conv_input_0_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 120 'load' 'conv_input_0_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 121 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_l, %conv_input_0_load" [conv_1/conv_1.cpp:26]   --->   Operation 121 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/2] (3.25ns)   --->   "%conv_input_1_load = load float* %conv_input_1_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 122 'load' 'conv_input_1_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 123 [1/2] (3.25ns)   --->   "%conv_input_2_load = load float* %conv_input_2_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 123 'load' 'conv_input_2_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 124 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 124 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 125 [1/2] (3.25ns)   --->   "%conv_input_0_load_1 = load float* %conv_input_0_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 125 'load' 'conv_input_0_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 126 [1/2] (3.25ns)   --->   "%conv_input_1_load_1 = load float* %conv_input_1_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 126 'load' 'conv_input_1_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 127 [1/2] (3.25ns)   --->   "%conv_input_2_load_1 = load float* %conv_input_2_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 127 'load' 'conv_input_2_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 128 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 128 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 129 [2/2] (3.25ns)   --->   "%conv_input_0_load_2 = load float* %conv_input_0_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 129 'load' 'conv_input_0_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%conv_input_1_load_2 = load float* %conv_input_1_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 130 'load' 'conv_input_1_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 131 [2/2] (3.25ns)   --->   "%conv_input_2_load_2 = load float* %conv_input_2_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 131 'load' 'conv_input_2_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 4 <SV = 3> <Delay = 36.0>
ST_4 : Operation 132 [1/1] (0.69ns)   --->   "%select_ln26_1 = select i1 %or_ln26_1, float 0.000000e+00, float %w_sum_0" [conv_1/conv_1.cpp:26]   --->   Operation 132 'select' 'select_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_l, %conv_input_0_load" [conv_1/conv_1.cpp:26]   --->   Operation 133 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [2/2] (23.6ns)   --->   "%w_sum_3 = fadd float %select_ln26_1, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 134 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_input_1_load, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 135 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/2] (3.25ns)   --->   "%conv_input_0_load_2 = load float* %conv_input_0_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 136 'load' 'conv_input_0_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 137 [1/2] (3.25ns)   --->   "%conv_input_1_load_2 = load float* %conv_input_1_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 137 'load' 'conv_input_1_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 138 [1/2] (3.25ns)   --->   "%conv_input_2_load_2 = load float* %conv_input_2_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 138 'load' 'conv_input_2_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 5 <SV = 4> <Delay = 22.5>
ST_5 : Operation 139 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %select_ln26_1, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 139 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_input_1_load, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 140 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_input_2_load, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 141 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 23.6>
ST_6 : Operation 142 [2/2] (23.6ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv_1/conv_1.cpp:26]   --->   Operation 142 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_input_2_load, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 143 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_l, %conv_input_0_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 144 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 145 [1/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv_1/conv_1.cpp:26]   --->   Operation 145 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_l, %conv_input_0_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 146 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_input_1_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 147 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 23.6>
ST_8 : Operation 148 [2/2] (23.6ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv_1/conv_1.cpp:26]   --->   Operation 148 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_input_1_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 149 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_input_2_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 150 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 151 [1/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv_1/conv_1.cpp:26]   --->   Operation 151 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_input_2_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 152 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_l, %conv_input_0_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 153 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 23.6>
ST_10 : Operation 154 [2/2] (23.6ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 154 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_l, %conv_input_0_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 155 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_input_1_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 156 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 157 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 157 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_input_1_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 158 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [2/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_input_2_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 159 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 23.6>
ST_12 : Operation 160 [2/2] (23.6ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 160 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_input_2_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 161 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 162 [1/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 162 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 23.6>
ST_14 : Operation 163 [2/2] (23.6ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 163 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 22.5>
ST_15 : Operation 164 [1/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 164 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 23.6>
ST_16 : Operation 165 [2/2] (23.6ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 165 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 22.5>
ST_17 : Operation 166 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 166 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 23.6>
ST_18 : Operation 167 [2/2] (23.6ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv_1/conv_1.cpp:26]   --->   Operation 167 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 22.5>
ST_19 : Operation 168 [1/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv_1/conv_1.cpp:26]   --->   Operation 168 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [1/1] (1.56ns)   --->   "%wr = add i2 %select_ln26, 1" [conv_1/conv_1.cpp:18]   --->   Operation 169 'add' 'wr' <Predicate = (!icmp_ln8)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 23.6>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_1 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 170 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i10 %zext_ln35, 26" [conv_1/conv_1.cpp:35]   --->   Operation 171 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %select_ln35_5 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 172 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i10 %zext_ln35_2, %mul_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 173 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_1 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 174 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i15 %tmp_1 to i16" [conv_1/conv_1.cpp:26]   --->   Operation 175 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i6 %select_ln26_2 to i16" [conv_1/conv_1.cpp:26]   --->   Operation 176 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i6 %select_ln26_2 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 177 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln26_2, %zext_ln26" [conv_1/conv_1.cpp:35]   --->   Operation 178 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i16 %add_ln35_1 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 179 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_5" [conv_1/conv_1.cpp:35]   --->   Operation 180 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 181 [2/2] (23.6ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv_1/conv_1.cpp:26]   --->   Operation 181 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 182 [1/1] (0.95ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr, -1" [conv_1/conv_1.cpp:18]   --->   Operation 182 'icmp' 'icmp_ln18_1' <Predicate = (!icmp_ln8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %ifTrue, label %ifFalse" [conv_1/conv_1.cpp:18]   --->   Operation 183 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_3" [conv_1/conv_1.cpp:31]   --->   Operation 184 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_20 : Operation 185 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 185 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>

State 21 <SV = 20> <Delay = 22.5>
ST_21 : Operation 186 [1/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv_1/conv_1.cpp:26]   --->   Operation 186 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 187 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 187 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 23.6>
ST_23 : Operation 188 [2/2] (23.6ns)   --->   "%w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 188 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 33.5>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Row_Loop_Filter1_Loo)"   --->   Operation 189 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64896, i64 64896, i64 64896)"   --->   Operation 190 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 191 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @Filter1_Loop_W_Row_L)"   --->   Operation 192 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 193 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 194 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:20]   --->   Operation 195 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_4) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 196 'specregionend' 'empty_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 197 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 197 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv_1/conv_1.cpp:34]   --->   Operation 198 'bitcast' 'bitcast_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 199 'partselect' 'tmp' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 200 'trunc' 'trunc_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv_1/conv_1.cpp:34]   --->   Operation 201 'icmp' 'icmp_ln34' <Predicate = (icmp_ln18_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 202 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv_1/conv_1.cpp:34]   --->   Operation 202 'icmp' 'icmp_ln34_1' <Predicate = (icmp_ln18_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv_1/conv_1.cpp:34]   --->   Operation 203 'or' 'or_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 204 [1/1] (6.78ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 204 'fcmp' 'tmp_5' <Predicate = (icmp_ln18_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_5" [conv_1/conv_1.cpp:34]   --->   Operation 205 'and' 'and_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 206 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 206 'select' 'w_sum_1' <Predicate = (icmp_ln18_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 207 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 207 'store' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 208 'br' <Predicate = (icmp_ln18_1)> <Delay = 0.00>

State 25 <SV = 2> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "ret void" [conv_1/conv_1.cpp:42]   --->   Operation 209 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000]
br_ln8               (br               ) [ 01111111111111111111111110]
indvar_flatten47     (phi              ) [ 00111111111111111111111110]
r_0                  (phi              ) [ 00111111111111111111111110]
indvar_flatten14     (phi              ) [ 00111111111111111111111110]
c_0                  (phi              ) [ 00111111111111111111111110]
indvar_flatten       (phi              ) [ 00111111111111111111111110]
f_0                  (phi              ) [ 00111111111111111111111110]
wr_0                 (phi              ) [ 00111110000000000000111110]
w_sum_0              (phi              ) [ 00111110000000000000001110]
c                    (add              ) [ 00000000000000000000000000]
add_ln26_2           (add              ) [ 00000000000000000000000000]
icmp_ln8             (icmp             ) [ 00111111111111111111111110]
add_ln8              (add              ) [ 01111111111111111111111110]
br_ln8               (br               ) [ 00000000000000000000000000]
r                    (add              ) [ 00000000000000000000000000]
icmp_ln11            (icmp             ) [ 00000000000000000000000000]
select_ln35          (select           ) [ 00000000000000000000000000]
select_ln35_1        (select           ) [ 01111111111111111111111110]
select_ln35_2        (select           ) [ 00000000000000000000000000]
select_ln35_3        (select           ) [ 00000000000000000000000000]
xor_ln35             (xor              ) [ 00000000000000000000000000]
icmp_ln18            (icmp             ) [ 00000000000000000000000000]
and_ln35             (and              ) [ 00000000000000000000000000]
icmp_ln14            (icmp             ) [ 00000000000000000000000000]
and_ln35_1           (and              ) [ 00000000000000000000000000]
add_ln26_3           (add              ) [ 00000000000000000000000000]
or_ln35              (or               ) [ 00000000000000000000000000]
select_ln35_4        (select           ) [ 00000000000000000000000000]
select_ln35_5        (select           ) [ 01111111111111111111111110]
zext_ln35_1          (zext             ) [ 00000000000000000000000000]
add_ln26_4           (add              ) [ 00000000000000000000000000]
select_ln35_6        (select           ) [ 00000000000000000000000000]
zext_ln35_3          (zext             ) [ 00000000000000000000000000]
add_ln26_5           (add              ) [ 00000000000000000000000000]
select_ln35_7        (select           ) [ 00000000000000000000000000]
zext_ln35_4          (zext             ) [ 00000000000000000000000000]
xor_ln35_1           (xor              ) [ 00000000000000000000000000]
or_ln35_1            (or               ) [ 00000000000000000000000000]
and_ln35_2           (and              ) [ 00000000000000000000000000]
f                    (add              ) [ 00000000000000000000000000]
or_ln26              (or               ) [ 00000000000000000000000000]
or_ln26_1            (or               ) [ 00011000000000000000000000]
select_ln26          (select           ) [ 00011111111111111111000000]
select_ln26_2        (select           ) [ 01111111111111111111111110]
zext_ln26_1          (zext             ) [ 00000000000000000000000000]
zext_ln18            (zext             ) [ 00000000000000000000000000]
tmp_3                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26_4          (zext             ) [ 00000000000000000000000000]
add_ln26_6           (add              ) [ 00000000000000000000000000]
zext_ln26_5          (zext             ) [ 00000000000000000000000000]
conv_1_weights_0_0_a (getelementptr    ) [ 00010000000000000000000000]
conv_1_weights_1_0_a (getelementptr    ) [ 00010000000000000000000000]
conv_1_weights_2_0_a (getelementptr    ) [ 00010000000000000000000000]
add_ln26             (add              ) [ 00000000000000000000000000]
tmp_6                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26_6          (zext             ) [ 00000000000000000000000000]
tmp_7                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26_7          (zext             ) [ 00000000000000000000000000]
sub_ln26             (sub              ) [ 00000000000000000000000000]
add_ln26_7           (add              ) [ 00000000000000000000000000]
sext_ln26            (sext             ) [ 00000000000000000000000000]
conv_input_0_addr    (getelementptr    ) [ 00010000000000000000000000]
add_ln26_8           (add              ) [ 00000000000000000000000000]
sext_ln26_1          (sext             ) [ 00000000000000000000000000]
conv_input_0_addr_1  (getelementptr    ) [ 00010000000000000000000000]
add_ln26_9           (add              ) [ 00010000000000000000000000]
conv_input_1_addr    (getelementptr    ) [ 00010000000000000000000000]
conv_input_1_addr_1  (getelementptr    ) [ 00010000000000000000000000]
conv_input_2_addr    (getelementptr    ) [ 00010000000000000000000000]
conv_input_2_addr_1  (getelementptr    ) [ 00010000000000000000000000]
add_ln14             (add              ) [ 00000000000000000000000000]
select_ln14          (select           ) [ 01111111111111111111111110]
add_ln11             (add              ) [ 00000000000000000000000000]
select_ln11          (select           ) [ 01111111111111111111111110]
br_ln0               (br               ) [ 01111111111111111111111110]
zext_ln26_8          (zext             ) [ 00000000000000000000000000]
conv_input_0_addr_2  (getelementptr    ) [ 00001000000000000000000000]
conv_input_1_addr_2  (getelementptr    ) [ 00001000000000000000000000]
conv_input_2_addr_2  (getelementptr    ) [ 00001000000000000000000000]
conv_1_weights_0_0_l (load             ) [ 00001000000000000000000000]
conv_input_0_load    (load             ) [ 00001000000000000000000000]
conv_input_1_load    (load             ) [ 00001100000000000000000000]
conv_input_2_load    (load             ) [ 00001110000000000000000000]
conv_1_weights_1_0_l (load             ) [ 00001111000000000000000000]
conv_input_0_load_1  (load             ) [ 00001111000000000000000000]
conv_input_1_load_1  (load             ) [ 00001111100000000000000000]
conv_input_2_load_1  (load             ) [ 00001111110000000000000000]
conv_1_weights_2_0_l (load             ) [ 00001111111000000000000000]
select_ln26_1        (select           ) [ 00000100000000000000000000]
tmp_s                (fmul             ) [ 00000100000000000000000000]
conv_input_0_load_2  (load             ) [ 00000111111000000000000000]
conv_input_1_load_2  (load             ) [ 00000111111100000000000000]
conv_input_2_load_2  (load             ) [ 00000111111110000000000000]
w_sum_3              (fadd             ) [ 00000011000000000000000000]
tmp_1_0_1            (fmul             ) [ 00000011000000000000000000]
tmp_1_0_2            (fmul             ) [ 00000001110000000000000000]
w_sum_3_0_1          (fadd             ) [ 00000000110000000000000000]
tmp_1_1              (fmul             ) [ 00000000111100000000000000]
tmp_1_1_1            (fmul             ) [ 00000000011111000000000000]
w_sum_3_0_2          (fadd             ) [ 00000000001100000000000000]
tmp_1_1_2            (fmul             ) [ 00000000001111110000000000]
tmp_1_2              (fmul             ) [ 00000000000111111100000000]
w_sum_3_1            (fadd             ) [ 00000000000011000000000000]
tmp_1_2_1            (fmul             ) [ 00000000000011111111000000]
tmp_1_2_2            (fmul             ) [ 00110000000001111111110000]
w_sum_3_1_1          (fadd             ) [ 00000000000000110000000000]
w_sum_3_1_2          (fadd             ) [ 00000000000000001100000000]
w_sum_3_2            (fadd             ) [ 00000000000000000011000000]
w_sum_3_2_1          (fadd             ) [ 00110000000000000000110000]
wr                   (add              ) [ 01111110000000000000111110]
zext_ln35            (zext             ) [ 00000000000000000000000000]
mul_ln35             (mul              ) [ 00000000000000000000000000]
zext_ln35_2          (zext             ) [ 00000000000000000000000000]
add_ln35             (add              ) [ 00000000000000000000000000]
tmp_1                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26            (zext             ) [ 00000000000000000000000000]
zext_ln26_2          (zext             ) [ 00000000000000000000000000]
zext_ln26_3          (zext             ) [ 00000000000000000000000000]
add_ln35_1           (add              ) [ 00000000000000000000000000]
zext_ln35_5          (zext             ) [ 00000000000000000000000000]
conv_out_addr        (getelementptr    ) [ 00011110000000000000011110]
icmp_ln18_1          (icmp             ) [ 00111111111111111111111110]
br_ln18              (br               ) [ 00000000000000000000000000]
conv_1_bias_addr     (getelementptr    ) [ 00010000000000000000010000]
w_sum_3_2_2          (fadd             ) [ 01101110000000000000001110]
conv_1_bias_load     (load             ) [ 00001110000000000000001110]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000]
specloopname_ln19    (specloopname     ) [ 00000000000000000000000000]
tmp_4                (specregionbegin  ) [ 00000000000000000000000000]
specpipeline_ln20    (specpipeline     ) [ 00000000000000000000000000]
empty_4              (specregionend    ) [ 00000000000000000000000000]
w_sum                (fadd             ) [ 00000000000000000000000000]
bitcast_ln34         (bitcast          ) [ 00000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000]
trunc_ln34           (trunc            ) [ 00000000000000000000000000]
icmp_ln34            (icmp             ) [ 00000000000000000000000000]
icmp_ln34_1          (icmp             ) [ 00000000000000000000000000]
or_ln34              (or               ) [ 00000000000000000000000000]
tmp_5                (fcmp             ) [ 00000000000000000000000000]
and_ln34             (and              ) [ 00000000000000000000000000]
w_sum_1              (select           ) [ 00000000000000000000000000]
store_ln35           (store            ) [ 00000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000]
ret_ln42             (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_0_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_1_weights_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_1_weights_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter1_Loop_W_Row_L"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="conv_1_weights_0_0_a_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_0_a/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="conv_1_weights_1_0_a_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_0_a/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="conv_1_weights_2_0_a_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_0_a/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="conv_input_0_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_0_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="conv_input_0_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="11" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_0_addr_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="conv_input_1_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="11" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_1_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="conv_input_1_addr_1_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="11" slack="0"/>
<pin id="158" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_1_addr_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="conv_input_2_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="11" slack="0"/>
<pin id="165" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_2_addr/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="conv_input_2_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="11" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_2_addr_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_0_l/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="0"/>
<pin id="205" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="206" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="0"/>
<pin id="208" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_0_load/2 conv_input_0_load_1/2 conv_input_0_load_2/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="0"/>
<pin id="210" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="211" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="1"/>
<pin id="213" dir="1" index="7" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_1_load/2 conv_input_1_load_1/2 conv_input_1_load_2/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="0"/>
<pin id="215" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="216" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="2"/>
<pin id="218" dir="1" index="7" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_2_load/2 conv_input_2_load_1/2 conv_input_2_load_2/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_0_l/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_0_l/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv_input_0_addr_2_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="11" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_0_addr_2/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="conv_input_1_addr_2_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="11" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_1_addr_2/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="conv_input_2_addr_2_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="11" slack="0"/>
<pin id="244" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_2_addr_2/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="conv_out_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="16" slack="0"/>
<pin id="254" dir="1" index="3" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/20 "/>
</bind>
</comp>

<comp id="257" class="1004" name="conv_1_bias_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="6" slack="0"/>
<pin id="261" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/20 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/20 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln35_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="15" slack="4"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/24 "/>
</bind>
</comp>

<comp id="275" class="1005" name="indvar_flatten47_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten47 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="indvar_flatten47_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="16" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten47/2 "/>
</bind>
</comp>

<comp id="286" class="1005" name="r_0_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="1"/>
<pin id="288" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="r_0_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="297" class="1005" name="indvar_flatten14_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="1"/>
<pin id="299" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten14 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="indvar_flatten14_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="12" slack="0"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten14/2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="c_0_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="1"/>
<pin id="310" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="c_0_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="indvar_flatten_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="indvar_flatten_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="8" slack="0"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="330" class="1005" name="f_0_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="1"/>
<pin id="332" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="f_0_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="wr_0_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="1"/>
<pin id="343" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="wr_0_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="2" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="w_sum_0_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="w_sum_0_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="32" slack="1"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/4 w_sum_3_0_1/6 w_sum_3_0_2/8 w_sum_3_1/10 w_sum_3_1_1/12 w_sum_3_1_2/14 w_sum_3_2/16 w_sum_3_2_1/18 w_sum_3_2_2/20 w_sum/23 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/3 tmp_1_0_1/4 tmp_1_0_2/5 tmp_1_1/6 tmp_1_1_1/7 tmp_1_1_2/8 tmp_1_2/9 tmp_1_2_1/10 tmp_1_2_2/11 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/24 "/>
</bind>
</comp>

<comp id="382" class="1005" name="reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_0_load conv_input_0_load_2 "/>
</bind>
</comp>

<comp id="387" class="1005" name="reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_0_1 tmp_1_1 tmp_1_2_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 w_sum_3_0_1 w_sum_3_0_2 w_sum_3_1 w_sum_3_1_1 w_sum_3_1_2 w_sum_3_2 w_sum_3_2_1 "/>
</bind>
</comp>

<comp id="397" class="1005" name="reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="2"/>
<pin id="399" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_0_2 tmp_1_1_2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="c_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln26_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="0" index="1" bw="3" slack="0"/>
<pin id="411" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln8_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln8_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="r_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln11_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="0"/>
<pin id="434" dir="0" index="1" bw="12" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln35_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="5" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln35_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="0" index="2" bw="5" slack="0"/>
<pin id="450" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln35_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="5" slack="0"/>
<pin id="457" dir="0" index="2" bw="5" slack="0"/>
<pin id="458" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln35_3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="5" slack="0"/>
<pin id="465" dir="0" index="2" bw="5" slack="0"/>
<pin id="466" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="xor_ln35_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln18_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="and_ln35_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln14_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="and_ln35_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_1/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln26_3_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="or_ln35_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln35_4_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="6" slack="0"/>
<pin id="515" dir="0" index="2" bw="6" slack="0"/>
<pin id="516" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_4/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln35_5_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="5" slack="0"/>
<pin id="523" dir="0" index="2" bw="5" slack="0"/>
<pin id="524" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_5/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln35_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="0"/>
<pin id="530" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln26_4_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="0" index="1" bw="3" slack="0"/>
<pin id="535" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_ln35_6_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="5" slack="0"/>
<pin id="541" dir="0" index="2" bw="5" slack="0"/>
<pin id="542" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_6/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln35_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="0"/>
<pin id="548" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln26_5_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="0" index="1" bw="3" slack="0"/>
<pin id="553" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln35_7_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="5" slack="0"/>
<pin id="559" dir="0" index="2" bw="5" slack="0"/>
<pin id="560" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_7/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln35_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="0"/>
<pin id="566" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="xor_ln35_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_1/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="or_ln35_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_1/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="and_ln35_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_2/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="f_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="or_ln26_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="or_ln26_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln26_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="2" slack="0"/>
<pin id="607" dir="0" index="2" bw="2" slack="0"/>
<pin id="608" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="select_ln26_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="6" slack="0"/>
<pin id="615" dir="0" index="2" bw="6" slack="0"/>
<pin id="616" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_2/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln26_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="6" slack="0"/>
<pin id="622" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln18_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="0"/>
<pin id="626" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_3_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="7" slack="0"/>
<pin id="630" dir="0" index="1" bw="2" slack="0"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln26_4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="0"/>
<pin id="638" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln26_6_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="0"/>
<pin id="642" dir="0" index="1" bw="7" slack="0"/>
<pin id="643" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln26_5_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln26_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="5" slack="0"/>
<pin id="655" dir="0" index="1" bw="2" slack="0"/>
<pin id="656" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_6_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="0"/>
<pin id="661" dir="0" index="1" bw="5" slack="0"/>
<pin id="662" dir="0" index="2" bw="1" slack="0"/>
<pin id="663" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln26_6_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="10" slack="0"/>
<pin id="669" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_7_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="7" slack="0"/>
<pin id="673" dir="0" index="1" bw="5" slack="0"/>
<pin id="674" dir="0" index="2" bw="1" slack="0"/>
<pin id="675" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln26_7_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="7" slack="0"/>
<pin id="681" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="sub_ln26_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="10" slack="0"/>
<pin id="685" dir="0" index="1" bw="7" slack="0"/>
<pin id="686" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="add_ln26_7_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="5" slack="0"/>
<pin id="691" dir="0" index="1" bw="11" slack="0"/>
<pin id="692" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sext_ln26_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="11" slack="0"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln26_8_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="0"/>
<pin id="704" dir="0" index="1" bw="11" slack="0"/>
<pin id="705" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="sext_ln26_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="11" slack="0"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add_ln26_9_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="5" slack="0"/>
<pin id="717" dir="0" index="1" bw="11" slack="0"/>
<pin id="718" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln14_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="select_ln14_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="8" slack="0"/>
<pin id="730" dir="0" index="2" bw="8" slack="0"/>
<pin id="731" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln11_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="12" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="select_ln11_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="12" slack="0"/>
<pin id="744" dir="0" index="2" bw="12" slack="0"/>
<pin id="745" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln26_8_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="11" slack="1"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="select_ln26_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="2"/>
<pin id="757" dir="0" index="1" bw="32" slack="0"/>
<pin id="758" dir="0" index="2" bw="32" slack="2"/>
<pin id="759" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="wr_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="2" slack="17"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/19 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln35_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="5" slack="18"/>
<pin id="770" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/20 "/>
</bind>
</comp>

<comp id="771" class="1004" name="zext_ln35_2_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="5" slack="18"/>
<pin id="773" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/20 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="15" slack="0"/>
<pin id="776" dir="0" index="1" bw="10" slack="0"/>
<pin id="777" dir="0" index="2" bw="1" slack="0"/>
<pin id="778" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/20 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln26_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="15" slack="0"/>
<pin id="783" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/20 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln26_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="6" slack="18"/>
<pin id="787" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/20 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln26_3_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="6" slack="18"/>
<pin id="790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/20 "/>
</bind>
</comp>

<comp id="792" class="1004" name="add_ln35_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="0"/>
<pin id="794" dir="0" index="1" bw="15" slack="0"/>
<pin id="795" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/20 "/>
</bind>
</comp>

<comp id="798" class="1004" name="zext_ln35_5_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="0"/>
<pin id="800" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_5/20 "/>
</bind>
</comp>

<comp id="803" class="1004" name="icmp_ln18_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="2" slack="1"/>
<pin id="805" dir="0" index="1" bw="2" slack="0"/>
<pin id="806" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/20 "/>
</bind>
</comp>

<comp id="808" class="1004" name="bitcast_ln34_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/24 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="0" index="2" bw="6" slack="0"/>
<pin id="816" dir="0" index="3" bw="6" slack="0"/>
<pin id="817" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/24 "/>
</bind>
</comp>

<comp id="822" class="1004" name="trunc_ln34_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="0"/>
<pin id="824" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/24 "/>
</bind>
</comp>

<comp id="826" class="1004" name="icmp_ln34_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="0"/>
<pin id="828" dir="0" index="1" bw="8" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/24 "/>
</bind>
</comp>

<comp id="832" class="1004" name="icmp_ln34_1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="23" slack="0"/>
<pin id="834" dir="0" index="1" bw="23" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/24 "/>
</bind>
</comp>

<comp id="838" class="1004" name="or_ln34_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/24 "/>
</bind>
</comp>

<comp id="844" class="1004" name="and_ln34_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/24 "/>
</bind>
</comp>

<comp id="850" class="1004" name="w_sum_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="32" slack="0"/>
<pin id="853" dir="0" index="2" bw="32" slack="0"/>
<pin id="854" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/24 "/>
</bind>
</comp>

<comp id="859" class="1007" name="grp_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="5" slack="0"/>
<pin id="861" dir="0" index="1" bw="10" slack="0"/>
<pin id="862" dir="0" index="2" bw="5" slack="0"/>
<pin id="863" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/20 add_ln35/20 "/>
</bind>
</comp>

<comp id="868" class="1005" name="icmp_ln8_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="1"/>
<pin id="870" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="872" class="1005" name="add_ln8_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="0"/>
<pin id="874" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="877" class="1005" name="select_ln35_1_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="5" slack="0"/>
<pin id="879" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="883" class="1005" name="select_ln35_5_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="5" slack="0"/>
<pin id="885" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_5 "/>
</bind>
</comp>

<comp id="889" class="1005" name="or_ln26_1_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="2"/>
<pin id="891" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln26_1 "/>
</bind>
</comp>

<comp id="894" class="1005" name="select_ln26_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="2" slack="17"/>
<pin id="896" dir="1" index="1" bw="2" slack="17"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="899" class="1005" name="select_ln26_2_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="6" slack="0"/>
<pin id="901" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln26_2 "/>
</bind>
</comp>

<comp id="906" class="1005" name="conv_1_weights_0_0_a_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="7" slack="1"/>
<pin id="908" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_a "/>
</bind>
</comp>

<comp id="911" class="1005" name="conv_1_weights_1_0_a_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="7" slack="1"/>
<pin id="913" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_a "/>
</bind>
</comp>

<comp id="916" class="1005" name="conv_1_weights_2_0_a_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="7" slack="1"/>
<pin id="918" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_a "/>
</bind>
</comp>

<comp id="921" class="1005" name="conv_input_0_addr_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="10" slack="1"/>
<pin id="923" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_0_addr "/>
</bind>
</comp>

<comp id="926" class="1005" name="conv_input_0_addr_1_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="10" slack="1"/>
<pin id="928" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_0_addr_1 "/>
</bind>
</comp>

<comp id="931" class="1005" name="add_ln26_9_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="11" slack="1"/>
<pin id="933" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_9 "/>
</bind>
</comp>

<comp id="936" class="1005" name="conv_input_1_addr_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="10" slack="1"/>
<pin id="938" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_1_addr "/>
</bind>
</comp>

<comp id="941" class="1005" name="conv_input_1_addr_1_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="10" slack="1"/>
<pin id="943" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_1_addr_1 "/>
</bind>
</comp>

<comp id="946" class="1005" name="conv_input_2_addr_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="10" slack="1"/>
<pin id="948" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_2_addr "/>
</bind>
</comp>

<comp id="951" class="1005" name="conv_input_2_addr_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="10" slack="1"/>
<pin id="953" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_2_addr_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="select_ln14_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="0"/>
<pin id="958" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="961" class="1005" name="select_ln11_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="12" slack="0"/>
<pin id="963" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="966" class="1005" name="conv_input_0_addr_2_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="10" slack="1"/>
<pin id="968" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_0_addr_2 "/>
</bind>
</comp>

<comp id="971" class="1005" name="conv_input_1_addr_2_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="10" slack="1"/>
<pin id="973" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_1_addr_2 "/>
</bind>
</comp>

<comp id="976" class="1005" name="conv_input_2_addr_2_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="10" slack="1"/>
<pin id="978" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_2_addr_2 "/>
</bind>
</comp>

<comp id="981" class="1005" name="conv_1_weights_0_0_l_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="1"/>
<pin id="983" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_l "/>
</bind>
</comp>

<comp id="986" class="1005" name="conv_input_1_load_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_1_load "/>
</bind>
</comp>

<comp id="991" class="1005" name="conv_input_2_load_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="2"/>
<pin id="993" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_input_2_load "/>
</bind>
</comp>

<comp id="996" class="1005" name="conv_1_weights_1_0_l_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="3"/>
<pin id="998" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_l "/>
</bind>
</comp>

<comp id="1001" class="1005" name="conv_input_0_load_1_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="3"/>
<pin id="1003" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_input_0_load_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="conv_input_1_load_1_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="4"/>
<pin id="1008" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_input_1_load_1 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="conv_input_2_load_1_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="5"/>
<pin id="1013" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv_input_2_load_1 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="conv_1_weights_2_0_l_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="6"/>
<pin id="1018" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_l "/>
</bind>
</comp>

<comp id="1021" class="1005" name="select_ln26_1_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26_1 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="conv_input_1_load_2_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="6"/>
<pin id="1028" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="conv_input_1_load_2 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="conv_input_2_load_2_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="7"/>
<pin id="1033" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="conv_input_2_load_2 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="tmp_1_1_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="4"/>
<pin id="1038" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1_1_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="tmp_1_2_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="6"/>
<pin id="1043" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="tmp_1_2_2_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="8"/>
<pin id="1048" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_1_2_2 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="wr_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="2" slack="1"/>
<pin id="1053" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="1057" class="1005" name="conv_out_addr_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="15" slack="4"/>
<pin id="1059" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="1062" class="1005" name="icmp_ln18_1_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="1"/>
<pin id="1064" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="conv_1_bias_addr_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="5" slack="1"/>
<pin id="1068" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="1071" class="1005" name="w_sum_3_2_2_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="1"/>
<pin id="1073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2_2 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="conv_1_bias_load_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="2"/>
<pin id="1079" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="58" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="58" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="58" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="58" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="58" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="58" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="112" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="133" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="147" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="161" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="119" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="140" pin="3"/><net_sink comp="181" pin=2"/></net>

<net id="214"><net_src comp="154" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="219"><net_src comp="168" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="225"><net_src comp="126" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="58" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="2" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="226" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="248"><net_src comp="233" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="249"><net_src comp="240" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="255"><net_src comp="6" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="58" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="8" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="278"><net_src comp="22" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="30" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="32" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="34" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="356" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="372"><net_src comp="368" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="175" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="181" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="34" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="364" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="34" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="181" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="390"><net_src comp="368" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="395"><net_src comp="364" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="400"><net_src comp="368" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="406"><net_src comp="312" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="36" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="312" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="38" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="279" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="40" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="279" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="42" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="290" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="36" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="301" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="44" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="24" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="312" pin="4"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="432" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="426" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="290" pin="4"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="432" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="36" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="402" pin="2"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="432" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="38" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="408" pin="2"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="432" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="46" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="345" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="48" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="470" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="323" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="50" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="470" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="438" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="36" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="494" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="432" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="30" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="334" pin="4"/><net_sink comp="512" pin=2"/></net>

<net id="525"><net_src comp="494" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="500" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="438" pin="3"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="520" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="438" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="38" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="494" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="454" pin="3"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="438" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="52" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="494" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="550" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="462" pin="3"/><net_sink comp="556" pin=2"/></net>

<net id="567"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="488" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="46" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="432" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="482" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="512" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="54" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="580" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="494" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="432" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="32" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="345" pin="4"/><net_sink comp="604" pin=2"/></net>

<net id="617"><net_src comp="580" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="586" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="512" pin="3"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="612" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="604" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="56" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="604" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="24" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="620" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="657"><net_src comp="446" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="624" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="60" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="653" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="24" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="670"><net_src comp="659" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="62" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="653" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="32" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="682"><net_src comp="671" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="667" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="679" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="528" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="706"><net_src comp="546" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="683" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="719"><net_src comp="564" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="683" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="323" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="64" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="506" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="64" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="721" pin="2"/><net_sink comp="727" pin=2"/></net>

<net id="739"><net_src comp="301" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="66" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="746"><net_src comp="432" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="66" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="735" pin="2"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="749" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="760"><net_src comp="34" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="761"><net_src comp="352" pin="1"/><net_sink comp="755" pin=2"/></net>

<net id="762"><net_src comp="755" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="767"><net_src comp="68" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="779"><net_src comp="72" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="24" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="784"><net_src comp="774" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="791"><net_src comp="788" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="796"><net_src comp="785" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="781" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="801"><net_src comp="792" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="807"><net_src comp="48" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="364" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="818"><net_src comp="102" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="808" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="104" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="821"><net_src comp="106" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="825"><net_src comp="808" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="812" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="108" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="822" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="110" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="826" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="838" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="376" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="855"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="364" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="34" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="858"><net_src comp="850" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="864"><net_src comp="768" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="70" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="866"><net_src comp="771" pin="1"/><net_sink comp="859" pin=2"/></net>

<net id="867"><net_src comp="859" pin="3"/><net_sink comp="774" pin=1"/></net>

<net id="871"><net_src comp="414" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="420" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="880"><net_src comp="446" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="886"><net_src comp="520" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="892"><net_src comp="598" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="897"><net_src comp="604" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="902"><net_src comp="612" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="905"><net_src comp="899" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="909"><net_src comp="112" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="914"><net_src comp="119" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="919"><net_src comp="126" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="924"><net_src comp="133" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="929"><net_src comp="140" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="934"><net_src comp="715" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="939"><net_src comp="147" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="944"><net_src comp="154" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="949"><net_src comp="161" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="954"><net_src comp="168" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="959"><net_src comp="727" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="964"><net_src comp="741" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="969"><net_src comp="226" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="974"><net_src comp="233" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="979"><net_src comp="240" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="984"><net_src comp="175" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="989"><net_src comp="187" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="994"><net_src comp="193" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="999"><net_src comp="199" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1004"><net_src comp="181" pin="7"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="1009"><net_src comp="187" pin="7"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1014"><net_src comp="193" pin="7"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1019"><net_src comp="220" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1024"><net_src comp="755" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1029"><net_src comp="187" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1034"><net_src comp="193" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1039"><net_src comp="368" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="1044"><net_src comp="368" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="1049"><net_src comp="368" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="1054"><net_src comp="763" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1060"><net_src comp="250" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1065"><net_src comp="803" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1069"><net_src comp="257" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1074"><net_src comp="364" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1076"><net_src comp="1071" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1080"><net_src comp="264" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="364" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {24 }
 - Input state : 
	Port: conv_1 : conv_input_0 | {2 3 4 }
	Port: conv_1 : conv_input_1 | {2 3 4 }
	Port: conv_1 : conv_input_2 | {2 3 4 }
	Port: conv_1 : conv_1_bias | {20 21 }
	Port: conv_1 : conv_1_weights_0_0 | {2 3 }
	Port: conv_1 : conv_1_weights_1_0 | {2 3 }
	Port: conv_1 : conv_1_weights_2_0 | {2 3 }
  - Chain level:
	State 1
	State 2
		c : 1
		add_ln26_2 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln35 : 2
		select_ln35_1 : 2
		select_ln35_2 : 2
		select_ln35_3 : 2
		xor_ln35 : 2
		icmp_ln18 : 1
		and_ln35 : 2
		icmp_ln14 : 1
		and_ln35_1 : 2
		add_ln26_3 : 3
		or_ln35 : 2
		select_ln35_4 : 2
		select_ln35_5 : 2
		zext_ln35_1 : 3
		add_ln26_4 : 3
		select_ln35_6 : 2
		zext_ln35_3 : 3
		add_ln26_5 : 3
		select_ln35_7 : 2
		zext_ln35_4 : 3
		xor_ln35_1 : 2
		or_ln35_1 : 2
		and_ln35_2 : 2
		f : 3
		or_ln26 : 2
		or_ln26_1 : 2
		select_ln26 : 2
		select_ln26_2 : 4
		zext_ln26_1 : 5
		zext_ln18 : 3
		tmp_3 : 3
		zext_ln26_4 : 4
		add_ln26_6 : 5
		zext_ln26_5 : 6
		conv_1_weights_0_0_a : 7
		conv_1_weights_1_0_a : 7
		conv_1_weights_2_0_a : 7
		add_ln26 : 4
		tmp_6 : 5
		zext_ln26_6 : 6
		tmp_7 : 5
		zext_ln26_7 : 6
		sub_ln26 : 7
		add_ln26_7 : 8
		sext_ln26 : 9
		conv_input_0_addr : 10
		add_ln26_8 : 8
		sext_ln26_1 : 9
		conv_input_0_addr_1 : 10
		add_ln26_9 : 8
		conv_input_1_addr : 10
		conv_input_1_addr_1 : 10
		conv_input_2_addr : 10
		conv_input_2_addr_1 : 10
		conv_1_weights_0_0_l : 8
		conv_input_0_load : 11
		conv_input_1_load : 11
		conv_input_2_load : 11
		conv_1_weights_1_0_l : 8
		conv_input_0_load_1 : 11
		conv_input_1_load_1 : 11
		conv_input_2_load_1 : 11
		conv_1_weights_2_0_l : 8
		add_ln14 : 1
		select_ln14 : 2
		add_ln11 : 1
		select_ln11 : 2
	State 3
		conv_input_0_addr_2 : 1
		conv_input_1_addr_2 : 1
		conv_input_2_addr_2 : 1
		tmp_s : 1
		conv_input_0_load_2 : 2
		conv_input_1_load_2 : 2
		conv_input_2_load_2 : 2
	State 4
		w_sum_3 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		mul_ln35 : 1
		add_ln35 : 2
		tmp_1 : 3
		zext_ln26 : 4
		add_ln35_1 : 5
		zext_ln35_5 : 6
		conv_out_addr : 7
		br_ln18 : 1
		conv_1_bias_addr : 1
		conv_1_bias_load : 2
	State 21
	State 22
	State 23
	State 24
		empty_4 : 1
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_5 : 1
		and_ln34 : 4
		w_sum_1 : 4
		store_ln35 : 5
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_364      |    2    |   177   |   385   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_368      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_5_fu_376     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |       c_fu_402       |    0    |    0    |    15   |
|          |   add_ln26_2_fu_408  |    0    |    0    |    15   |
|          |    add_ln8_fu_420    |    0    |    0    |    23   |
|          |       r_fu_426       |    0    |    0    |    15   |
|          |   add_ln26_3_fu_500  |    0    |    0    |    15   |
|          |   add_ln26_4_fu_532  |    0    |    0    |    15   |
|          |   add_ln26_5_fu_550  |    0    |    0    |    15   |
|          |       f_fu_586       |    0    |    0    |    15   |
|    add   |   add_ln26_6_fu_640  |    0    |    0    |    15   |
|          |    add_ln26_fu_653   |    0    |    0    |    15   |
|          |   add_ln26_7_fu_689  |    0    |    0    |    13   |
|          |   add_ln26_8_fu_702  |    0    |    0    |    13   |
|          |   add_ln26_9_fu_715  |    0    |    0    |    13   |
|          |    add_ln14_fu_721   |    0    |    0    |    15   |
|          |    add_ln11_fu_735   |    0    |    0    |    12   |
|          |       wr_fu_763      |    0    |    0    |    10   |
|          |   add_ln35_1_fu_792  |    0    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln35_fu_438  |    0    |    0    |    5    |
|          | select_ln35_1_fu_446 |    0    |    0    |    5    |
|          | select_ln35_2_fu_454 |    0    |    0    |    5    |
|          | select_ln35_3_fu_462 |    0    |    0    |    5    |
|          | select_ln35_4_fu_512 |    0    |    0    |    6    |
|          | select_ln35_5_fu_520 |    0    |    0    |    5    |
|  select  | select_ln35_6_fu_538 |    0    |    0    |    5    |
|          | select_ln35_7_fu_556 |    0    |    0    |    5    |
|          |  select_ln26_fu_604  |    0    |    0    |    2    |
|          | select_ln26_2_fu_612 |    0    |    0    |    6    |
|          |  select_ln14_fu_727  |    0    |    0    |    8    |
|          |  select_ln11_fu_741  |    0    |    0    |    12   |
|          | select_ln26_1_fu_755 |    0    |    0    |    32   |
|          |    w_sum_1_fu_850    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_414   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_432   |    0    |    0    |    13   |
|          |   icmp_ln18_fu_476   |    0    |    0    |    8    |
|   icmp   |   icmp_ln14_fu_488   |    0    |    0    |    11   |
|          |  icmp_ln18_1_fu_803  |    0    |    0    |    8    |
|          |   icmp_ln34_fu_826   |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_832  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln26_fu_683   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln35_fu_506    |    0    |    0    |    2    |
|          |   or_ln35_1_fu_574   |    0    |    0    |    2    |
|    or    |    or_ln26_fu_592    |    0    |    0    |    2    |
|          |   or_ln26_1_fu_598   |    0    |    0    |    2    |
|          |    or_ln34_fu_838    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln35_fu_482   |    0    |    0    |    2    |
|    and   |   and_ln35_1_fu_494  |    0    |    0    |    2    |
|          |   and_ln35_2_fu_580  |    0    |    0    |    2    |
|          |    and_ln34_fu_844   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln35_fu_470   |    0    |    0    |    2    |
|          |   xor_ln35_1_fu_568  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_859      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln35_1_fu_528  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_546  |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_564  |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_620  |    0    |    0    |    0    |
|          |   zext_ln18_fu_624   |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_636  |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_646  |    0    |    0    |    0    |
|   zext   |  zext_ln26_6_fu_667  |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_679  |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_749  |    0    |    0    |    0    |
|          |   zext_ln35_fu_768   |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_771  |    0    |    0    |    0    |
|          |   zext_ln26_fu_781   |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_785  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_788  |    0    |    0    |    0    |
|          |  zext_ln35_5_fu_798  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_3_fu_628     |    0    |    0    |    0    |
|bitconcatenate|     tmp_6_fu_659     |    0    |    0    |    0    |
|          |     tmp_7_fu_671     |    0    |    0    |    0    |
|          |     tmp_1_fu_774     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_695   |    0    |    0    |    0    |
|          |  sext_ln26_1_fu_708  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_812      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln34_fu_822  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    6    |   371   |   1450  |
|----------|----------------------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|    conv_1_bias   |    1   |    0   |    0   |
|conv_1_weights_0_0|    1   |    0   |    0   |
|conv_1_weights_1_0|    1   |    0   |    0   |
|conv_1_weights_2_0|    1   |    0   |    0   |
+------------------+--------+--------+--------+
|       Total      |    4   |    0   |    0   |
+------------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln26_9_reg_931     |   11   |
|       add_ln8_reg_872       |   16   |
|         c_0_reg_308         |    5   |
|  conv_1_bias_addr_reg_1066  |    5   |
|  conv_1_bias_load_reg_1077  |   32   |
| conv_1_weights_0_0_a_reg_906|    7   |
| conv_1_weights_0_0_l_reg_981|   32   |
| conv_1_weights_1_0_a_reg_911|    7   |
| conv_1_weights_1_0_l_reg_996|   32   |
| conv_1_weights_2_0_a_reg_916|    7   |
|conv_1_weights_2_0_l_reg_1016|   32   |
| conv_input_0_addr_1_reg_926 |   10   |
| conv_input_0_addr_2_reg_966 |   10   |
|  conv_input_0_addr_reg_921  |   10   |
| conv_input_0_load_1_reg_1001|   32   |
| conv_input_1_addr_1_reg_941 |   10   |
| conv_input_1_addr_2_reg_971 |   10   |
|  conv_input_1_addr_reg_936  |   10   |
| conv_input_1_load_1_reg_1006|   32   |
| conv_input_1_load_2_reg_1026|   32   |
|  conv_input_1_load_reg_986  |   32   |
| conv_input_2_addr_1_reg_951 |   10   |
| conv_input_2_addr_2_reg_976 |   10   |
|  conv_input_2_addr_reg_946  |   10   |
| conv_input_2_load_1_reg_1011|   32   |
| conv_input_2_load_2_reg_1031|   32   |
|  conv_input_2_load_reg_991  |   32   |
|    conv_out_addr_reg_1057   |   15   |
|         f_0_reg_330         |    6   |
|     icmp_ln18_1_reg_1062    |    1   |
|       icmp_ln8_reg_868      |    1   |
|   indvar_flatten14_reg_297  |   12   |
|   indvar_flatten47_reg_275  |   16   |
|    indvar_flatten_reg_319   |    8   |
|      or_ln26_1_reg_889      |    1   |
|         r_0_reg_286         |    5   |
|           reg_382           |   32   |
|           reg_387           |   32   |
|           reg_392           |   32   |
|           reg_397           |   32   |
|     select_ln11_reg_961     |   12   |
|     select_ln14_reg_956     |    8   |
|    select_ln26_1_reg_1021   |   32   |
|    select_ln26_2_reg_899    |    6   |
|     select_ln26_reg_894     |    2   |
|    select_ln35_1_reg_877    |    5   |
|    select_ln35_5_reg_883    |    5   |
|      tmp_1_1_1_reg_1036     |   32   |
|      tmp_1_2_2_reg_1046     |   32   |
|       tmp_1_2_reg_1041      |   32   |
|       w_sum_0_reg_352       |   32   |
|     w_sum_3_2_2_reg_1071    |   32   |
|         wr_0_reg_341        |    2   |
|         wr_reg_1051         |    2   |
+-----------------------------+--------+
|            Total            |   927  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_175 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_181 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_181 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_187 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_187 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_193 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_193 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_220 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_264 |  p0  |   2  |   5  |   10   ||    9    |
|  w_sum_0_reg_352  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_364    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_364    |  p1  |   7  |  32  |   224  ||    38   |
|     grp_fu_368    |  p0  |  10  |  32  |   320  ||    47   |
|     grp_fu_368    |  p1  |   4  |  32  |   128  ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1036  ||  27.482 ||   262   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |   371  |  1450  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   27   |    -   |   262  |
|  Register |    -   |    -   |    -   |   927  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   27   |  1298  |  1712  |
+-----------+--------+--------+--------+--------+--------+
