// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\HSG\HSG_IP_src_PushPopSlicer.v
// Created: 2018-10-21 17:42:58
// 
// Generated by MATLAB 9.3 and HDL Coder 3.11
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: HSG_IP_src_PushPopSlicer
// Source Path: HSG/HSG/Edge Detector/LineBuffer/DataMemory/PushPopSlicer
// Hierarchy Level: 4
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module HSG_IP_src_PushPopSlicer
          (pushFIFO,
           popFIFO,
           pushFIFO1,
           popFIFO1,
           pushFIFO2,
           popFIFO2);


  input   [1:0] pushFIFO;  // ufix2
  input   [1:0] popFIFO;  // ufix2
  output  pushFIFO1;  // ufix1
  output  popFIFO1;  // ufix1
  output  pushFIFO2;  // ufix1
  output  popFIFO2;  // ufix1

  wire push1;  // ufix1
  wire pop1;  // ufix1
  wire push2;  // ufix1
  wire pop2;  // ufix1


  assign push1 = pushFIFO[0];



  assign pushFIFO1 = push1;

  assign pop1 = popFIFO[0];



  assign popFIFO1 = pop1;

  assign push2 = pushFIFO[1];



  assign pushFIFO2 = push2;

  assign pop2 = popFIFO[1];



  assign popFIFO2 = pop2;

endmodule  // HSG_IP_src_PushPopSlicer

