<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jt2413.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl2.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_acc.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_csr.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_div.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_eg.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_eg_cnt.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_eg_comb.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_eg_ctrl.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_eg_final.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_eg_pure.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_eg_step.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_exprom.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_lfo.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_logsin.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_mmr.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_noise.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_op.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_pg.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_pg_comb.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_pg_inc.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_pg_rhy.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_pg_sum.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_pm.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_reg.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_reg_ch.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_sh.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_sh_rst.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_single_acc.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_slot_cnt.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopl_timers.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopll_mmr.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopll_reg.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\jtopl\jtopll_reg_ch.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\src\bios_msx2p.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\src\gowin\clk_108p.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\src\impulse.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\src\logo.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\src\logo_fm.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\src\megaram.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\src\memory.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\src\pinfilter.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\src\rtc.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\src\subrom_msx2p.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\clockdiv.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\gowin\clk_135.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\hdmi\audio_clock_regeneration_packet.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\hdmi\audio_info_frame.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\hdmi\audio_sample_packet.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\hdmi\auxiliary_video_information_info_frame.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\hdmi\hdmi.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\hdmi\packet_assembler.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\hdmi\packet_picker.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\hdmi\serializer.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\hdmi\source_product_description_info_frame.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\hdmi\tmds_channel.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\memory_controller.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\sdram.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\v9958_top.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\top.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\OCM_3.9\sound\scc\megaram.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\OCM_3.9\sound\scc\scc_wave.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\PSG_YM2149\YM2149.vhdl<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\T80A\t80.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\T80A\t80_alu.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\T80A\t80_mcode.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\T80A\t80_pack.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\T80A\t80_reg.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\T80A\t80a.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\src\gowin_clkdiv2\gowin_clkdiv2.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\ram.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_colordec.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_command.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_doublebuf.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_graphic123m.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_graphic4567.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_hvcounter.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_interrupt.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_linebuf.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_ntsc_pal.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_package.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_register.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_spinforam.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_sprite.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_ssg.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_text12.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_vga.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vdp_wait_control.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\84_Pruebas4_goauld\tn_vdp_v3_v9958\src\vdp\vencode.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jul 05 19:22:05 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 174.156MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 174.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 174.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 174.156MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 174.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.174s, Peak memory usage = 174.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.281s, Elapsed time = 0h 0m 0.276s, Peak memory usage = 174.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.116s, Peak memory usage = 174.156MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 174.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.394s, Peak memory usage = 174.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.5s, Elapsed time = 0h 0m 0.51s, Peak memory usage = 174.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 59s, Elapsed time = 0h 0m 59s, Peak memory usage = 205.418MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 205.418MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 205.418MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 1m 18s, Elapsed time = 0h 1m 18s, Peak memory usage = 205.418MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>40</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>95</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspBUFG</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>4716</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>336</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1618</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>69</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>242</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>501</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>158</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>153</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1600</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDL</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>8648</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>754</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>3141</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>4753</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>895</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>895</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>60</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP1</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>68</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>43</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>35</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>9971(8716 LUT, 895 ALU, 60 RAM16) / 20736</td>
<td>49%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>4716 / 15915</td>
<td>30%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>18 / 15915</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>4698 / 15915</td>
<td>30%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>43 / 46</td>
<td>94%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>ex_clk_27m_d</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>buf1/I </td>
</tr>
<tr>
<td>ex_clk_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>ex_clk_27m_ibuf/I </td>
</tr>
<tr>
<td>vdp4/clk_bufg_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vdp4/clk_bufg_inst/I </td>
</tr>
<tr>
<td>vdp4/clk_135_bufg_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vdp4/clk_135_bufg_inst/I </td>
</tr>
<tr>
<td>vdp4/clk_audio_bufg_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vdp4/clk_audio_bufg_inst/I </td>
</tr>
<tr>
<td>vdp4/clk_w</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vdp4/clk_bufg_inst/O </td>
</tr>
<tr>
<td>cpu1/n183_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cpu1/n183_s2/O </td>
</tr>
<tr>
<td>vdp4/clk_audio_w</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vdp4/clk_audio_bufg_inst/O </td>
</tr>
<tr>
<td>vdp4/u_v9958/U_SSG/VideoDLClk_1</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q </td>
</tr>
<tr>
<td>psg1/env_reset_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>psg1/env_reset_s0/Q </td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.0</td>
<td>0.000</td>
<td>4.630</td>
<td>ex_clk_27m_ibuf/I</td>
<td>ex_clk_27m</td>
<td>clk_main/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.0</td>
<td>4.630</td>
<td>0.000</td>
<td>ex_clk_27m_ibuf/I</td>
<td>ex_clk_27m</td>
<td>clk_main/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.0</td>
<td>0.000</td>
<td>3.704</td>
<td>buf1/I</td>
<td>ex_clk_27m_d</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>ex_clk_27m</td>
<td>27.0(MHz)</td>
<td>217.3(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>vdp4/clk_w</td>
<td>100.0(MHz)</td>
<td>109.3(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cpu1/n183_6</td>
<td>100.0(MHz)</td>
<td>144.9(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>vdp4/clk_audio_w</td>
<td>100.0(MHz)</td>
<td>530.1(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>psg1/env_reset_3</td>
<td>100.0(MHz)</td>
<td>649.4(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
<td>108.0(MHz)</td>
<td>69.3(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>139.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>130.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>rtc1/u_mem/iadr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu1/n183_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>130.659</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>2223</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>130.839</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rtc1/u_mem/iadr_0_s0/CLK</td>
</tr>
<tr>
<td>131.071</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>rtc1/u_mem/iadr_0_s0/Q</td>
</tr>
<tr>
<td>131.308</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>rtc1/u_mem/blkram_blkram_2_0_s/RAD[0]</td>
</tr>
<tr>
<td>131.825</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_blkram_2_0_s/DO[0]</td>
</tr>
<tr>
<td>132.062</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>132.617</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>132.854</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_0_G[0]_s0/I0</td>
</tr>
<tr>
<td>132.957</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_0_G[0]_s0/O</td>
</tr>
<tr>
<td>133.194</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_0_s31/I1</td>
</tr>
<tr>
<td>133.749</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_0_s31/F</td>
</tr>
<tr>
<td>133.986</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_0_s27/I1</td>
</tr>
<tr>
<td>134.541</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_0_s27/F</td>
</tr>
<tr>
<td>134.778</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_0_s21/I1</td>
</tr>
<tr>
<td>135.333</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_0_s21/F</td>
</tr>
<tr>
<td>135.570</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_0_s16/I1</td>
</tr>
<tr>
<td>136.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_0_s16/F</td>
</tr>
<tr>
<td>136.362</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_0_s9/I1</td>
</tr>
<tr>
<td>136.917</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_0_s9/F</td>
</tr>
<tr>
<td>137.154</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_0_s5/I2</td>
</tr>
<tr>
<td>137.607</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_0_s5/F</td>
</tr>
<tr>
<td>137.844</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_0_s3/I0</td>
</tr>
<tr>
<td>138.361</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_0_s3/F</td>
</tr>
<tr>
<td>138.598</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_0_s0/I3</td>
</tr>
<tr>
<td>138.969</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_din_0_s0/F</td>
</tr>
<tr>
<td>139.206</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu1/n183_6</td>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>cpu1/n183_s2/O</td>
</tr>
<tr>
<td>130.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>130.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td>130.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.029</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.291, 63.236%; route: 2.844, 33.991%; tC2Q: 0.232, 2.773%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>139.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>130.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>rtc1/u_mem/iadr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu1/n183_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>130.659</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>2223</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>130.839</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rtc1/u_mem/iadr_0_s0/CLK</td>
</tr>
<tr>
<td>131.071</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>rtc1/u_mem/iadr_0_s0/Q</td>
</tr>
<tr>
<td>131.308</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>rtc1/u_mem/blkram_blkram_2_0_s/RAD[0]</td>
</tr>
<tr>
<td>131.825</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_blkram_2_0_s/DO[2]</td>
</tr>
<tr>
<td>132.062</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_6_G[0]_s1/I1</td>
</tr>
<tr>
<td>132.617</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_6_G[0]_s1/F</td>
</tr>
<tr>
<td>132.854</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_6_G[0]_s0/I0</td>
</tr>
<tr>
<td>132.957</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_6_G[0]_s0/O</td>
</tr>
<tr>
<td>133.194</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_2_s28/I3</td>
</tr>
<tr>
<td>133.565</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_2_s28/F</td>
</tr>
<tr>
<td>133.802</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_2_s22/I1</td>
</tr>
<tr>
<td>134.357</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_2_s22/F</td>
</tr>
<tr>
<td>134.594</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_2_s20/I0</td>
</tr>
<tr>
<td>135.111</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_2_s20/F</td>
</tr>
<tr>
<td>135.348</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_2_s18/I1</td>
</tr>
<tr>
<td>135.903</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_2_s18/F</td>
</tr>
<tr>
<td>136.140</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_2_s9/I0</td>
</tr>
<tr>
<td>136.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_2_s9/F</td>
</tr>
<tr>
<td>136.894</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_2_s3/I3</td>
</tr>
<tr>
<td>137.265</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_2_s3/F</td>
</tr>
<tr>
<td>137.502</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_2_s1/I0</td>
</tr>
<tr>
<td>138.019</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_din_2_s1/F</td>
</tr>
<tr>
<td>138.256</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_2_s0/I0</td>
</tr>
<tr>
<td>138.773</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_2_s0/F</td>
</tr>
<tr>
<td>139.010</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu1/n183_6</td>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>cpu1/n183_s2/O</td>
</tr>
<tr>
<td>130.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>130.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td>130.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.029</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.095, 62.355%; route: 2.844, 34.806%; tC2Q: 0.232, 2.839%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>130.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>rtc1/u_mem/iadr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu1/n183_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>130.659</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>2223</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>130.839</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rtc1/u_mem/iadr_0_s0/CLK</td>
</tr>
<tr>
<td>131.071</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>rtc1/u_mem/iadr_0_s0/Q</td>
</tr>
<tr>
<td>131.308</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>rtc1/u_mem/blkram_blkram_2_0_s/RAD[0]</td>
</tr>
<tr>
<td>131.825</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_blkram_2_0_s/DO[1]</td>
</tr>
<tr>
<td>132.062</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_3_G[0]_s1/I1</td>
</tr>
<tr>
<td>132.617</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_3_G[0]_s1/F</td>
</tr>
<tr>
<td>132.854</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_3_G[0]_s0/I0</td>
</tr>
<tr>
<td>132.957</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_3_G[0]_s0/O</td>
</tr>
<tr>
<td>133.194</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_1_s35/I1</td>
</tr>
<tr>
<td>133.749</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_1_s35/F</td>
</tr>
<tr>
<td>133.986</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_1_s26/I1</td>
</tr>
<tr>
<td>134.541</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_1_s26/F</td>
</tr>
<tr>
<td>134.778</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_1_s21/I0</td>
</tr>
<tr>
<td>135.295</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_1_s21/F</td>
</tr>
<tr>
<td>135.532</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_1_s15/I0</td>
</tr>
<tr>
<td>136.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_1_s15/F</td>
</tr>
<tr>
<td>136.286</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_1_s7/I0</td>
</tr>
<tr>
<td>136.803</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_1_s7/F</td>
</tr>
<tr>
<td>137.040</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_1_s1/I2</td>
</tr>
<tr>
<td>137.493</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_1_s1/F</td>
</tr>
<tr>
<td>137.730</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_1_s0/I0</td>
</tr>
<tr>
<td>138.247</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_din_1_s0/F</td>
</tr>
<tr>
<td>138.484</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu1/n183_6</td>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>cpu1/n183_s2/O</td>
</tr>
<tr>
<td>130.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>130.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td>130.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.029</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.806, 62.864%; route: 2.607, 34.101%; tC2Q: 0.232, 3.035%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>130.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>rtc1/u_mem/iadr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu1/n183_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>130.659</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>2223</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>130.839</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rtc1/u_mem/iadr_0_s0/CLK</td>
</tr>
<tr>
<td>131.071</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>rtc1/u_mem/iadr_0_s0/Q</td>
</tr>
<tr>
<td>131.308</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>rtc1/u_mem/blkram_blkram_2_0_s/RAD[0]</td>
</tr>
<tr>
<td>131.825</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_blkram_2_0_s/DO[3]</td>
</tr>
<tr>
<td>132.062</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_9_G[0]_s1/I1</td>
</tr>
<tr>
<td>132.617</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_9_G[0]_s1/F</td>
</tr>
<tr>
<td>132.854</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_9_G[0]_s0/I0</td>
</tr>
<tr>
<td>132.957</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rtc1/u_mem/blkram_DOL_9_G[0]_s0/O</td>
</tr>
<tr>
<td>133.194</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_3_s17/I0</td>
</tr>
<tr>
<td>133.711</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_3_s17/F</td>
</tr>
<tr>
<td>133.948</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_3_s15/I0</td>
</tr>
<tr>
<td>134.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_3_s15/F</td>
</tr>
<tr>
<td>134.702</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_3_s12/I2</td>
</tr>
<tr>
<td>135.155</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_3_s12/F</td>
</tr>
<tr>
<td>135.392</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_3_s8/I2</td>
</tr>
<tr>
<td>135.845</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_3_s8/F</td>
</tr>
<tr>
<td>136.082</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_3_s4/I1</td>
</tr>
<tr>
<td>136.637</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_3_s4/F</td>
</tr>
<tr>
<td>136.874</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_3_s1/I1</td>
</tr>
<tr>
<td>137.429</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_din_3_s1/F</td>
</tr>
<tr>
<td>137.666</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_3_s0/I0</td>
</tr>
<tr>
<td>138.183</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_3_s0/F</td>
</tr>
<tr>
<td>138.420</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu1/n183_6</td>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>cpu1/n183_s2/O</td>
</tr>
<tr>
<td>130.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>130.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>130.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.029</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.742, 62.551%; route: 2.607, 34.389%; tC2Q: 0.232, 3.060%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>138.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>130.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/ISet_1_s123</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu1/n183_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>130.659</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>2223</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>130.839</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/u0/ISet_1_s123/CLK</td>
</tr>
<tr>
<td>131.071</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>cpu1/u0/ISet_1_s123/Q</td>
</tr>
<tr>
<td>131.308</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>131.863</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>132.100</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1101_s0/I1</td>
</tr>
<tr>
<td>132.655</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/n1101_s0/F</td>
</tr>
<tr>
<td>132.892</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>133.447</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>133.684</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/I1</td>
</tr>
<tr>
<td>134.239</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/F</td>
</tr>
<tr>
<td>134.476</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s9/I3</td>
</tr>
<tr>
<td>134.847</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s9/F</td>
</tr>
<tr>
<td>135.084</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_4_s7/I0</td>
</tr>
<tr>
<td>135.601</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_4_s7/F</td>
</tr>
<tr>
<td>135.838</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_4_s5/I1</td>
</tr>
<tr>
<td>136.393</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_4_s5/F</td>
</tr>
<tr>
<td>136.630</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_4_s3/I0</td>
</tr>
<tr>
<td>137.147</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_din_4_s3/F</td>
</tr>
<tr>
<td>137.384</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_4_s0/I2</td>
</tr>
<tr>
<td>137.837</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_din_4_s0/F</td>
</tr>
<tr>
<td>138.074</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu1/n183_6</td>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>cpu1/n183_s2/O</td>
</tr>
<tr>
<td>130.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>130.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td>130.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.029</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.633, 64.036%; route: 2.370, 32.757%; tC2Q: 0.232, 3.207%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
