{"vcs1":{"timestamp_begin":1726850773.807300973, "rt":1.39, "ut":0.28, "st":0.22}}
{"vcselab":{"timestamp_begin":1726850775.270924954, "rt":1.13, "ut":0.26, "st":0.15}}
{"link":{"timestamp_begin":1726850776.468557392, "rt":0.36, "ut":0.14, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726850773.203884535}
{"VCS_COMP_START_TIME": 1726850773.203884535}
{"VCS_COMP_END_TIME": 1726850777.996606542}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329716}}
{"stitch_vcselab": {"peak_mem": 215160}}
