# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../NP_Fnal.srcs/sources_1/imports/sources_1/imports/new/FA.vhd" \
"../../../../NP_Fnal.srcs/sources_1/imports/sources_1/imports/new/HA.vhd" \
"../../../../NP_Fnal.srcs/sources_1/new/multiplier_2.vhd" \
"../../../../NP_Fnal.srcs/sim_1/new/TB_Mul.vhd" \

# Do not sort compile order
nosort
