{
  "module_name": "Kconfig",
  "hash_id": "598630fecaef015bcf8e3cdf2d0c2f093d2eb60be2ee8cd212c975e5c396e48f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0-only\n#\n# Phy drivers for Qualcomm and Atheros platforms\n#\nconfig PHY_ATH79_USB\n\ttristate \"Atheros AR71XX/9XXX USB PHY driver\"\n\tdepends on OF && (ATH79 || COMPILE_TEST)\n\tdefault y if USB_EHCI_HCD_PLATFORM || USB_OHCI_HCD_PLATFORM\n\tselect RESET_CONTROLLER\n\tselect GENERIC_PHY\n\thelp\n\t  Enable this to support the USB PHY on Atheros AR71XX/9XXX SoCs.\n\nconfig PHY_QCOM_APQ8064_SATA\n\ttristate \"Qualcomm APQ8064 SATA SerDes/PHY driver\"\n\tdepends on ARCH_QCOM\n\tdepends on HAS_IOMEM\n\tdepends on OF\n\tselect GENERIC_PHY\n\nconfig PHY_QCOM_EDP\n\ttristate \"Qualcomm eDP PHY driver\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tdepends on OF\n\tdepends on COMMON_CLK\n\tselect GENERIC_PHY\n\thelp\n\t  Enable this driver to support the Qualcomm eDP PHY found in various\n\t  Qualcomm chipsets.\n\nconfig PHY_QCOM_IPQ4019_USB\n\ttristate \"Qualcomm IPQ4019 USB PHY driver\"\n\tdepends on OF && (ARCH_QCOM || COMPILE_TEST)\n\tselect GENERIC_PHY\n\thelp\n\t  Support for the USB PHY-s on Qualcomm IPQ40xx SoC-s.\n\nconfig PHY_QCOM_IPQ806X_SATA\n\ttristate \"Qualcomm IPQ806x SATA SerDes/PHY driver\"\n\tdepends on ARCH_QCOM\n\tdepends on HAS_IOMEM\n\tdepends on OF\n\tselect GENERIC_PHY\n\nconfig PHY_QCOM_PCIE2\n\ttristate \"Qualcomm PCIe Gen2 PHY Driver\"\n\tdepends on OF && COMMON_CLK && (ARCH_QCOM || COMPILE_TEST)\n\tselect GENERIC_PHY\n\thelp\n\t  Enable this to support the Qualcomm PCIe PHY, used with the Synopsys\n\t  based PCIe controller.\n\nmenuconfig PHY_QCOM_QMP\n\ttristate \"Qualcomm QMP PHY Drivers\"\n\tdepends on OF && COMMON_CLK && (ARCH_QCOM || COMPILE_TEST)\n\nif PHY_QCOM_QMP\n\nconfig PHY_QCOM_QMP_COMBO\n\ttristate \"Qualcomm QMP Combo PHY Driver\"\n\tdefault PHY_QCOM_QMP\n\tdepends on TYPEC || TYPEC=n\n\tdepends on DRM || DRM=n\n\tselect GENERIC_PHY\n\tselect MFD_SYSCON\n\tselect DRM_PANEL_BRIDGE if DRM\n\thelp\n\t  Enable this to support the QMP Combo PHY transceiver that is used\n\t  with USB3 and DisplayPort controllers on Qualcomm chips.\n\nconfig PHY_QCOM_QMP_PCIE\n\ttristate \"Qualcomm QMP PCIe PHY Driver\"\n\tdepends on PCI || COMPILE_TEST\n\tselect GENERIC_PHY\n\tdefault PHY_QCOM_QMP\n\thelp\n\t  Enable this to support the QMP PCIe PHY transceiver that is used\n\t  with PCIe controllers on Qualcomm chips.\n\nconfig PHY_QCOM_QMP_PCIE_8996\n\ttristate \"Qualcomm QMP PCIe 8996 PHY Driver\"\n\tdepends on PCI || COMPILE_TEST\n\tselect GENERIC_PHY\n\tdefault PHY_QCOM_QMP\n\thelp\n\t  Enable this to support the QMP PCIe PHY transceiver that is used\n\t  with PCIe controllers on Qualcomm msm8996 chips.\n\nconfig PHY_QCOM_QMP_UFS\n\ttristate \"Qualcomm QMP UFS PHY Driver\"\n\tselect GENERIC_PHY\n\tdefault PHY_QCOM_QMP\n\thelp\n\t  Enable this to support the QMP UFS PHY transceiver that is used\n\t  with UFS controllers on Qualcomm chips.\n\nconfig PHY_QCOM_QMP_USB\n\ttristate \"Qualcomm QMP USB PHY Driver\"\n\tselect GENERIC_PHY\n\tdefault PHY_QCOM_QMP\n\thelp\n\t  Enable this to support the QMP USB PHY transceiver that is used\n\t  with USB3 controllers on Qualcomm chips.\n\nconfig PHY_QCOM_QMP_USB_LEGACY\n\ttristate \"Qualcomm QMP legacy USB PHY Driver\"\n\tselect GENERIC_PHY\n\tdefault n\n\thelp\n\t  Enable this legacy driver to support the QMP USB+DisplayPort Combo\n\t  PHY transceivers working only in USB3 mode on Qualcomm chips. This\n\t  driver exists only for compatibility with older device trees,\n\t  existing users have been migrated to PHY_QCOM_QMP_COMBO driver.\n\nendif # PHY_QCOM_QMP\n\nconfig PHY_QCOM_QUSB2\n\ttristate \"Qualcomm QUSB2 PHY Driver\"\n\tdepends on OF && (ARCH_QCOM || COMPILE_TEST)\n\tdepends on NVMEM || !NVMEM\n\tselect GENERIC_PHY\n\thelp\n\t  Enable this to support the HighSpeed QUSB2 PHY transceiver for USB\n\t  controllers on Qualcomm chips. This driver supports the high-speed\n\t  PHY which is usually paired with either the ChipIdea or Synopsys DWC3\n\t  USB IPs on MSM SOCs.\n\nconfig PHY_QCOM_SNPS_EUSB2\n\ttristate \"Qualcomm SNPS eUSB2 PHY Driver\"\n\tdepends on OF && (ARCH_QCOM || COMPILE_TEST)\n\tselect GENERIC_PHY\n\thelp\n\t  Enable support for the USB high-speed SNPS eUSB2 phy on Qualcomm\n\t  chipsets. The PHY is paired with a Synopsys DWC3 USB controller\n\t  on Qualcomm SOCs.\n\nconfig PHY_QCOM_EUSB2_REPEATER\n\ttristate \"Qualcomm SNPS eUSB2 Repeater Driver\"\n\tdepends on OF && (ARCH_QCOM || COMPILE_TEST)\n\tselect GENERIC_PHY\n\thelp\n\t  Enable support for the USB high-speed SNPS eUSB2 repeater on Qualcomm\n\t  PMICs. The repeater is paired with a Synopsys eUSB2 Phy\n\t  on Qualcomm SOCs.\n\nconfig PHY_QCOM_M31_USB\n\ttristate \"Qualcomm M31 HS PHY driver support\"\n\tdepends on USB && (ARCH_QCOM || COMPILE_TEST)\n\tselect GENERIC_PHY\n\thelp\n\t  Enable this to support M31 HS PHY transceivers on Qualcomm chips\n\t  with DWC3 USB core. It handles PHY initialization, clock\n\t  management required after resetting the hardware and power\n\t  management. This driver is required even for peripheral only or\n\t  host only mode configurations.\n\nconfig PHY_QCOM_USB_HS\n\ttristate \"Qualcomm USB HS PHY module\"\n\tdepends on USB_ULPI_BUS\n\tdepends on EXTCON || !EXTCON # if EXTCON=m, this cannot be built-in\n\tselect GENERIC_PHY\n\thelp\n\t  Support for the USB high-speed ULPI compliant phy on Qualcomm\n\t  chipsets.\n\nconfig PHY_QCOM_USB_SNPS_FEMTO_V2\n\ttristate \"Qualcomm SNPS FEMTO USB HS PHY V2 module\"\n\tdepends on OF && (ARCH_QCOM || COMPILE_TEST)\n\tselect GENERIC_PHY\n\thelp\n\t  Enable support for the USB high-speed SNPS Femto phy on Qualcomm\n\t  chipsets.  This PHY has differences in the register map compared\n\t  to the V1 variants.  The PHY is paired with a Synopsys DWC3 USB\n\t  controller on Qualcomm SOCs.\n\nconfig PHY_QCOM_USB_HSIC\n\ttristate \"Qualcomm USB HSIC ULPI PHY module\"\n\tdepends on USB_ULPI_BUS\n\tselect GENERIC_PHY\n\thelp\n\t  Support for the USB HSIC ULPI compliant PHY on QCOM chipsets.\n\nconfig PHY_QCOM_USB_HS_28NM\n\ttristate \"Qualcomm 28nm High-Speed PHY\"\n\tdepends on OF && (ARCH_QCOM || COMPILE_TEST)\n\tdepends on EXTCON || !EXTCON # if EXTCON=m, this cannot be built-in\n\tselect GENERIC_PHY\n\thelp\n\t  Enable this to support the Qualcomm Synopsys DesignWare Core 28nm\n\t  High-Speed PHY driver. This driver supports the Hi-Speed PHY which\n\t  is usually paired with either the ChipIdea or Synopsys DWC3 USB\n\t  IPs on MSM SOCs.\n\nconfig PHY_QCOM_USB_SS\n\ttristate \"Qualcomm USB Super-Speed PHY driver\"\n\tdepends on OF && (ARCH_QCOM || COMPILE_TEST)\n\tdepends on EXTCON || !EXTCON # if EXTCON=m, this cannot be built-in\n\tselect GENERIC_PHY\n\thelp\n\t  Enable this to support the Super-Speed USB transceiver on various\n\t  Qualcomm chipsets.\n\nconfig PHY_QCOM_IPQ806X_USB\n\ttristate \"Qualcomm IPQ806x DWC3 USB PHY driver\"\n\tdepends on HAS_IOMEM\n\tdepends on OF && (ARCH_QCOM || COMPILE_TEST)\n\tselect GENERIC_PHY\n\thelp\n\t  This option enables support for the Synopsis PHYs present inside the\n\t  Qualcomm USB3.0 DWC3 controller on ipq806x SoC. This driver supports\n\t  both HS and SS PHY controllers.\n\nconfig PHY_QCOM_SGMII_ETH\n\ttristate \"Qualcomm DWMAC SGMII SerDes/PHY driver\"\n\tdepends on OF && (ARCH_QCOM || COMPILE_TEST)\n\tdepends on HAS_IOMEM\n\tselect GENERIC_PHY\n\thelp\n\t  Enable this to support the internal SerDes/SGMII PHY on various\n\t  Qualcomm chipsets.\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}