GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v'
Compiling module 'top'("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":39)
WARN  (EX3780) : Using initial value of 'u' since it is never assigned("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":56)
WARN  (EX3780) : Using initial value of 'du' since it is never assigned("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":57)
WARN  (EX3780) : Using initial value of 'uL' since it is never assigned("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":58)
WARN  (EX3780) : Using initial value of 'uR' since it is never assigned("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":59)
Compiling module 'wave_unit'("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":1)
WARN  (EX3791) : Expression size 64 truncated to fit in target size 32("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":16)
WARN  (EX3791) : Expression size 64 truncated to fit in target size 32("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":33)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 32 for port 'u'("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":63)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 32 for port 'du'("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":63)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 32 for port 'uL'("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":63)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 32 for port 'uR'("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":63)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 32 for port 'u_new'("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":63)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 32 for port 'du_new'("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":63)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "uart_tx" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":42)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input clk is unused("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":40)
WARN  (CV0016) : Input uart_rx is unused("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":41)
WARN  (CV0016) : Input button1 is unused("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":43)
WARN  (CV0016) : Input button2 is unused("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":45)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "wave_unit" instantiated to "W1" is swept in optimizing("/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/main.v":63)
[95%] Generate netlist file "/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/impl/gwsynthesis/fpga_project.vg" completed
[100%] Generate report file "/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/impl/gwsynthesis/fpga_project_syn.rpt.html" completed
GowinSynthesis finish
