=====
SETUP
-17.753
38.701
20.948
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.258
CPU/u0/alu/Q_v_4_s
24.594
24.651
CPU/u0/alu/Q_v_5_s
24.651
24.708
CPU/u0/alu/Q_v_6_s
24.708
24.765
CPU/u0/n1484_s19
26.160
26.982
CPU/u0/n1484_s16
26.987
28.019
CPU/u0/n1484_s12
28.025
28.847
CPU/u0/n1349_s21
30.321
31.420
CPU/u0/n1349_s19
32.564
33.190
CPU/u0/n1349_s6
33.196
34.228
CPU/u0/n1830_s1
35.687
36.313
CPU/u0/n1830_s0
37.602
38.701
CPU/u0/IncDecZ_s1
38.701
=====
SETUP
-17.675
38.623
20.948
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.258
CPU/u0/alu/Q_v_4_s
24.594
24.651
CPU/u0/alu/Q_v_5_s
24.651
24.708
CPU/u0/alu/Q_v_6_s
24.708
24.765
CPU/u0/n1484_s19
26.160
26.982
CPU/u0/n1484_s16
26.987
28.019
CPU/u0/n1484_s12
28.025
28.847
CPU/u0/n1349_s21
30.321
31.420
CPU/u0/n1349_s19
32.564
33.190
CPU/u0/n1349_s6
33.196
34.228
CPU/u0/n1349_s2
35.687
36.786
CPU/u0/n1349_s1
37.591
38.623
CPU/u0/F_6_s1
38.623
=====
SETUP
-16.753
38.058
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.258
CPU/u0/alu/Q_v_4_s
24.594
24.651
CPU/u0/alu/Q_v_5_s
24.651
24.708
CPU/u0/alu/Q_v_6_s
24.708
24.765
CPU/u0/n1484_s19
26.160
26.982
CPU/u0/n1484_s16
26.987
28.019
CPU/u0/n1484_s12
28.025
28.847
CPU/u0/n1373_s24
28.858
29.890
CPU/u0/n1373_s4
30.694
31.726
CPU/u0/RegDIL_7_s2
33.521
34.147
CPU/u0/RegDIL_7_s0
35.287
36.109
CPU/u0/Regs/RegsL_RegsL_0_1_s0
38.058
=====
SETUP
-16.104
37.408
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.258
CPU/u0/alu/Q_v_4_s
24.594
24.651
CPU/u0/alu/Q_v_5_s
24.651
24.708
CPU/u0/alu/Q_v_6_s
24.708
24.765
CPU/u0/n1484_s19
26.160
26.982
CPU/u0/n1484_s16
26.987
28.019
CPU/u0/n1484_s12
28.025
28.847
CPU/u0/n1373_s24
28.858
29.890
CPU/u0/n1373_s4
30.694
31.726
CPU/u0/RegDIL_7_s2
33.521
34.147
CPU/u0/RegDIL_7_s0
35.287
36.109
CPU/u0/Regs/RegsL_RegsL_0_1_s
37.408
=====
SETUP
-15.746
36.694
20.948
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.258
CPU/u0/alu/Q_v_4_s
24.594
24.651
CPU/u0/alu/Q_v_5_s
24.651
24.708
CPU/u0/alu/Q_v_6_s
24.708
24.765
CPU/u0/n1484_s19
26.160
26.982
CPU/u0/n1484_s16
26.987
28.019
CPU/u0/n1484_s12
28.025
28.847
CPU/u0/n1489_s26
30.321
31.353
CPU/u0/n1489_s16
32.806
33.628
CPU/u0/n1489_s9
34.767
35.589
CPU/u0/n1489_s7
35.595
36.694
CPU/u0/F_2_s1
36.694
=====
SETUP
-15.619
36.924
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.258
CPU/u0/alu/Q_v_4_s
24.594
24.651
CPU/u0/alu/Q_v_5_s
24.651
24.708
CPU/u0/alu/Q_v_6_s
24.708
24.765
CPU/u0/n1484_s19
26.160
26.982
CPU/u0/n1484_s16
26.987
28.019
CPU/u0/n1484_s12
28.025
28.847
CPU/u0/n1373_s24
28.858
29.890
CPU/u0/n1373_s4
30.694
31.726
CPU/u0/RegDIL_7_s2
33.521
34.147
CPU/u0/RegDIL_7_s0
35.287
36.109
CPU/u0/Regs/RegsL_RegsL_0_1_s1
36.924
=====
SETUP
-15.258
36.562
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.258
CPU/u0/alu/Q_v_4_s
24.594
24.651
CPU/u0/alu/Q_v_5_s
24.651
24.708
CPU/u0/alu/Q_v_6_s
24.708
24.765
CPU/u0/n1484_s19
26.160
26.982
CPU/u0/n1484_s16
26.987
28.019
CPU/u0/n1484_s12
28.025
28.847
CPU/u0/n1373_s24
28.858
29.890
CPU/u0/n1373_s4
30.694
31.726
CPU/u0/RegDIH_7_s2
33.218
34.317
CPU/u0/RegDIH_7_s0
35.121
35.747
CPU/u0/Regs/RegsH_RegsH_0_1_s0
36.562
=====
SETUP
-15.126
36.431
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.707
CPU/u0/n1378_s13
23.197
24.296
CPU/u0/n1378_s10
25.925
27.024
CPU/u0/n1378_s5
27.029
28.128
CPU/u0/n1378_s2
28.134
28.760
CPU/u0/RegDIL_2_s2
30.075
30.897
CPU/u0/RegDIL_2_s1
32.351
33.450
CPU/u0/RegDIL_2_s0
33.455
34.487
CPU/u0/Regs/RegsL_RegsL_0_0_s0
36.431
=====
SETUP
-15.126
36.431
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.707
CPU/u0/n1378_s13
23.197
24.296
CPU/u0/n1378_s10
25.925
27.024
CPU/u0/n1378_s5
27.029
28.128
CPU/u0/n1378_s2
28.134
28.760
CPU/u0/RegDIL_2_s2
30.075
30.897
CPU/u0/RegDIL_2_s1
32.351
33.450
CPU/u0/RegDIL_2_s0
33.455
34.487
CPU/u0/Regs/RegsL_RegsL_0_0_s
36.431
=====
SETUP
-14.864
36.169
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.258
CPU/u0/alu/Q_v_4_s
24.594
24.651
CPU/u0/alu/Q_v_5_s
24.651
24.708
CPU/u0/alu/Q_v_6_s
24.708
24.765
CPU/u0/n1484_s19
26.160
26.982
CPU/u0/n1484_s16
26.987
28.019
CPU/u0/n1484_s12
28.025
28.847
CPU/u0/n1373_s24
28.858
29.890
CPU/u0/n1373_s4
30.694
31.726
CPU/u0/RegDIH_7_s2
33.218
34.317
CPU/u0/RegDIH_7_s0
35.121
35.746
CPU/u0/Regs/RegsH_RegsH_0_1_s1
36.169
=====
SETUP
-14.790
36.094
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.258
CPU/u0/alu/Q_v_4_s
24.594
24.651
CPU/u0/alu/Q_v_5_s
24.651
24.708
CPU/u0/alu/Q_v_6_s
24.708
24.765
CPU/u0/n1484_s19
26.160
26.982
CPU/u0/n1484_s16
26.987
28.019
CPU/u0/n1484_s12
28.025
28.847
CPU/u0/n1373_s24
28.858
29.890
CPU/u0/n1373_s4
30.694
31.726
CPU/u0/RegDIH_7_s2
33.218
34.317
CPU/u0/RegDIH_7_s0
35.121
35.747
CPU/u0/Regs/RegsH_RegsH_0_1_s
36.094
=====
SETUP
-14.687
35.991
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.764
CPU/u0/n1488_s14
23.254
24.076
CPU/u0/n1488_s9
24.092
25.124
CPU/u0/n1377_s4
26.099
27.198
CPU/u0/RegDIH_3_s1
29.807
30.906
CPU/u0/RegDIL_3_s0
32.679
33.711
CPU/u0/Regs/RegsL_RegsL_0_0_s
35.991
=====
SETUP
-14.228
35.532
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.764
CPU/u0/n1488_s14
23.254
24.076
CPU/u0/n1488_s9
24.092
25.124
CPU/u0/n1377_s4
26.099
27.198
CPU/u0/RegDIH_3_s1
29.807
30.906
CPU/u0/RegDIH_3_s0
33.019
34.051
CPU/u0/Regs/RegsH_RegsH_0_0_s
35.532
=====
SETUP
-14.217
35.522
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.764
CPU/u0/n1488_s14
23.254
24.076
CPU/u0/n1488_s9
24.092
25.124
CPU/u0/n1377_s4
26.099
27.198
CPU/u0/RegDIH_3_s1
29.807
30.906
CPU/u0/RegDIH_3_s0
33.019
34.051
CPU/u0/Regs/RegsH_RegsH_0_0_s0
35.522
=====
SETUP
-14.211
35.516
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.764
CPU/u0/n1488_s14
23.254
24.076
CPU/u0/n1488_s9
24.092
25.124
CPU/u0/n1377_s4
26.099
27.198
CPU/u0/RegDIH_3_s1
29.807
30.906
CPU/u0/RegDIH_3_s0
33.019
34.051
CPU/u0/Regs/RegsH_RegsH_0_0_s1
35.516
=====
SETUP
-14.186
35.490
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.764
CPU/u0/n1488_s14
23.254
24.076
CPU/u0/n1488_s9
24.092
25.124
CPU/u0/n1377_s4
26.099
27.198
CPU/u0/RegDIH_3_s1
29.807
30.906
CPU/u0/RegDIL_3_s0
32.679
33.711
CPU/u0/Regs/RegsL_RegsL_0_0_s0
35.490
=====
SETUP
-14.175
35.479
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.258
CPU/u0/alu/Q_v_4_s
24.594
24.651
CPU/u0/alu/Q_v_5_s
24.651
24.708
CPU/u0/alu/Q_v_6_s
24.708
25.271
CPU/u0/n1374_s7
25.761
26.386
CPU/u0/n1374_s4
26.807
27.839
CPU/u0/n1374_s2
27.844
28.876
CPU/u0/RegDIL_6_s2
30.693
31.792
CPU/u0/RegDIL_6_s0
32.597
33.696
CPU/u0/Regs/RegsL_RegsL_0_1_s1
35.479
=====
SETUP
-14.009
35.314
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.707
CPU/u0/n1378_s13
23.197
24.296
CPU/u0/n1378_s10
25.925
27.024
CPU/u0/n1378_s5
27.029
28.128
CPU/u0/n1378_s2
28.134
28.760
CPU/u0/RegDIL_2_s2
30.075
30.897
CPU/u0/RegDIL_2_s1
32.351
33.450
CPU/u0/RegDIL_2_s0
33.455
34.487
CPU/u0/Regs/RegsL_RegsL_0_0_s1
35.314
=====
SETUP
-13.924
34.872
20.948
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.258
CPU/u0/alu/Q_v_4_s
24.594
24.651
CPU/u0/alu/Q_v_5_s
24.651
24.708
CPU/u0/alu/Q_v_6_s
24.708
24.765
CPU/u0/n1484_s19
26.160
26.982
CPU/u0/n1484_s16
26.987
28.019
CPU/u0/n1484_s12
28.025
28.847
CPU/u0/n1373_s24
28.858
29.890
CPU/u0/n1373_s4
30.694
31.726
CPU/u0/n1468_s9
33.840
34.872
CPU/u0/SP_15_s1
34.872
=====
SETUP
-13.841
35.146
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.707
CPU/u0/n1378_s13
23.197
24.296
CPU/u0/n1378_s10
25.925
27.024
CPU/u0/n1378_s5
27.029
28.128
CPU/u0/n1378_s2
28.134
28.760
CPU/u0/RegDIH_2_s2
29.591
30.217
CPU/u0/RegDIH_2_s1
30.707
31.509
CPU/u0/RegDIH_2_s0
31.928
33.027
CPU/u0/Regs/RegsH_RegsH_0_0_s0
35.146
=====
SETUP
-13.797
35.102
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.258
CPU/u0/alu/Q_v_4_s
24.594
25.157
CPU/u0/n1376_s9
25.163
25.789
CPU/u0/n1376_s6
25.794
26.826
CPU/u0/n1376_s4
26.837
27.659
CPU/u0/n1376_s2
27.664
28.486
CPU/u0/RegDIH_4_s3
29.654
30.753
CPU/u0/RegDIH_4_s0
32.697
33.796
CPU/u0/Regs/RegsH_RegsH_0_1_s0
35.102
=====
SETUP
-13.700
34.648
20.948
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.258
CPU/u0/alu/Q_v_4_s
24.594
24.651
CPU/u0/alu/Q_v_5_s
24.651
24.708
CPU/u0/alu/Q_v_6_s
24.708
24.765
CPU/u0/n1484_s19
26.160
26.982
CPU/u0/n1484_s16
26.987
28.019
CPU/u0/n1484_s12
28.025
28.847
CPU/u0/n1373_s24
28.858
29.890
CPU/u0/n1373_s4
30.694
31.726
CPU/u0/n1476_s7
33.549
34.648
CPU/u0/SP_7_s1
34.648
=====
SETUP
-13.690
34.995
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.258
CPU/u0/alu/Q_v_4_s
24.594
24.651
CPU/u0/alu/Q_v_5_s
24.651
24.708
CPU/u0/alu/Q_v_6_s
24.708
25.271
CPU/u0/n1374_s7
25.761
26.386
CPU/u0/n1374_s4
26.807
27.839
CPU/u0/n1374_s2
27.844
28.876
CPU/u0/RegDIL_6_s2
30.693
31.792
CPU/u0/RegDIL_6_s0
32.597
33.696
CPU/u0/Regs/RegsL_RegsL_0_1_s
34.995
=====
SETUP
-13.686
34.990
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.144
CPU/u0/alu/Q_v_2_s
22.144
22.201
CPU/u0/alu/Q_v_3_s
22.201
22.258
CPU/u0/alu/Q_v_4_s
24.594
24.651
CPU/u0/alu/Q_v_5_s
24.651
24.708
CPU/u0/alu/Q_v_6_s
24.708
25.271
CPU/u0/n1374_s7
25.761
26.386
CPU/u0/n1374_s4
26.807
27.839
CPU/u0/n1374_s2
27.844
28.876
CPU/u0/RegDIL_6_s2
30.693
31.792
CPU/u0/RegDIL_6_s0
32.597
33.696
CPU/u0/Regs/RegsL_RegsL_0_1_s0
34.990
=====
SETUP
-13.520
34.824
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s11
7.403
8.429
CPU/u0/mcode/Set_BusB_To_Z_0_s4
8.848
9.909
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.328
10.954
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.449
12.271
CPU/u0/n2206_s25
14.401
15.500
CPU/u0/n2206_s22
15.500
15.649
CPU/u0/alu/n23_s10
17.606
18.232
CPU/u0/alu/n23_s11
19.700
20.732
CPU/u0/alu/Q_v_0_s
21.537
22.087
CPU/u0/alu/Q_v_1_s
22.087
22.615
CPU/u0/n1486_s20
23.034
23.660
CPU/u0/n1486_s15
24.464
25.090
CPU/u0/n1486_s9
25.900
26.722
CPU/u0/n1379_s4
27.866
28.965
CPU/u0/RegDIH_1_s3
28.976
30.075
CPU/u0/RegDIL_1_s1
31.220
32.042
CPU/u0/RegDIL_1_s0
32.048
32.870
CPU/u0/Regs/RegsL_RegsL_0_0_s
34.824
=====
HOLD
0.708
2.401
1.693
SerialKeyboard/SerialUART/r_Bit_Index_1_s1
1.693
2.027
SerialKeyboard/SerialUART/n135_s15
2.029
2.401
SerialKeyboard/SerialUART/r_Bit_Index_1_s1
2.401
=====
HOLD
0.708
2.401
1.693
SerialKeyboard/SerialUART/r_Bit_Index_2_s1
1.693
2.027
SerialKeyboard/SerialUART/n134_s16
2.029
2.401
SerialKeyboard/SerialUART/r_Bit_Index_2_s1
2.401
=====
HOLD
0.708
2.401
1.693
SerialKeyboard/SerialUART/r_Clk_Count_0_s1
1.693
2.027
SerialKeyboard/SerialUART/n133_s18
2.029
2.401
SerialKeyboard/SerialUART/r_Clk_Count_0_s1
2.401
=====
HOLD
0.708
2.401
1.693
SerialKeyboard/SerialUART/r_Clk_Count_5_s1
1.693
2.027
SerialKeyboard/SerialUART/n128_s18
2.029
2.401
SerialKeyboard/SerialUART/r_Clk_Count_5_s1
2.401
=====
HOLD
0.708
2.401
1.693
VideoGenerator/ViewPortY_0_s0
1.693
2.027
VideoGenerator/n152_s2
2.029
2.401
VideoGenerator/ViewPortY_0_s0
2.401
=====
HOLD
0.708
2.401
1.693
VideoGenerator/Xcounter_0_s0
1.693
2.027
VideoGenerator/n128_s2
2.029
2.401
VideoGenerator/Xcounter_0_s0
2.401
=====
HOLD
0.708
2.459
1.752
HighClkPrescale_s0
1.752
2.085
n637_s2
2.087
2.459
HighClkPrescale_s0
2.459
=====
HOLD
0.708
2.401
1.693
LedPrescaler_1_s0
1.693
2.027
n609_s0
2.029
2.401
LedPrescaler_1_s0
2.401
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_7_s1
1.693
2.027
SerialKeyboard/SerialUART/n126_s21
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_7_s1
2.402
=====
HOLD
0.709
2.402
1.693
VideoGenerator/ViewPortX_0_s0
1.693
2.027
VideoGenerator/n215_s2
2.030
2.402
VideoGenerator/ViewPortX_0_s0
2.402
=====
HOLD
0.709
1.685
0.977
CPU/u0/R_2_s1
0.977
1.310
CPU/u0/n1108_s0
1.313
1.685
CPU/u0/R_2_s1
1.685
=====
HOLD
0.709
1.685
0.977
CPU/u0/R_5_s1
0.977
1.310
CPU/u0/n1105_s0
1.313
1.685
CPU/u0/R_5_s1
1.685
=====
HOLD
0.709
2.402
1.693
LedPrescaler_0_s0
1.693
2.027
n610_s2
2.030
2.402
LedPrescaler_0_s0
2.402
=====
HOLD
0.710
2.404
1.693
SerialKeyboard/SerialUART/r_Clk_Count_4_s1
1.693
2.027
SerialKeyboard/SerialUART/n129_s18
2.032
2.404
SerialKeyboard/SerialUART/r_Clk_Count_4_s1
2.404
=====
HOLD
0.710
1.687
0.977
CPU/u0/R_1_s1
0.977
1.310
CPU/u0/n1109_s0
1.315
1.687
CPU/u0/R_1_s1
1.687
=====
HOLD
0.710
1.687
0.977
CPU/u0/R_4_s1
0.977
1.310
CPU/u0/n1106_s0
1.315
1.687
CPU/u0/R_4_s1
1.687
=====
HOLD
0.711
2.405
1.693
VideoGenerator/Ycounter_0_s0
1.693
2.027
VideoGenerator/n143_s2
2.033
2.405
VideoGenerator/Ycounter_0_s0
2.405
=====
HOLD
0.712
1.689
0.977
CPU/u0/TState_2_s1
0.977
1.310
CPU/u0/n2448_s2
1.317
1.689
CPU/u0/TState_2_s1
1.689
=====
HOLD
0.712
2.406
1.693
SerialKeyboard/SerialUART/r_SM_Main_1_s0
1.693
2.027
SerialKeyboard/SerialUART/n138_s6
2.034
2.406
SerialKeyboard/SerialUART/r_SM_Main_1_s0
2.406
=====
HOLD
0.729
2.422
1.693
VideoGenerator/ViewPortY_2_s0
1.693
2.027
VideoGenerator/n150_s
2.028
2.422
VideoGenerator/ViewPortY_2_s0
2.422
=====
HOLD
0.730
2.538
1.808
SerialKeyboard/TypeRateCounter_2_s0
1.808
2.142
SerialKeyboard/n265_s
2.144
2.538
SerialKeyboard/TypeRateCounter_2_s0
2.538
=====
HOLD
0.730
2.538
1.808
SerialKeyboard/TypeRateCounter_12_s0
1.808
2.142
SerialKeyboard/n255_s
2.144
2.538
SerialKeyboard/TypeRateCounter_12_s0
2.538
=====
HOLD
0.730
2.538
1.808
SerialKeyboard/TypeRateCounter_14_s0
1.808
2.142
SerialKeyboard/n253_s
2.144
2.538
SerialKeyboard/TypeRateCounter_14_s0
2.538
=====
HOLD
0.730
2.538
1.808
SerialKeyboard/TypeRateCounter_18_s0
1.808
2.142
SerialKeyboard/n249_s
2.144
2.538
SerialKeyboard/TypeRateCounter_18_s0
2.538
=====
HOLD
0.730
2.538
1.808
SerialKeyboard/TypeRateCounter_20_s0
1.808
2.142
SerialKeyboard/n247_s
2.144
2.538
SerialKeyboard/TypeRateCounter_20_s0
2.538
