- name: guest_pending_debug_exceptions
  long_name: "Guest pending debug exceptions"
  purpose: |
      "
      (64 bits; 32 bits on processors that do not support Intel 64
      architecture). IA-32 processors may recognize one or more debug
      exceptions without immediately delivering them.1 This field contains
      information about such exceptions. This field is described in Table 24-4.
      "
  size: 64
  arch: intel

  access_mechanisms:
      - name: vmread
        encoding: 0x00006822

      - name: vmwrite
        encoding: 0x00006822

  fieldsets:
      - name: latest
        condition: "Fieldset valid on latest version of the Intel architecture"
        size: 64

        fields:
            - name: "B3 – B0"
              long_name: "B3 – B0"
              description: |
                  "
                  When set, each of these bits indicates that the
                  corresponding breakpoint condition was met.  Any of these
                  bits may be set even if the corresponding enabling bit in
                  DR7 is not set.
                  "
              lsb: 0
              msb: 3
              readable: True
              writable: True

            - name: "Reserved"
              long_name: "Reserved"
              description: |
                  "
                  VM entry fails if these bits are not 0. See Section 26.3.1.5.
                  "
              lsb: 4
              msb: 11
              reserved0: True

            - name: "Enabled breakpoint"
              long_name: "Enabled breakpoint"
              description: |
                  "
                  When set, this bit indicates that at least one data or I/O
                  breakpoint was met and was enabled in DR7
                  "
              lsb: 12
              msb: 12
              readable: True
              writable: True

            - name: "Reserved"
              long_name: "Reserved"
              description: |
                  "
                  VM entry fails if this bit is not 0. See Section 26.3.1.5.
                  "
              lsb: 13
              msb: 13
              reserved0: True

            - name: "BS"
              long_name: "BS"
              description: |
                  "
                  When set, this bit indicates that a debug exception would
                  have been triggered by single-step execution mode.
                  "
              lsb: 14
              msb: 14
              readable: True
              writable: True

            - name: "Reserved"
              long_name: "Reserved"
              description: |
                  "
                  VM entry fails if this bit is not 0. See Section 26.3.1.5.
                  "
              lsb: 15
              msb: 15
              reserved0: True

            - name: "RTM"
              long_name: "RTM"
              description: |
                  "
                  When set, this bit indicates that a debug exception (#DB) or
                  a breakpoint exception (#BP) occurred inside an RTM region
                  while advanced debugging of RTM transactional regions was
                  enabled (see Section 16.3.7, “RTM-Enabled Debugger Support,”
                  of Intel® 64 and IA-32 Architectures Software Developer’s
                  Manual, Volume 1).
                  "
              lsb: 16
              msb: 16
              readable: True
              writable: True

            - name: "Reserved"
              long_name: "Reserved"
              description: |
                  "
                  VM entry fails if these bits are not 0. See Section 26.3.1.5.
                  Bits 63:32 exist only on processors that support Intel 64
                  architecture
                  "
              lsb: 17
              msb: 63
              reserved0: True
