--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml NERP_demo_top.twx NERP_demo_top.ncd -o NERP_demo_top.twr
NERP_demo_top.pcf -ucf Nexys2_1200General.ucf

Design file:              NERP_demo_top.ncd
Physical constraint file: NERP_demo_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 210 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.756ns.
--------------------------------------------------------------------------------

Paths for end point U1/q_18 (SLICE_X32Y28.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_0 (FF)
  Destination:          U1/q_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_0 to U1/q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y24.AQ      Tcko                  0.408   U1/q<3>
                                                       U1/q_0
    SLICE_X32Y24.A5      net (fanout=1)        0.337   U1/q<0>
    SLICE_X32Y24.COUT    Topcya                0.395   U1/q<3>
                                                       U1/Mcount_q_lut<0>_INV_0
                                                       U1/Mcount_q_cy<3>
    SLICE_X32Y25.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<3>
    SLICE_X32Y25.COUT    Tbyp                  0.076   U1/q<7>
                                                       U1/Mcount_q_cy<7>
    SLICE_X32Y26.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X32Y26.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X32Y27.COUT    Tbyp                  0.076   U1/q<15>
                                                       U1/Mcount_q_cy<15>
    SLICE_X32Y28.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<15>
    SLICE_X32Y28.CLK     Tcinck                0.341   U1/q<19>
                                                       U1/Mcount_q_xor<19>
                                                       U1/q_18
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (1.372ns logic, 0.349ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_4 (FF)
  Destination:          U1/q_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.642ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.151 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_4 to U1/q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y25.AQ      Tcko                  0.408   U1/q<7>
                                                       U1/q_4
    SLICE_X32Y25.A5      net (fanout=1)        0.337   U1/q<4>
    SLICE_X32Y25.COUT    Topcya                0.395   U1/q<7>
                                                       U1/q<4>_rt
                                                       U1/Mcount_q_cy<7>
    SLICE_X32Y26.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X32Y26.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X32Y27.COUT    Tbyp                  0.076   U1/q<15>
                                                       U1/Mcount_q_cy<15>
    SLICE_X32Y28.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<15>
    SLICE_X32Y28.CLK     Tcinck                0.341   U1/q<19>
                                                       U1/Mcount_q_xor<19>
                                                       U1/q_18
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (1.296ns logic, 0.346ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_3 (FF)
  Destination:          U1/q_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.621ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_3 to U1/q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y24.DQ      Tcko                  0.408   U1/q<3>
                                                       U1/q_3
    SLICE_X32Y24.D5      net (fanout=1)        0.372   U1/q<3>
    SLICE_X32Y24.COUT    Topcyd                0.260   U1/q<3>
                                                       U1/q<3>_rt
                                                       U1/Mcount_q_cy<3>
    SLICE_X32Y25.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<3>
    SLICE_X32Y25.COUT    Tbyp                  0.076   U1/q<7>
                                                       U1/Mcount_q_cy<7>
    SLICE_X32Y26.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X32Y26.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X32Y27.COUT    Tbyp                  0.076   U1/q<15>
                                                       U1/Mcount_q_cy<15>
    SLICE_X32Y28.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<15>
    SLICE_X32Y28.CLK     Tcinck                0.341   U1/q<19>
                                                       U1/Mcount_q_xor<19>
                                                       U1/q_18
    -------------------------------------------------  ---------------------------
    Total                                      1.621ns (1.237ns logic, 0.384ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_19 (SLICE_X32Y28.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_0 (FF)
  Destination:          U1/q_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_0 to U1/q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y24.AQ      Tcko                  0.408   U1/q<3>
                                                       U1/q_0
    SLICE_X32Y24.A5      net (fanout=1)        0.337   U1/q<0>
    SLICE_X32Y24.COUT    Topcya                0.395   U1/q<3>
                                                       U1/Mcount_q_lut<0>_INV_0
                                                       U1/Mcount_q_cy<3>
    SLICE_X32Y25.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<3>
    SLICE_X32Y25.COUT    Tbyp                  0.076   U1/q<7>
                                                       U1/Mcount_q_cy<7>
    SLICE_X32Y26.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X32Y26.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X32Y27.COUT    Tbyp                  0.076   U1/q<15>
                                                       U1/Mcount_q_cy<15>
    SLICE_X32Y28.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<15>
    SLICE_X32Y28.CLK     Tcinck                0.341   U1/q<19>
                                                       U1/Mcount_q_xor<19>
                                                       U1/q_19
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (1.372ns logic, 0.349ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_4 (FF)
  Destination:          U1/q_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.642ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.151 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_4 to U1/q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y25.AQ      Tcko                  0.408   U1/q<7>
                                                       U1/q_4
    SLICE_X32Y25.A5      net (fanout=1)        0.337   U1/q<4>
    SLICE_X32Y25.COUT    Topcya                0.395   U1/q<7>
                                                       U1/q<4>_rt
                                                       U1/Mcount_q_cy<7>
    SLICE_X32Y26.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X32Y26.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X32Y27.COUT    Tbyp                  0.076   U1/q<15>
                                                       U1/Mcount_q_cy<15>
    SLICE_X32Y28.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<15>
    SLICE_X32Y28.CLK     Tcinck                0.341   U1/q<19>
                                                       U1/Mcount_q_xor<19>
                                                       U1/q_19
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (1.296ns logic, 0.346ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_3 (FF)
  Destination:          U1/q_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.621ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_3 to U1/q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y24.DQ      Tcko                  0.408   U1/q<3>
                                                       U1/q_3
    SLICE_X32Y24.D5      net (fanout=1)        0.372   U1/q<3>
    SLICE_X32Y24.COUT    Topcyd                0.260   U1/q<3>
                                                       U1/q<3>_rt
                                                       U1/Mcount_q_cy<3>
    SLICE_X32Y25.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<3>
    SLICE_X32Y25.COUT    Tbyp                  0.076   U1/q<7>
                                                       U1/Mcount_q_cy<7>
    SLICE_X32Y26.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X32Y26.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X32Y27.COUT    Tbyp                  0.076   U1/q<15>
                                                       U1/Mcount_q_cy<15>
    SLICE_X32Y28.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<15>
    SLICE_X32Y28.CLK     Tcinck                0.341   U1/q<19>
                                                       U1/Mcount_q_xor<19>
                                                       U1/q_19
    -------------------------------------------------  ---------------------------
    Total                                      1.621ns (1.237ns logic, 0.384ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_17 (SLICE_X32Y28.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_0 (FF)
  Destination:          U1/q_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.709ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_0 to U1/q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y24.AQ      Tcko                  0.408   U1/q<3>
                                                       U1/q_0
    SLICE_X32Y24.A5      net (fanout=1)        0.337   U1/q<0>
    SLICE_X32Y24.COUT    Topcya                0.395   U1/q<3>
                                                       U1/Mcount_q_lut<0>_INV_0
                                                       U1/Mcount_q_cy<3>
    SLICE_X32Y25.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<3>
    SLICE_X32Y25.COUT    Tbyp                  0.076   U1/q<7>
                                                       U1/Mcount_q_cy<7>
    SLICE_X32Y26.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X32Y26.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X32Y27.COUT    Tbyp                  0.076   U1/q<15>
                                                       U1/Mcount_q_cy<15>
    SLICE_X32Y28.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<15>
    SLICE_X32Y28.CLK     Tcinck                0.329   U1/q<19>
                                                       U1/Mcount_q_xor<19>
                                                       U1/q_17
    -------------------------------------------------  ---------------------------
    Total                                      1.709ns (1.360ns logic, 0.349ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_4 (FF)
  Destination:          U1/q_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.151 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_4 to U1/q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y25.AQ      Tcko                  0.408   U1/q<7>
                                                       U1/q_4
    SLICE_X32Y25.A5      net (fanout=1)        0.337   U1/q<4>
    SLICE_X32Y25.COUT    Topcya                0.395   U1/q<7>
                                                       U1/q<4>_rt
                                                       U1/Mcount_q_cy<7>
    SLICE_X32Y26.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X32Y26.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X32Y27.COUT    Tbyp                  0.076   U1/q<15>
                                                       U1/Mcount_q_cy<15>
    SLICE_X32Y28.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<15>
    SLICE_X32Y28.CLK     Tcinck                0.329   U1/q<19>
                                                       U1/Mcount_q_xor<19>
                                                       U1/q_17
    -------------------------------------------------  ---------------------------
    Total                                      1.630ns (1.284ns logic, 0.346ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_3 (FF)
  Destination:          U1/q_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.609ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_3 to U1/q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y24.DQ      Tcko                  0.408   U1/q<3>
                                                       U1/q_3
    SLICE_X32Y24.D5      net (fanout=1)        0.372   U1/q<3>
    SLICE_X32Y24.COUT    Topcyd                0.260   U1/q<3>
                                                       U1/q<3>_rt
                                                       U1/Mcount_q_cy<3>
    SLICE_X32Y25.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<3>
    SLICE_X32Y25.COUT    Tbyp                  0.076   U1/q<7>
                                                       U1/Mcount_q_cy<7>
    SLICE_X32Y26.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<7>
    SLICE_X32Y26.COUT    Tbyp                  0.076   U1/q<11>
                                                       U1/Mcount_q_cy<11>
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<11>
    SLICE_X32Y27.COUT    Tbyp                  0.076   U1/q<15>
                                                       U1/Mcount_q_cy<15>
    SLICE_X32Y28.CIN     net (fanout=1)        0.003   U1/Mcount_q_cy<15>
    SLICE_X32Y28.CLK     Tcinck                0.329   U1/q<19>
                                                       U1/Mcount_q_xor<19>
                                                       U1/q_17
    -------------------------------------------------  ---------------------------
    Total                                      1.609ns (1.225ns logic, 0.384ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1/q_19 (SLICE_X32Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/q_19 (FF)
  Destination:          U1/q_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/q_19 to U1/q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y28.DQ      Tcko                  0.200   U1/q<19>
                                                       U1/q_19
    SLICE_X32Y28.D6      net (fanout=2)        0.023   U1/q<19>
    SLICE_X32Y28.CLK     Tah         (-Th)    -0.237   U1/q<19>
                                                       U1/q<19>_rt
                                                       U1/Mcount_q_xor<19>
                                                       U1/q_19
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.437ns logic, 0.023ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_5 (SLICE_X32Y25.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/q_5 (FF)
  Destination:          U1/q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/q_5 to U1/q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y25.BQ      Tcko                  0.200   U1/q<7>
                                                       U1/q_5
    SLICE_X32Y25.B5      net (fanout=1)        0.070   U1/q<5>
    SLICE_X32Y25.CLK     Tah         (-Th)    -0.234   U1/q<7>
                                                       U1/q<5>_rt
                                                       U1/Mcount_q_cy<7>
                                                       U1/q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_9 (SLICE_X32Y26.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/q_9 (FF)
  Destination:          U1/q_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/q_9 to U1/q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y26.BQ      Tcko                  0.200   U1/q<11>
                                                       U1/q_9
    SLICE_X32Y26.B5      net (fanout=1)        0.070   U1/q<9>
    SLICE_X32Y26.CLK     Tah         (-Th)    -0.234   U1/q<11>
                                                       U1/q<9>_rt
                                                       U1/Mcount_q_cy<11>
                                                       U1/q_9
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U1/q<3>/CLK
  Logical resource: U1/q_0/CK
  Location pin: SLICE_X32Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: U1/q<3>/SR
  Logical resource: U1/q_0/SR
  Location pin: SLICE_X32Y24.SR
  Clock network: clr_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.756|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 210 paths, 0 nets, and 30 connections

Design statistics:
   Minimum period:   1.756ns{1}   (Maximum frequency: 569.476MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 28 10:32:43 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



