#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jun 14 23:07:46 2017
# Process ID: 1380
# Current directory: /home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2
# Command line: vivado -log z_turn_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source z_turn_wrapper.tcl -notrace
# Log file: /home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/z_turn_wrapper.vdi
# Journal file: /home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source z_turn_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/niklas/zturn-stuff/Vivado/tmp/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/niklas/xilinx/zturn-stuff/sdsoc/zturn-7z020/ip_repo/ultrasonic_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 514 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_processing_system7_0_0/z_turn_processing_system7_0_0.xdc] for cell 'z_turn_i/ps7/inst'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_processing_system7_0_0/z_turn_processing_system7_0_0.xdc] for cell 'z_turn_i/ps7/inst'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_rst_ps_7_166M_0/z_turn_rst_ps_7_166M_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_rst_ps_7_166M_0/z_turn_rst_ps_7_166M_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_rst_ps_7_166M_0/z_turn_rst_ps_7_166M_0.xdc] for cell 'z_turn_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_rst_ps_7_166M_0/z_turn_rst_ps_7_166M_0.xdc] for cell 'z_turn_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset1_0/z_turn_proc_sys_reset1_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset1_0/z_turn_proc_sys_reset1_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset1_0/z_turn_proc_sys_reset1_0.xdc] for cell 'z_turn_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset1_0/z_turn_proc_sys_reset1_0.xdc] for cell 'z_turn_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_1_0/z_turn_proc_sys_reset_1_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_1_0/z_turn_proc_sys_reset_1_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_1_0/z_turn_proc_sys_reset_1_0.xdc] for cell 'z_turn_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_1_0/z_turn_proc_sys_reset_1_0.xdc] for cell 'z_turn_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_3_0/z_turn_proc_sys_reset_3_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_3_0/z_turn_proc_sys_reset_3_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_3_0/z_turn_proc_sys_reset_3_0.xdc] for cell 'z_turn_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_3_0/z_turn_proc_sys_reset_3_0.xdc] for cell 'z_turn_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_0_0/z_turn_clk_wiz_0_0_board.xdc] for cell 'z_turn_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_0_0/z_turn_clk_wiz_0_0_board.xdc] for cell 'z_turn_i/clk_wiz_0/inst'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_0_0/z_turn_clk_wiz_0_0.xdc] for cell 'z_turn_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_0_0/z_turn_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_0_0/z_turn_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1911.953 ; gain = 480.523 ; free physical = 2803 ; free virtual = 40583
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_0_0/z_turn_clk_wiz_0_0.xdc] for cell 'z_turn_i/clk_wiz_0/inst'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/constrs_1/new/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1911.961 ; gain = 826.117 ; free physical = 2814 ; free virtual = 40587
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1975.984 ; gain = 64.023 ; free physical = 2801 ; free virtual = 40574
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14b36dc42

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1975.984 ; gain = 0.000 ; free physical = 2800 ; free virtual = 40573
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 164 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e9b8d9af

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1975.984 ; gain = 0.000 ; free physical = 2799 ; free virtual = 40573
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 42 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b2eed8e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1975.984 ; gain = 0.000 ; free physical = 2800 ; free virtual = 40573
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 626 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b2eed8e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1975.984 ; gain = 0.000 ; free physical = 2800 ; free virtual = 40573
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b2eed8e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1975.984 ; gain = 0.000 ; free physical = 2800 ; free virtual = 40573
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1975.984 ; gain = 0.000 ; free physical = 2800 ; free virtual = 40573
Ending Logic Optimization Task | Checksum: 1b2eed8e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1975.984 ; gain = 0.000 ; free physical = 2800 ; free virtual = 40573

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14f82e5a9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1975.984 ; gain = 0.000 ; free physical = 2799 ; free virtual = 40572
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1975.984 ; gain = 0.000 ; free physical = 2795 ; free virtual = 40571
INFO: [Common 17-1381] The checkpoint '/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/z_turn_wrapper_opt.dcp' has been generated.
Command: report_drc -file z_turn_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/z_turn_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1993.984 ; gain = 0.000 ; free physical = 2766 ; free virtual = 40541
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b18f13a9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1993.984 ; gain = 0.000 ; free physical = 2766 ; free virtual = 40541
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1993.984 ; gain = 0.000 ; free physical = 2766 ; free virtual = 40541

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17e0b6335

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1993.984 ; gain = 0.000 ; free physical = 2777 ; free virtual = 40552

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e1796e45

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.645 ; gain = 19.660 ; free physical = 2772 ; free virtual = 40547

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e1796e45

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.645 ; gain = 19.660 ; free physical = 2772 ; free virtual = 40547
Phase 1 Placer Initialization | Checksum: 1e1796e45

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.645 ; gain = 19.660 ; free physical = 2772 ; free virtual = 40547

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1fc768ad9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2749 ; free virtual = 40525

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fc768ad9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2749 ; free virtual = 40525

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d49403a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2744 ; free virtual = 40520

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c28ea061

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2744 ; free virtual = 40520

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c28ea061

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2744 ; free virtual = 40520

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19d35ebb7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2745 ; free virtual = 40520

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1fa6b263b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2715 ; free virtual = 40491

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: f929b120

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2720 ; free virtual = 40496

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: ebda1d4f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2722 ; free virtual = 40498

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: ebda1d4f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2722 ; free virtual = 40498

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1e4340819

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2714 ; free virtual = 40490
Phase 3 Detail Placement | Checksum: 1e4340819

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2718 ; free virtual = 40493

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 172ecf258

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 172ecf258

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2735 ; free virtual = 40511
INFO: [Place 30-746] Post Placement Timing Summary WNS=-78.919. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a59aedae

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2731 ; free virtual = 40507
Phase 4.1 Post Commit Optimization | Checksum: a59aedae

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2731 ; free virtual = 40507

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a59aedae

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2732 ; free virtual = 40508

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a59aedae

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2732 ; free virtual = 40508

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1012990f1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2730 ; free virtual = 40506
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1012990f1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2730 ; free virtual = 40506
Ending Placer Task | Checksum: a2e7e8e4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2744 ; free virtual = 40520
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2069.672 ; gain = 75.688 ; free physical = 2744 ; free virtual = 40520
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2069.672 ; gain = 0.000 ; free physical = 2738 ; free virtual = 40519
INFO: [Common 17-1381] The checkpoint '/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/z_turn_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2069.672 ; gain = 0.000 ; free physical = 2732 ; free virtual = 40509
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2069.672 ; gain = 0.000 ; free physical = 2737 ; free virtual = 40515
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2069.672 ; gain = 0.000 ; free physical = 2738 ; free virtual = 40515
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 35a53c8b ConstDB: 0 ShapeSum: 6d42ac59 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ebbed0a6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2144.316 ; gain = 74.645 ; free physical = 2574 ; free virtual = 40353

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ebbed0a6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2144.316 ; gain = 74.645 ; free physical = 2564 ; free virtual = 40342

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ebbed0a6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2147.305 ; gain = 77.633 ; free physical = 2530 ; free virtual = 40309

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ebbed0a6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2147.305 ; gain = 77.633 ; free physical = 2530 ; free virtual = 40309
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d8fff95f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2522 ; free virtual = 40300
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-76.506| TNS=-4196.649| WHS=-0.190 | THS=-14.367|

Phase 2 Router Initialization | Checksum: 24ffcf875

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2518 ; free virtual = 40297

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 8a8824c8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2514 ; free virtual = 40293

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 872
 Number of Nodes with overlaps = 294
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-91.513| TNS=-5008.321| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2320a96a3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2576 ; free virtual = 40355

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-97.479| TNS=-5114.953| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 143483ceb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2547 ; free virtual = 40326
Phase 4 Rip-up And Reroute | Checksum: 143483ceb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2547 ; free virtual = 40326

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 188776be9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2569 ; free virtual = 40349
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-91.513| TNS=-5002.363| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 26323a490

Time (s): cpu = 00:00:54 ; elapsed = 00:00:22 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2534 ; free virtual = 40313

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26323a490

Time (s): cpu = 00:00:54 ; elapsed = 00:00:22 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2534 ; free virtual = 40313
Phase 5 Delay and Skew Optimization | Checksum: 26323a490

Time (s): cpu = 00:00:54 ; elapsed = 00:00:22 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2534 ; free virtual = 40313

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dad24e1e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2533 ; free virtual = 40313
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-91.513| TNS=-4907.123| WHS=0.052  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dad24e1e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2533 ; free virtual = 40313
Phase 6 Post Hold Fix | Checksum: 1dad24e1e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2533 ; free virtual = 40312

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.2317 %
  Global Horizontal Routing Utilization  = 1.09373 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1e490159f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2532 ; free virtual = 40312

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e490159f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2531 ; free virtual = 40310

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 186e5b086

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2533 ; free virtual = 40313

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-91.513| TNS=-4907.123| WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 186e5b086

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2533 ; free virtual = 40312
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2577 ; free virtual = 40356

Routing Is Done.
58 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:23 . Memory (MB): peak = 2175.359 ; gain = 105.688 ; free physical = 2577 ; free virtual = 40356
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2187.480 ; gain = 0.000 ; free physical = 2569 ; free virtual = 40355
INFO: [Common 17-1381] The checkpoint '/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/z_turn_wrapper_routed.dcp' has been generated.
Command: report_drc -file z_turn_wrapper_drc_routed.rpt -pb z_turn_wrapper_drc_routed.pb -rpx z_turn_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/z_turn_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file z_turn_wrapper_methodology_drc_routed.rpt -rpx z_turn_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/z_turn_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file z_turn_wrapper_power_routed.rpt -pb z_turn_wrapper_power_summary_routed.pb -rpx z_turn_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
65 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 23:08:59 2017...
