
*** Running vivado
    with args -log display_demo_dvi.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source display_demo_dvi.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source display_demo_dvi.tcl -notrace
Command: link_design -top display_demo_dvi -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint '/raym.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'bth/framebuffer'
INFO: [Project 1-454] Reading design checkpoint '/raym.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core.dcp' for cell 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_1'
INFO: [Project 1-454] Reading design checkpoint '/raym.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core.dcp' for cell 'raymarcher/ss/msdi_1/tc/tc/sc1/times_inv_two_pi'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1275.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22873 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/raym.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
Finished Parsing XDC File [/raym.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1526.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1526.969 ; gain = 1062.844
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1538.359 ; gain = 11.391

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1196066f5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2425.766 ; gain = 887.406

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter raymarcher/msg[epsilon][64]_i_1 into driver instance raymarcher/msg[epsilon][53]_i_2, which resulted in an inversion of 55 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 182658907

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2784.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 3715 cells and removed 3717 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f3183777

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2784.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 5 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1346af28b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2784.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1130 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1346af28b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.793 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 105da311f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2784.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 38 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 105da311f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2784.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            3715  |            3717  |                                              1  |
|  Constant propagation         |               1  |               5  |                                              0  |
|  Sweep                        |               0  |            1130  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |              38  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 2784.793 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 101312738

Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 2784.793 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 80 BRAM(s) out of a total of 155 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 80 newly gated: 160 Total Ports: 310
Ending PowerOpt Patch Enables Task | Checksum: 178110436

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 4009.754 ; gain = 0.000
Ending Power Optimization Task | Checksum: 178110436

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 4009.754 ; gain = 1224.961

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 19510a13a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 4009.754 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 19510a13a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 4009.754 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4009.754 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19510a13a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 4009.754 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:02 . Memory (MB): peak = 4009.754 ; gain = 2482.785
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.054 . Memory (MB): peak = 4009.754 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint '/raym.runs/impl_1/display_demo_dvi_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 4009.754 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file display_demo_dvi_drc_opted.rpt -pb display_demo_dvi_drc_opted.pb -rpx display_demo_dvi_drc_opted.rpx
Command: report_drc -file display_demo_dvi_drc_opted.rpt -pb display_demo_dvi_drc_opted.pb -rpx display_demo_dvi_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /raym.runs/impl_1/display_demo_dvi_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4009.754 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4009.754 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b466f098

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 4009.754 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b2983005

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 152c00f94

Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 152c00f94

Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 4009.754 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 152c00f94

Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17969c07e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19e3ecdea

Time (s): cpu = 00:00:35 ; elapsed = 00:01:05 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19e3ecdea

Time (s): cpu = 00:00:35 ; elapsed = 00:01:06 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 7aaeb6e8

Time (s): cpu = 00:01:11 ; elapsed = 00:02:06 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 241 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 98 nets or LUTs. Breaked 0 LUT, combined 98 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net raymarcher/ss/msdi_1/tp/tp/act1/valid_1. Replicated 31 times.
INFO: [Physopt 32-81] Processed net raymarcher/ss/msdi_2/tp/tp/act1/valid_1. Replicated 27 times.
INFO: [Physopt 32-81] Processed net raymarcher/ss/msdi_3/tp/tp/act1/valid_1. Replicated 36 times.
INFO: [Physopt 32-81] Processed net raymarcher/ss/msdi_4/tp/tp/act1/valid_1. Replicated 33 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 127 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 127 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.382 . Memory (MB): peak = 4009.754 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4009.754 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             98  |                    98  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |          127  |              0  |                     4  |           0  |           1  |  00:00:06  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          127  |             98  |                   102  |           0  |           4  |  00:00:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 172ce393e

Time (s): cpu = 00:01:18 ; elapsed = 00:02:20 . Memory (MB): peak = 4009.754 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 22d3657c5

Time (s): cpu = 00:01:22 ; elapsed = 00:02:25 . Memory (MB): peak = 4009.754 ; gain = 0.000
Phase 2 Global Placement | Checksum: 22d3657c5

Time (s): cpu = 00:01:22 ; elapsed = 00:02:25 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f269e792

Time (s): cpu = 00:01:28 ; elapsed = 00:02:35 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24d2ffc2e

Time (s): cpu = 00:03:19 ; elapsed = 00:06:22 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1634c3931

Time (s): cpu = 00:03:20 ; elapsed = 00:06:23 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2304dda72

Time (s): cpu = 00:03:20 ; elapsed = 00:06:23 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 200ca8c5b

Time (s): cpu = 00:03:27 ; elapsed = 00:06:33 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2605abc9d

Time (s): cpu = 00:03:29 ; elapsed = 00:06:38 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 117d0ab15

Time (s): cpu = 00:03:30 ; elapsed = 00:06:39 . Memory (MB): peak = 4009.754 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 117d0ab15

Time (s): cpu = 00:03:30 ; elapsed = 00:06:40 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fc3513f3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.636 | TNS=-8.514 |
Phase 1 Physical Synthesis Initialization | Checksum: 223ed50af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4009.754 ; gain = 0.000
INFO: [Place 46-33] Processed net raymarcher/ss/msdi_1/tc/tc/sc1/valid1_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net raymarcher/ss/msdi_2/tc/tc/sc1/valid1_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net raymarcher/ss/msdi_3/tc/tc/sc1/valid1_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net raymarcher/ss/msdi_4/tc/tc/sc1/valid1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1e0d7680a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4009.754 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fc3513f3

Time (s): cpu = 00:03:47 ; elapsed = 00:07:10 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.515. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 195292e97

Time (s): cpu = 00:03:51 ; elapsed = 00:07:17 . Memory (MB): peak = 4009.754 ; gain = 0.000

Time (s): cpu = 00:03:51 ; elapsed = 00:07:17 . Memory (MB): peak = 4009.754 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 195292e97

Time (s): cpu = 00:03:52 ; elapsed = 00:07:17 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 195292e97

Time (s): cpu = 00:03:52 ; elapsed = 00:07:18 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                8x8|
|___________|___________________|___________________|
|      South|                4x4|                8x8|
|___________|___________________|___________________|
|       East|              16x16|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 195292e97

Time (s): cpu = 00:03:53 ; elapsed = 00:07:19 . Memory (MB): peak = 4009.754 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 195292e97

Time (s): cpu = 00:03:53 ; elapsed = 00:07:20 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4009.754 ; gain = 0.000

Time (s): cpu = 00:03:53 ; elapsed = 00:07:20 . Memory (MB): peak = 4009.754 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c54ece60

Time (s): cpu = 00:03:54 ; elapsed = 00:07:20 . Memory (MB): peak = 4009.754 ; gain = 0.000
Ending Placer Task | Checksum: de32640a

Time (s): cpu = 00:03:54 ; elapsed = 00:07:21 . Memory (MB): peak = 4009.754 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:59 ; elapsed = 00:07:26 . Memory (MB): peak = 4009.754 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4009.754 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4009.754 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint '/raym.runs/impl_1/display_demo_dvi_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 4009.754 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file display_demo_dvi_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 4009.754 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file display_demo_dvi_utilization_placed.rpt -pb display_demo_dvi_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file display_demo_dvi_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 4009.754 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 4009.754 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 4009.754 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4009.754 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint '/raym.runs/impl_1/display_demo_dvi_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4009.754 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 119189bd ConstDB: 0 ShapeSum: cca0da4d RouteDB: 0
Post Restoration Checksum: NetGraph: 606462f1 NumContArr: 3f0f5444 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 9f73b735

Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 9f73b735

Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 4009.754 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 9f73b735

Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 4009.754 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f4ebe41

Time (s): cpu = 00:00:48 ; elapsed = 00:01:23 . Memory (MB): peak = 4157.215 ; gain = 147.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.587  | TNS=0.000  | WHS=-0.248 | THS=-1301.442|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 157684
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 157684
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1942b1817

Time (s): cpu = 00:00:58 ; elapsed = 00:01:39 . Memory (MB): peak = 4202.320 ; gain = 192.566

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1942b1817

Time (s): cpu = 00:00:59 ; elapsed = 00:01:39 . Memory (MB): peak = 4202.320 ; gain = 192.566
Phase 3 Initial Routing | Checksum: 15b628013

Time (s): cpu = 00:02:23 ; elapsed = 00:03:09 . Memory (MB): peak = 4272.312 ; gain = 262.559

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3547
 Number of Nodes with overlaps = 833
 Number of Nodes with overlaps = 356
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.116  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a3f86e50

Time (s): cpu = 00:10:25 ; elapsed = 00:10:13 . Memory (MB): peak = 4272.312 ; gain = 262.559

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.116  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1663d9e03

Time (s): cpu = 00:10:26 ; elapsed = 00:10:16 . Memory (MB): peak = 4272.312 ; gain = 262.559
Phase 4 Rip-up And Reroute | Checksum: 1663d9e03

Time (s): cpu = 00:10:26 ; elapsed = 00:10:16 . Memory (MB): peak = 4272.312 ; gain = 262.559

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1663d9e03

Time (s): cpu = 00:10:26 ; elapsed = 00:10:17 . Memory (MB): peak = 4272.312 ; gain = 262.559

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1663d9e03

Time (s): cpu = 00:10:27 ; elapsed = 00:10:17 . Memory (MB): peak = 4272.312 ; gain = 262.559
Phase 5 Delay and Skew Optimization | Checksum: 1663d9e03

Time (s): cpu = 00:10:27 ; elapsed = 00:10:17 . Memory (MB): peak = 4272.312 ; gain = 262.559

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13a87fb45

Time (s): cpu = 00:10:30 ; elapsed = 00:10:24 . Memory (MB): peak = 4272.312 ; gain = 262.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.116  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 100516d4b

Time (s): cpu = 00:10:30 ; elapsed = 00:10:24 . Memory (MB): peak = 4272.312 ; gain = 262.559
Phase 6 Post Hold Fix | Checksum: 100516d4b

Time (s): cpu = 00:10:30 ; elapsed = 00:10:24 . Memory (MB): peak = 4272.312 ; gain = 262.559

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 30.8932 %
  Global Horizontal Routing Utilization  = 35.5118 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1060bf999

Time (s): cpu = 00:10:30 ; elapsed = 00:10:25 . Memory (MB): peak = 4272.312 ; gain = 262.559

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1060bf999

Time (s): cpu = 00:10:31 ; elapsed = 00:10:26 . Memory (MB): peak = 4272.312 ; gain = 262.559

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9c889afb

Time (s): cpu = 00:10:35 ; elapsed = 00:10:33 . Memory (MB): peak = 4272.312 ; gain = 262.559

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.116  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 9c889afb

Time (s): cpu = 00:10:38 ; elapsed = 00:10:39 . Memory (MB): peak = 4272.312 ; gain = 262.559
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:10:38 ; elapsed = 00:10:39 . Memory (MB): peak = 4272.312 ; gain = 262.559

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:42 ; elapsed = 00:10:43 . Memory (MB): peak = 4272.312 ; gain = 262.559
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4272.312 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 4272.312 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint '/raym.runs/impl_1/display_demo_dvi_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 4272.312 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file display_demo_dvi_drc_routed.rpt -pb display_demo_dvi_drc_routed.pb -rpx display_demo_dvi_drc_routed.rpx
Command: report_drc -file display_demo_dvi_drc_routed.rpt -pb display_demo_dvi_drc_routed.pb -rpx display_demo_dvi_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /raym.runs/impl_1/display_demo_dvi_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4272.312 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file display_demo_dvi_methodology_drc_routed.rpt -pb display_demo_dvi_methodology_drc_routed.pb -rpx display_demo_dvi_methodology_drc_routed.rpx
Command: report_methodology -file display_demo_dvi_methodology_drc_routed.rpt -pb display_demo_dvi_methodology_drc_routed.pb -rpx display_demo_dvi_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /raym.runs/impl_1/display_demo_dvi_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 4272.312 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file display_demo_dvi_power_routed.rpt -pb display_demo_dvi_power_summary_routed.pb -rpx display_demo_dvi_power_routed.rpx
Command: report_power -file display_demo_dvi_power_routed.rpt -pb display_demo_dvi_power_summary_routed.pb -rpx display_demo_dvi_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
115 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 4423.645 ; gain = 151.332
INFO: [runtcl-4] Executing : report_route_status -file display_demo_dvi_route_status.rpt -pb display_demo_dvi_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file display_demo_dvi_timing_summary_routed.rpt -pb display_demo_dvi_timing_summary_routed.pb -rpx display_demo_dvi_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file display_demo_dvi_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file display_demo_dvi_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file display_demo_dvi_bus_skew_routed.rpt -pb display_demo_dvi_bus_skew_routed.pb -rpx display_demo_dvi_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun May 12 14:47:19 2024...
