
---------- Begin Simulation Statistics ----------
final_tick                               1057913003500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104489                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                   104794                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13790.23                       # Real time elapsed on the host
host_tick_rate                               76714657                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440925191                       # Number of instructions simulated
sim_ops                                    1445130219                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.057913                       # Number of seconds simulated
sim_ticks                                1057913003500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.040394                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168441869                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191323394                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15480031                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259341292                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21591346                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22316372                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          725026                       # Number of indirect misses.
system.cpu0.branchPred.lookups              328993915                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148131                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050448                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9396971                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654887                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33798459                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160579                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45809054                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250517539                       # Number of instructions committed
system.cpu0.commit.committedOps            1251571274                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1946472687                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.642995                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.400294                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1343681858     69.03%     69.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    358268919     18.41%     87.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84483816      4.34%     91.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82458310      4.24%     96.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26136479      1.34%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8286231      0.43%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4915255      0.25%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4443360      0.23%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33798459      1.74%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1946472687                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112779                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209817590                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697196                       # Number of loads committed
system.cpu0.commit.membars                    2104050                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104056      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530301     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747636     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256264     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251571274                       # Class of committed instruction
system.cpu0.commit.refs                     536003928                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250517539                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251571274                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.683104                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.683104                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            290652666                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6105274                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           167020262                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1317528332                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               744524682                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                910890601                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9405214                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13862363                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4372110                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  328993915                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                233061501                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1217018040                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5531121                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1341133391                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          136                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               30976590                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.156310                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         727338693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         190033215                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.637193                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1959845273                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.684844                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.911516                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1011807223     51.63%     51.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               705279233     35.99%     87.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               124189969      6.34%     93.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97168441      4.96%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16561500      0.85%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2465892      0.13%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  268004      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     441      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104570      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1959845273                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      144905969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9472061                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319347327                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.614246                       # Inst execution rate
system.cpu0.iew.exec_refs                   562649684                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151316990                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              218310069                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408585047                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056775                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5550842                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           151904435                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1297346993                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            411332694                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5102350                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1292835875                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1041712                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6741388                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9405214                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9038228                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       379859                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21860322                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        74021                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7119                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4814215                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19887851                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4597703                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7119                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       406451                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9065610                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                594932526                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1283586921                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838271                       # average fanout of values written-back
system.cpu0.iew.wb_producers                498714662                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.609852                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1283666604                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1586249843                       # number of integer regfile reads
system.cpu0.int_regfile_writes              823148473                       # number of integer regfile writes
system.cpu0.ipc                              0.594140                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.594140                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106110      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            717042745     55.24%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848835      0.91%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100412      0.16%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           414372447     31.93%     88.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150467625     11.59%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1297938225                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1861543                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001434                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 355162     19.08%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    22      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1210460     65.02%     84.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               295895     15.90%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1297693603                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4557716117                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1283586870                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1343129558                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1294185979                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1297938225                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161014                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45775716                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           132957                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           435                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13672061                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1959845273                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.662266                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.869920                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1059234699     54.05%     54.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          605546475     30.90%     84.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          208459287     10.64%     95.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75290360      3.84%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8933338      0.46%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1064269      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             854330      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             278701      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             183814      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1959845273                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.616671                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11361702                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2675685                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408585047                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          151904435                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2065                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2104751242                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11074999                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              235578958                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543133                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7348096                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               756434598                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16987835                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12643                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1610175291                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1312271532                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846996503                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                902422297                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              30768896                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9405214                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             55832498                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                46453366                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1610175247                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        171708                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6218                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 19157139                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6203                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3210028283                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2608149001                       # The number of ROB writes
system.cpu0.timesIdled                       22384651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2032                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.155030                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12360325                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14515085                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1802800                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18043467                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            670224                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         683012                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12788                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21086197                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41843                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050225                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1331275                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16227513                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2035762                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151403                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11179014                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67672976                       # Number of instructions committed
system.cpu1.commit.committedOps              68723410                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    304513849                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.225682                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.941819                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    275827606     90.58%     90.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14417636      4.73%     95.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5213320      1.71%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4041133      1.33%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1114515      0.37%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       495215      0.16%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1045130      0.34%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       323532      0.11%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2035762      0.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    304513849                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074681                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65708035                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16750893                       # Number of loads committed
system.cpu1.commit.membars                    2100523                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100523      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43597895     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801118     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5223730      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68723410                       # Class of committed instruction
system.cpu1.commit.refs                      23024860                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67672976                       # Number of Instructions Simulated
system.cpu1.committedOps                     68723410                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.567925                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.567925                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            246150973                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               500368                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11678765                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84444598                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16638587                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39973070                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1332834                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1237209                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2720127                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21086197                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14722261                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    288068598                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               331113                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      88532705                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3608718                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068213                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16942605                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13030549                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.286398                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         306815591                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.291980                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.717065                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               249414276     81.29%     81.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36577017     11.92%     93.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12020871      3.92%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7049821      2.30%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1217164      0.40%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  273239      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  262262      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     932      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           306815591                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2309488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1397235                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17825583                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.247515                       # Inst execution rate
system.cpu1.iew.exec_refs                    26024130                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6637280                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              203330918                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19746557                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051119                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1381007                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7000499                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79877657                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19386850                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1312712                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76513157                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1072857                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3937947                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1332834                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6230896                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        98927                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          709557                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31379                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2106                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10870                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2995664                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       726532                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2106                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       404081                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        993154                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43914328                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75308746                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820785                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36044218                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.243619                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75360297                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97157002                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50468086                       # number of integer regfile writes
system.cpu1.ipc                              0.218918                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218918                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100743      2.70%      2.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49292086     63.34%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20774979     26.69%     92.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5657905      7.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77825869                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1586087                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020380                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 332991     20.99%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                985387     62.13%     83.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               267705     16.88%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77311197                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         464194658                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75308734                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         91033426                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76725918                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77825869                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151739                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11154246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           141270                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           336                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5025460                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    306815591                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.253657                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.729807                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          259108199     84.45%     84.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30291112      9.87%     94.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10482396      3.42%     97.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3590586      1.17%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2074865      0.68%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             493888      0.16%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             505368      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             156317      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             112860      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      306815591                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.251762                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7377145                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          902250                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19746557                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7000499                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu1.numCycles                       309125079                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1806684743                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              216888457                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45684227                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7003048                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18755862                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3066670                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                21682                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105859919                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82882776                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55452507                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39968427                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              19579492                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1332834                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29838424                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9768280                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105859907                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31587                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               890                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14827610                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           890                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   382379432                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162112805                       # The number of ROB writes
system.cpu1.timesIdled                          69320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            83.291699                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               14085271                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            16910774                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3195194                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22583787                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            621001                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         726850                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          105849                       # Number of indirect misses.
system.cpu2.branchPred.lookups               25938369                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31528                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050210                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1874724                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15102851                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1968349                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151392                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30866457                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64192752                       # Number of instructions committed
system.cpu2.commit.committedOps              65243189                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    289502149                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.225363                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.941963                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    262268106     90.59%     90.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13647204      4.71%     95.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5014039      1.73%     97.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3901074      1.35%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       978292      0.34%     98.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       464461      0.16%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       941948      0.33%     99.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       318676      0.11%     99.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1968349      0.68%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    289502149                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013624                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62343372                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862566                       # Number of loads committed
system.cpu2.commit.membars                    2100520                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100520      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41198489     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912776     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031260      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65243189                       # Class of committed instruction
system.cpu2.commit.refs                      21944048                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64192752                       # Number of Instructions Simulated
system.cpu2.committedOps                     65243189                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.614186                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.614186                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            218419479                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1344599                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            12787106                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             101866119                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                21046653                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 50592501                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1875990                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1653414                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2729441                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   25938369                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 19113854                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    269254772                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               344137                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     118605540                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6392920                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.087571                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          22212831                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          14706272                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.400428                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         294664064                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.413568                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.876676                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               219472931     74.48%     74.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                47323652     16.06%     90.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16326172      5.54%     96.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7700976      2.61%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1753483      0.60%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  750855      0.25%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1335766      0.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      15      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     214      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           294664064                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1533221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1934861                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18682233                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.257368                       # Inst execution rate
system.cpu2.iew.exec_refs                    24716742                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6416643                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              177510307                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             25097590                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2253036                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1611337                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             9138280                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           96087582                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18300099                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1263368                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             76231733                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1075739                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3978777                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1875990                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6130316                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        98066                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          625542                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        26835                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1876                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        13099                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      9235024                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3056798                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1876                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       455319                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1479542                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 43968606                       # num instructions consuming a value
system.cpu2.iew.wb_count                     75141367                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.809368                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 35586803                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.253687                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      75189538                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                97746218                       # number of integer regfile reads
system.cpu2.int_regfile_writes               49633745                       # number of integer regfile writes
system.cpu2.ipc                              0.216723                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.216723                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100735      2.71%      2.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             50294642     64.90%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  48      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19657126     25.37%     92.98% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5442448      7.02%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              77495101                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1542578                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019905                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 329880     21.38%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                955142     61.92%     83.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               257552     16.70%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              76936928                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         451324656                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     75141355                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        126933191                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  89281342                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 77495101                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6806240                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30844392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           127840                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3654848                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     21025996                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    294664064                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.262995                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.734664                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          246137716     83.53%     83.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32031365     10.87%     94.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9646308      3.27%     97.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3567198      1.21%     98.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2033150      0.69%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             506927      0.17%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             489593      0.17%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             149723      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             102084      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      294664064                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.261633                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         13734655                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2101429                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            25097590                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            9138280                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    215                       # number of misc regfile reads
system.cpu2.numCycles                       296197285                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1819612039                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              189889275                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43495336                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5193529                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                23707233                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2797293                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                26530                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            125927668                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              99697395                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           66440711                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 49125268                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              20914267                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1875990                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             30036172                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                22945375                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       125927656                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30126                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               886                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12300258                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           883                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   383642315                       # The number of ROB reads
system.cpu2.rob.rob_writes                  197386132                       # The number of ROB writes
system.cpu2.timesIdled                          67166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.858280                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10086819                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12173580                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1325849                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14856080                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            515483                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         528363                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12880                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17107670                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18952                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050208                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           941000                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13568751                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1892154                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151360                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8266262                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58541924                       # Number of instructions committed
system.cpu3.commit.committedOps              59592346                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    261358819                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.228010                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.962608                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    237116979     90.72%     90.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12094275      4.63%     95.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4316219      1.65%     97.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3377528      1.29%     98.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       818324      0.31%     98.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       422949      0.16%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1034961      0.40%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       285430      0.11%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1892154      0.72%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    261358819                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865369                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56841043                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731606                       # Number of loads committed
system.cpu3.commit.membars                    2100506                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100506      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37246904     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781814     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4462978      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59592346                       # Class of committed instruction
system.cpu3.commit.refs                      20244804                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58541924                       # Number of Instructions Simulated
system.cpu3.committedOps                     59592346                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.513715                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.513715                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            214895634                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               404668                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9551524                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71004972                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12904589                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31882645                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                941986                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1024149                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2410995                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17107670                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12387488                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    247808252                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               234174                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      73960709                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2653670                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.064743                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13900761                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10602302                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.279898                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         263035849                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.285179                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.703953                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               214719018     81.63%     81.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30821683     11.72%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10099453      3.84%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6102248      2.32%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  934027      0.36%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  208171      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  151041      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     199      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           263035849                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1205688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              989176                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14761917                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.247677                       # Inst execution rate
system.cpu3.iew.exec_refs                    22521880                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5730614                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              171715356                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16921747                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051109                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           979209                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5970053                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67838763                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16791266                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           960667                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65446586                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                924890                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4260653                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                941986                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6493358                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        93302                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          523619                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22870                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1212                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11212                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2190141                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       456855                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1212                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       254509                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        734667                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38789386                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64539353                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824850                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31995435                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.244244                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64580802                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83001666                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43539734                       # number of integer regfile writes
system.cpu3.ipc                              0.221547                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.221547                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100720      3.16%      3.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41497088     62.49%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18076362     27.22%     92.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4732935      7.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66407253                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1536709                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.023141                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 331785     21.59%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                947321     61.65%     83.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               257599     16.76%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65843226                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         397506091                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64539341                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         76086029                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64687025                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66407253                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151738                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8246416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           119055                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           378                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3596592                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    263035849                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.252465                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.735716                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          222381358     84.54%     84.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26393559     10.03%     94.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8175622      3.11%     97.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2921756      1.11%     98.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1971438      0.75%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             471106      0.18%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             483214      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             145752      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              92044      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      263035849                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.251313                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6905070                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          772926                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16921747                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5970053                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu3.numCycles                       264241537                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1851567601                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              185720770                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39878836                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6977266                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14723031                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2462335                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                20244                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89113426                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69922492                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47093281                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31980649                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              19896475                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                941986                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29637418                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7214445                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89113414                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31995                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               879                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14183953                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           878                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   327324129                       # The number of ROB reads
system.cpu3.rob.rob_writes                  137397770                       # The number of ROB writes
system.cpu3.timesIdled                          47227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5973872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11843904                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1038715                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       124676                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52555335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5214792                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105869223                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5339468                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2385383                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3723115                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2146798                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              907                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            638                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3586991                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3586954                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2385383                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            68                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17816237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17816237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    620508928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               620508928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1404                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5973987                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5973987    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5973987                       # Request fanout histogram
system.membus.respLayer1.occupancy        32210427500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28292509005                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7105194781.250000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   44720592555.623993                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          124     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 445111253500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   148448071500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 909464932000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     19028856                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        19028856                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     19028856                       # number of overall hits
system.cpu2.icache.overall_hits::total       19028856                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        84998                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         84998                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        84998                       # number of overall misses
system.cpu2.icache.overall_misses::total        84998                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1922414500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1922414500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1922414500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1922414500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     19113854                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     19113854                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     19113854                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     19113854                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004447                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004447                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004447                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004447                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 22617.173345                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 22617.173345                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 22617.173345                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 22617.173345                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          575                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    71.875000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        77333                       # number of writebacks
system.cpu2.icache.writebacks::total            77333                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7633                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7633                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7633                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7633                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        77365                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        77365                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        77365                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        77365                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1719351500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1719351500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1719351500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1719351500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004048                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004048                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004048                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004048                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 22223.893233                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22223.893233                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 22223.893233                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22223.893233                       # average overall mshr miss latency
system.cpu2.icache.replacements                 77333                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     19028856                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       19028856                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        84998                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        84998                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1922414500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1922414500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     19113854                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     19113854                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004447                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004447                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 22617.173345                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 22617.173345                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7633                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7633                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        77365                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        77365                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1719351500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1719351500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 22223.893233                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22223.893233                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989355                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           18734039                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            77333                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           242.251548                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349507000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989355                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999667                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999667                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         38305073                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        38305073                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17252212                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17252212                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17252212                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17252212                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5061233                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5061233                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5061233                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5061233                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 655178681885                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 655178681885                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 655178681885                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 655178681885                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22313445                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22313445                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22313445                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22313445                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.226824                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.226824                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.226824                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.226824                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 129450.408998                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 129450.408998                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 129450.408998                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 129450.408998                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9572789                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       316426                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           101450                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3684                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    94.359675                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    85.891965                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1376671                       # number of writebacks
system.cpu2.dcache.writebacks::total          1376671                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4098151                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4098151                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4098151                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4098151                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       963082                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       963082                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       963082                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       963082                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 118946655484                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 118946655484                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 118946655484                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 118946655484                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043162                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043162                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043162                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043162                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 123506.259575                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 123506.259575                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 123506.259575                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 123506.259575                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1376671                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14379812                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14379812                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2902808                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2902808                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 300301089000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 300301089000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17282620                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17282620                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.167961                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.167961                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103451.929649                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103451.929649                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2364834                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2364834                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       537974                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       537974                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60589388000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60589388000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031128                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031128                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 112625.123147                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112625.123147                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2872400                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2872400                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2158425                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2158425                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 354877592885                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 354877592885                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030825                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030825                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.429040                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.429040                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 164415.067878                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 164415.067878                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1733317                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1733317                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       425108                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       425108                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  58357267484                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  58357267484                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084501                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084501                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 137276.333271                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 137276.333271                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          338                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          338                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          249                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          249                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6125000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6125000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.424191                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.424191                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24598.393574                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24598.393574                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          121                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          128                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          128                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3879000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3879000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.218058                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.218058                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 30304.687500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30304.687500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          212                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          179                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       944500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       944500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.457801                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.457801                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5276.536313                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5276.536313                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          173                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       800500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       800500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.442455                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.442455                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4627.167630                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4627.167630                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       503000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       503000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       474000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       474000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634814                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634814                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415396                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415396                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46855196500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46855196500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050210                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050210                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395536                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395536                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112796.455671                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112796.455671                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415396                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415396                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46439800500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46439800500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395536                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395536                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111796.455671                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111796.455671                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.911544                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19265282                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1378367                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.976889                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349518500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.911544                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.934736                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.934736                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48107660                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48107660                       # Number of data accesses
system.cpu3.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7344732412.698413                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   45067590489.045067                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 445111562000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   132476719500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 925436284000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12330338                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12330338                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12330338                       # number of overall hits
system.cpu3.icache.overall_hits::total       12330338                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        57150                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         57150                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        57150                       # number of overall misses
system.cpu3.icache.overall_misses::total        57150                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1403264500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1403264500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1403264500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1403264500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12387488                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12387488                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12387488                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12387488                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004614                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004614                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004614                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004614                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 24554.059493                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24554.059493                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 24554.059493                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24554.059493                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          377                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    94.250000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52266                       # number of writebacks
system.cpu3.icache.writebacks::total            52266                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4852                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4852                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4852                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4852                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52298                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52298                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52298                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52298                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1261188000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1261188000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1261188000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1261188000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004222                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004222                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004222                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004222                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 24115.415503                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 24115.415503                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 24115.415503                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 24115.415503                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52266                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12330338                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12330338                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        57150                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        57150                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1403264500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1403264500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12387488                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12387488                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004614                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004614                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 24554.059493                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24554.059493                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4852                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4852                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52298                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52298                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1261188000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1261188000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004222                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004222                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 24115.415503                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 24115.415503                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989192                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11802004                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52266                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           225.806528                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        356028000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989192                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999662                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999662                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24827274                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24827274                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15425234                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15425234                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15425234                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15425234                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4931910                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4931910                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4931910                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4931910                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 629256187049                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 629256187049                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 629256187049                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 629256187049                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20357144                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20357144                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20357144                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20357144                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.242269                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.242269                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.242269                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.242269                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 127588.740883                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 127588.740883                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 127588.740883                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 127588.740883                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9377773                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       324063                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            96800                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3672                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    96.877820                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    88.252451                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1255979                       # number of writebacks
system.cpu3.dcache.writebacks::total          1255979                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4033420                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4033420                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4033420                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4033420                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       898490                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       898490                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       898490                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       898490                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 111737460051                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 111737460051                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 111737460051                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 111737460051                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044136                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044136                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044136                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044136                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 124361.384157                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 124361.384157                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 124361.384157                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 124361.384157                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1255979                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13035857                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13035857                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2858729                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2858729                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 293183424000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 293183424000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15894586                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15894586                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.179856                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.179856                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102557.263735                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102557.263735                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2346494                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2346494                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       512235                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       512235                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  58509755000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  58509755000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032227                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032227                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 114224.438002                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114224.438002                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2389377                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2389377                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2073181                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2073181                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 336072763049                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 336072763049                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462558                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462558                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.464572                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.464572                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 162104.882810                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 162104.882810                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1686926                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1686926                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386255                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386255                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  53227705051                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  53227705051                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086555                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086555                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 137804.572241                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 137804.572241                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          323                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          239                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          239                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      7156500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7156500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.425267                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.425267                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29943.514644                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29943.514644                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          116                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          123                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          123                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3934500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3934500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.218861                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.218861                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 31987.804878                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31987.804878                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          221                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          221                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          162                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1060500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1060500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.422977                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.422977                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6546.296296                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6546.296296                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          159                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       927500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       927500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.415144                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.415144                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5833.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5833.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       409500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       409500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       383500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       383500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691189                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691189                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359019                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359019                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39562215000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39562215000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050208                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050208                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341855                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341855                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110195.323924                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110195.323924                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359019                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359019                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39203196000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39203196000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341855                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341855                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109195.323924                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109195.323924                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.126212                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17373158                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1257371                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.817050                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        356039500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.126212                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.847694                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.847694                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44073990                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44073990                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       425962000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   612075944.646373                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        99000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1723440000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1052375497500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5537506000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203534973                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203534973                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203534973                       # number of overall hits
system.cpu0.icache.overall_hits::total      203534973                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29526528                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29526528                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29526528                       # number of overall misses
system.cpu0.icache.overall_misses::total     29526528                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 376621862996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 376621862996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 376621862996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 376621862996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    233061501                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    233061501                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    233061501                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    233061501                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.126690                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.126690                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.126690                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.126690                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12755.372491                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12755.372491                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12755.372491                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12755.372491                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2336                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.855072                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26395998                       # number of writebacks
system.cpu0.icache.writebacks::total         26395998                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3130497                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3130497                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3130497                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3130497                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26396031                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26396031                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26396031                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26396031                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 323928246996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 323928246996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 323928246996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 323928246996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113258                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113258                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113258                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113258                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12271.854318                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12271.854318                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12271.854318                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12271.854318                       # average overall mshr miss latency
system.cpu0.icache.replacements              26395998                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203534973                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203534973                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29526528                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29526528                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 376621862996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 376621862996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    233061501                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    233061501                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.126690                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.126690                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12755.372491                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12755.372491                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3130497                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3130497                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26396031                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26396031                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 323928246996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 323928246996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113258                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113258                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12271.854318                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12271.854318                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229929505                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26395998                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.710771                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        492519032                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       492519032                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    494952975                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       494952975                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    494952975                       # number of overall hits
system.cpu0.dcache.overall_hits::total      494952975                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     34459457                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      34459457                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     34459457                       # number of overall misses
system.cpu0.dcache.overall_misses::total     34459457                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1392917826661                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1392917826661                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1392917826661                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1392917826661                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529412432                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529412432                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529412432                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529412432                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.065090                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.065090                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.065090                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065090                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 40421.931972                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40421.931972                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 40421.931972                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40421.931972                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     24095212                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       338240                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           402725                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3649                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.830435                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.693889                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22237885                       # number of writebacks
system.cpu0.dcache.writebacks::total         22237885                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12686078                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12686078                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12686078                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12686078                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21773379                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21773379                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21773379                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21773379                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 481356059851                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 481356059851                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 481356059851                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 481356059851                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041127                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041127                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041127                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041127                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22107.549768                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22107.549768                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22107.549768                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22107.549768                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22237885                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    356750637                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      356750637                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     26409555                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26409555                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 844944995500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 844944995500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    383160192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    383160192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.068926                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.068926                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31993.912639                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31993.912639                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7196351                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7196351                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19213204                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19213204                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 363621128000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 363621128000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050144                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050144                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18925.585134                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18925.585134                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138202338                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138202338                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8049902                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8049902                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 547972831161                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 547972831161                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252240                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252240                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055041                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055041                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68071.987853                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68071.987853                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5489727                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5489727                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2560175                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2560175                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 117734931851                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 117734931851                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017505                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017505                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45987.064107                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45987.064107                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2297                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2297                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1846                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1846                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11526500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11526500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.445571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.445571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6244.041170                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6244.041170                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1777                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1777                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           69                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1483500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1483500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016655                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016655                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        21500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        21500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          309                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          309                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3254500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3254500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4042                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4042                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.076447                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.076447                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10532.362460                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10532.362460                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          303                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          303                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2954500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2954500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074963                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074963                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9750.825083                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9750.825083                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        27000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        27000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        24000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        24000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584714                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584714                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465734                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465734                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52855234500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52855234500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050448                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050448                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443367                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443367                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113488.030721                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113488.030721                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465734                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465734                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52389500500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52389500500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443367                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443367                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112488.030721                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112488.030721                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.992392                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          517783247                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22238912                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.282760                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.992392                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999762                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1083181074                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1083181074                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26327353                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20042598                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               65634                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              138984                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               68941                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              134093                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               45646                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              127669                       # number of demand (read+write) hits
system.l2.demand_hits::total                 46950918                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26327353                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20042598                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              65634                       # number of overall hits
system.l2.overall_hits::.cpu1.data             138984                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              68941                       # number of overall hits
system.l2.overall_hits::.cpu2.data             134093                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              45646                       # number of overall hits
system.l2.overall_hits::.cpu3.data             127669                       # number of overall hits
system.l2.overall_hits::total                46950918                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             68677                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2194842                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13467                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1316671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              8424                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1242893                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              6652                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1128476                       # number of demand (read+write) misses
system.l2.demand_misses::total                5980102                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            68677                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2194842                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13467                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1316671                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             8424                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1242893                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             6652                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1128476                       # number of overall misses
system.l2.overall_misses::total               5980102                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6057509000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 247188087495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1327152500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 166906594497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    815400000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 161180755999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    657617500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 147010764500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     731143881491                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6057509000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 247188087495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1327152500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 166906594497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    815400000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 161180755999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    657617500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 147010764500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    731143881491                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26396030                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22237440                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           79101                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1455655                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           77365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1376986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52298                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1256145                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52931020                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26396030                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22237440                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          79101                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1455655                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          77365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1376986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52298                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1256145                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52931020                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002602                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.098700                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.170251                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.904521                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.108886                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.902618                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.127194                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.898364                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002602                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.098700                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.170251                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.904521                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.108886                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.902618                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.127194                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.898364                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88202.877237                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112622.269619                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98548.488899                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 126764.084951                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96794.871795                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 129681.924348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 98860.117258                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 130273.718271                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122262.777707                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88202.877237                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112622.269619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98548.488899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 126764.084951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96794.871795                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 129681.924348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 98860.117258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 130273.718271                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122262.777707                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3723116                       # number of writebacks
system.l2.writebacks::total                   3723116                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            915                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            951                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1245                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1032                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1048                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1018                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            773                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            780                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                7762                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           915                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           951                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1245                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1032                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1048                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1018                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           773                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           780                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               7762                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        67762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2193891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1315639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1241875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1127696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5972340                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        67762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2193891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1315639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1241875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1127696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5972340                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5318174000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 225185704995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1119304000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 153681218997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    670507500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 148693230999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    547688000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 135680735000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 670896563491                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5318174000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 225185704995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1119304000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 153681218997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    670507500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 148693230999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    547688000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 135680735000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 670896563491                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.098658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.154511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.903812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.095340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.901879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.112413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.897743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112833                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.098658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.154511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.903812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.095340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.901879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.112413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.897743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112833                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78483.132139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102642.157243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91581.083292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116811.084953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90903.945228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 119732.848313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93160.061235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 120316.765334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112333.953441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78483.132139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102642.157243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91581.083292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116811.084953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90903.945228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 119732.848313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93160.061235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 120316.765334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112333.953441                       # average overall mshr miss latency
system.l2.replacements                       11205992                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5806580                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5806580                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5806580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5806580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46677483                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46677483                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46677483                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46677483                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  122                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 81                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       636000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       845500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              203                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.951220                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.288462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.210526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.283019                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.399015                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16307.692308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4066.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         9900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10438.271605                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       791500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       305000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       239500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       299500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1635500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.951220                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.288462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.210526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.283019                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.399015                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20294.871795                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19958.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19966.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20191.358025                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 73                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           68                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               95                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           79                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            168                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.860759                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.448276                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.192308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.264706                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.565476                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           68                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           95                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1342500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       271000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       102000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       182000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1897500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.860759                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.448276                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.192308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.264706                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.565476                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19742.647059                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20846.153846                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20222.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19973.684211                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1778762                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            40924                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            45162                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            48866                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1913714                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1246089                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         851048                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         794293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         695526                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3586956                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 145246280995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 107773274997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102700944999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  90446484500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  446166985491                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3024851                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       891972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       839455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       744392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5500670                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.411951                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.954120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.946201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.934354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.652094                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116561.723115                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 126635.953550                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129298.564886                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 130040.407548                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124385.965563                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1246089                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       851048                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       794293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       695526                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3586956                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 132785420995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  99262794997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94758014999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  83491224500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 410297455491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.411951                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.954120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.946201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.934354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.652094                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106561.747191                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 116635.953550                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119298.564886                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 120040.407548                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114385.973926                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26327353                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         65634                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         68941                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         45646                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26507574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        68677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13467                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         8424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         6652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            97220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6057509000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1327152500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    815400000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    657617500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8857679000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26396030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        79101                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        77365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26604794                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.170251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.108886                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.127194                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88202.877237                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98548.488899                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96794.871795                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 98860.117258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91109.637935                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          915                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1245                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1048                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          773                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3981                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        67762                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12222                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7376                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5879                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        93239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5318174000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1119304000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    670507500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    547688000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7655673500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.154511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.095340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.112413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003505                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78483.132139                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91581.083292                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90903.945228                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93160.061235                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82108.061005                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18263836                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        98060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        88931                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        78803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18529630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       948753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       465623                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       448600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       432950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2295926                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 101941806500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  59133319500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58479811000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  56564280000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 276119217000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19212589                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       563683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       537531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       511753                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20825556                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.049382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.826037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.834557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.846014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.110246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107448.204643                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 126998.278650                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 130360.702185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 130648.527544                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120264.859146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          951                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1032                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1018                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          780                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3781                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       947802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       464591                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       447582                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       432170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2292145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  92400284000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  54418424000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53935216000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  52189510500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 252943434500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.049332                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.824206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.832663                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.844489                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.110064                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97489.015638                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117131.894505                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 120503.541251                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 120761.530185                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110352.283342                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           52                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              68                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           54                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            70                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.962963                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.971429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           52                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           68                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1016000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       173500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        96500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        38000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1324000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.962963                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.971429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19538.461538                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19277.777778                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19300                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19470.588235                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999909                       # Cycle average of tags in use
system.l2.tags.total_refs                   105407478                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11205994                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.406348                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.075893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.734829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.384425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.035086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.362227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.028968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.244752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.019050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.114679                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.469936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.073982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.396632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.021285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.019449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 854530250                       # Number of tag accesses
system.l2.tags.data_accesses                854530250                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4336704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     140409024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        782208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84200896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        472064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      79480000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        376256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      72172544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          382229696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4336704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       782208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       472064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       376256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5967232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    238279360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       238279360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          67761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2193891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1315639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1241875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1127696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5972339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3723115                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3723115                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4099301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        132722656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           739388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79591512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           446222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         75129051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           355659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68221625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             361305414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4099301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       739388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       446222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       355659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5640570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225235307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225235307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225235307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4099301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       132722656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          739388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79591512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          446222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        75129051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          355659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68221625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            586540721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3720619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     67761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2188909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1312619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1238067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1123756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004084976750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230376                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230376                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11875862                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3504843                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5972339                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3723115                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5972339                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3723115                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15750                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2496                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            346692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            351742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            393372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            535300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            367153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            359508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            367905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            354817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            352227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            346239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           421163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           345891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           360309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           350215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           349009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           355047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            232965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232712                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 309802009000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29782945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            421488052750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52009.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70759.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2052131                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1612126                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5972339                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3723115                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1690077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1535384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1045674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  521874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  192395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  147644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  162455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  174802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  163776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  128737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  75273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  45518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  23041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 137560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 193903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 224334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 232804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 235174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 236739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 240404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 245985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 244339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 241317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 237814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 224033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 230168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  13164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  16535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  19568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  22599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  24406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  24569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  23705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  21372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  20425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  19909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  19546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  19811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  20101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  23345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      8                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6012926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    103.001109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.068989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.749437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4725862     78.60%     78.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1023975     17.03%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        67639      1.12%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31083      0.52%     97.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24079      0.40%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18286      0.30%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14323      0.24%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11326      0.19%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        96353      1.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6012926                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.855927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.111367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    295.580079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230371    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230376                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.150120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.140566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.581734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214523     93.12%     93.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1295      0.56%     93.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11431      4.96%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2339      1.02%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              592      0.26%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              148      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               35      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230376                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              381221696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1008000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238118400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               382229696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            238279360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       360.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    361.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1057912848500                       # Total gap between requests
system.mem_ctrls.avgGap                     109114.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4336704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    140090176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       782208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     84007616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       472064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     79236288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       376256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     71920384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238118400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4099301.157706206664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132421262.936106830835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 739387.830012621707                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79408813.127420842648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 446221.946831377631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 74898680.456573098898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 355658.734466061404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 67983268.720640137792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225083158.267465233803                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        67761                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2193891                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1315639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1241875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5879                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1127696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3723115                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2508181750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 133787308000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    604051750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  98629951000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    359341750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  96751819750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    300060250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  88547338500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25604065219500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37015.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60981.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49423.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74967.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48717.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     77907.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51039.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78520.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6877054.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    37.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21135578100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11233814790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20563914000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9713652660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83510522160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     211993732530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     227717555520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       585868769760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.796737                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 589151655250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35325940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 433435408250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21796756380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11585239380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21966131460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9707879340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83510522160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     415192868370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      56602493760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       620361890850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        586.401612                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 142577062000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35325940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 880010001500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6591300996.350365                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   43253114461.517998                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          133     97.08%     97.08% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     97.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.73%     99.27% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.73%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 445111534500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   154904767000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 903008236500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14633588                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14633588                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14633588                       # number of overall hits
system.cpu1.icache.overall_hits::total       14633588                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        88673                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         88673                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        88673                       # number of overall misses
system.cpu1.icache.overall_misses::total        88673                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2465255499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2465255499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2465255499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2465255499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14722261                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14722261                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14722261                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14722261                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006023                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006023                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006023                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006023                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27801.647615                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27801.647615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27801.647615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27801.647615                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          834                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   119.142857                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        79069                       # number of writebacks
system.cpu1.icache.writebacks::total            79069                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9572                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9572                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9572                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9572                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        79101                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        79101                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        79101                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        79101                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2197872499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2197872499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2197872499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2197872499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005373                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005373                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005373                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005373                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27785.647451                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27785.647451                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27785.647451                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27785.647451                       # average overall mshr miss latency
system.cpu1.icache.replacements                 79069                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14633588                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14633588                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        88673                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        88673                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2465255499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2465255499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14722261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14722261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006023                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006023                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27801.647615                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27801.647615                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9572                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9572                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        79101                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        79101                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2197872499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2197872499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005373                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005373                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27785.647451                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27785.647451                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989521                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14242048                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            79069                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           180.121767                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342310000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989521                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999673                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999673                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29523623                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29523623                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18282720                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18282720                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18282720                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18282720                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5217989                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5217989                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5217989                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5217989                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 645219948779                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 645219948779                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 645219948779                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 645219948779                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23500709                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23500709                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23500709                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23500709                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.222035                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222035                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.222035                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222035                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 123652.991369                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123652.991369                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 123652.991369                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123652.991369                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9700268                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       303264                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           103173                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3552                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    94.019443                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.378378                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1455540                       # number of writebacks
system.cpu1.dcache.writebacks::total          1455540                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4207112                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4207112                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4207112                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4207112                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1010877                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1010877                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1010877                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1010877                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 121075873513                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 121075873513                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 121075873513                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 121075873513                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043015                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043015                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043015                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043015                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 119773.101488                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 119773.101488                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 119773.101488                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 119773.101488                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1455540                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15286125                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15286125                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2991277                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2991277                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 301228091500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 301228091500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18277402                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18277402                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.163660                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.163660                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100702.172183                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100702.172183                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2427162                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2427162                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       564115                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       564115                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  61401552000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  61401552000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030864                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030864                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108845.806263                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108845.806263                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2996595                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2996595                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2226712                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2226712                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 343991857279                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 343991857279                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5223307                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5223307                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426303                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426303                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 154484.215866                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 154484.215866                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1779950                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1779950                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446762                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446762                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  59674321513                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  59674321513                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085532                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085532                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 133570.718891                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 133570.718891                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          342                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          342                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          216                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          216                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6451000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6451000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.387097                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.387097                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29865.740741                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29865.740741                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          112                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          112                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3789000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3789000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.200717                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.200717                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 33830.357143                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33830.357143                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          222                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          222                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          167                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1091500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1091500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.429306                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.429306                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6535.928144                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6535.928144                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       957500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       957500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.424165                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.424165                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5803.030303                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5803.030303                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       541000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       541000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       510000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       510000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603811                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603811                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446414                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446414                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50669507500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50669507500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050225                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050225                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425065                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425065                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113503.401551                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113503.401551                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446414                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446414                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50223093500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50223093500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425065                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425065                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112503.401551                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112503.401551                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.652478                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20343507                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1457163                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.961037                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342321500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.652478                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.895390                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.895390                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50560957                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50560957                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1057913003500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47432726                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9529696                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47124161                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7482876                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1029                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           711                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1740                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           89                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           89                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5503839                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5503836                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26604795                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20827934                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           70                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           70                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79188058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66714982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       237271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4368869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       232063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4132536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       156862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3770024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158800665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3378689728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2846420608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10122880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186316480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9900672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176234048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6692096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160775936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6775152448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11212998                       # Total snoops (count)
system.tol2bus.snoopTraffic                 238640192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         64144473                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.108709                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.379682                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               58141823     90.64%     90.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5496522      8.57%     99.21% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 123009      0.19%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 301922      0.47%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  81197      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           64144473                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105865373458                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2069603729                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         116651164                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1887944102                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          78914954                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33360696285                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39631523843                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2187859090                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         119362430                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1103304905000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 941521                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746164                       # Number of bytes of host memory used
host_op_rate                                   944170                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1639.30                       # Real time elapsed on the host
host_tick_rate                               27689793                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543436717                       # Number of instructions simulated
sim_ops                                    1547778034                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045392                       # Number of seconds simulated
sim_ticks                                 45391901500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.040168                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15180454                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15327573                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1596550                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18932295                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21368                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          35674                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14306                       # Number of indirect misses.
system.cpu0.branchPred.lookups               19039151                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6932                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2191                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1582412                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7228321                       # Number of branches committed
system.cpu0.commit.bw_lim_events               350235                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          70898                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25957794                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26582538                       # Number of instructions committed
system.cpu0.commit.committedOps              26614904                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     78484285                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.339111                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.935543                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     63249991     80.59%     80.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9892005     12.60%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2999690      3.82%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       787532      1.00%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       637252      0.81%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       418167      0.53%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       126691      0.16%     99.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22722      0.03%     99.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       350235      0.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     78484285                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44086                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26548388                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5575749                       # Number of loads committed
system.cpu0.commit.membars                      48659                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        49082      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18192285     68.35%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4743      0.02%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5577540     20.96%     89.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2787823     10.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26614904                       # Class of committed instruction
system.cpu0.commit.refs                       8365985                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26582538                       # Number of Instructions Simulated
system.cpu0.committedOps                     26614904                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.371061                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.371061                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             31192475                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                14694                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13319933                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57821892                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7241179                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41847564                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1584312                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                28513                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               614402                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   19039151                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4710822                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     74405593                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                40416                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          438                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65947259                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3196906                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.212464                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6475338                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15201822                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.735925                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          82479932                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.801686                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.775451                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                30845264     37.40%     37.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39832150     48.29%     85.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9581014     11.62%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2055294      2.49%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   52311      0.06%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13874      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   52938      0.06%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    9996      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   37091      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            82479932                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1862                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1346                       # number of floating regfile writes
system.cpu0.idleCycles                        7131419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1829497                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11950933                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.502081                       # Inst execution rate
system.cpu0.iew.exec_refs                    15405709                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4499755                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               23044107                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10818062                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             39365                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           998358                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5688836                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           52559738                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10905954                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1136925                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44992115                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 35023                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1976765                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1584312                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2132401                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        72892                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5241                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          172                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5242313                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2898600                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           205                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       837960                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        991537                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22239564                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41630428                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739705                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16450716                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.464566                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42550408                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65280249                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26096815                       # number of integer regfile writes
system.cpu0.ipc                              0.296643                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.296643                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            50807      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30329629     65.75%     65.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5531      0.01%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1364      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                849      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            11006508     23.86%     89.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4733022     10.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            414      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           254      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46129040                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2196                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4375                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2166                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2241                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     376062                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008152                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 302581     80.46%     80.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    93      0.02%     80.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     51      0.01%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     80.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 47586     12.65%     93.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                25734      6.84%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46452099                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         175348279                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41628262                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         78502515                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  52445152                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46129040                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             114586                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25944836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           238580                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         43688                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15724969                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     82479932                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.559276                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.890394                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           49962741     60.58%     60.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24011998     29.11%     89.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5751017      6.97%     96.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1316776      1.60%     98.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             960896      1.17%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             129502      0.16%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             269246      0.33%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              63938      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13818      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       82479932                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.514768                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            58543                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            7560                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10818062                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5688836                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3952                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        89611351                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1172465                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               25617974                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16590407                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                197170                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8843698                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                612856                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 1153                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             83403427                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              55639980                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33657713                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40443715                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                747981                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1584312                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2062620                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                17067310                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1892                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        83401535                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3927613                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             37281                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1460443                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         37442                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   130686572                       # The number of ROB reads
system.cpu0.rob.rob_writes                  109141220                       # The number of ROB writes
system.cpu0.timesIdled                          75537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1721                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.440108                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15211946                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15297596                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1532311                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18596491                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              8803                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12168                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3365                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18651425                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          985                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1865                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1516392                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7035673                       # Number of branches committed
system.cpu1.commit.bw_lim_events               336188                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          67439                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25309950                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25430469                       # Number of instructions committed
system.cpu1.commit.committedOps              25462454                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     73878318                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.344654                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.939632                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     59252499     80.20%     80.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9519529     12.89%     93.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2843008      3.85%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       835290      1.13%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       556841      0.75%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       396570      0.54%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       117430      0.16%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        20963      0.03%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       336188      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     73878318                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11366                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25404229                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5406725                       # Number of loads committed
system.cpu1.commit.membars                      48039                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        48039      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17627147     69.23%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5408590     21.24%     90.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2378258      9.34%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25462454                       # Class of committed instruction
system.cpu1.commit.refs                       7786848                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25430469                       # Number of Instructions Simulated
system.cpu1.committedOps                     25462454                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.115452                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.115452                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             28919502                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                16596                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13290275                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55840831                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5866978                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40885464                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1517306                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                31739                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               579555                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18651425                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4555758                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     71248571                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                28489                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63937572                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3066450                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.235416                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4986999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15220749                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.807013                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          77768805                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.826258                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.777791                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                27519921     35.39%     35.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38960692     50.10%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9118640     11.73%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1984157      2.55%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   30744      0.04%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    5694      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  113302      0.15%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    9861      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   25794      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            77768805                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1458604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1758275                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11673179                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.547353                       # Inst execution rate
system.cpu1.iew.exec_refs                    14547301                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3932136                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               22702959                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10543397                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             42154                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           936743                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5061710                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50759538                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10615165                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1064439                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43365327                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 29759                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1378893                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1517306                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1534223                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        46027                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             144                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5136672                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2681587                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       771707                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        986568                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21663282                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40119764                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740418                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16039889                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.506387                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41012152                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62858364                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25386314                       # number of integer regfile writes
system.cpu1.ipc                              0.320981                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.320981                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            48943      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29560660     66.53%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 433      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10709616     24.10%     90.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4109834      9.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44429766                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     345223                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007770                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 303029     87.78%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 40467     11.72%     99.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1727      0.50%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44726046                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         167203907                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40119764                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         76056632                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50639169                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44429766                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             120369                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25297084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           230347                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         52930                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15260424                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     77768805                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.571306                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.893976                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           46425795     59.70%     59.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23105488     29.71%     89.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5605490      7.21%     96.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1282707      1.65%     98.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             912222      1.17%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              94430      0.12%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             267358      0.34%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              62529      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              12786      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       77768805                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.560788                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            43402                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1538                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10543397                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5061710                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    904                       # number of misc regfile reads
system.cpu1.numCycles                        79227409                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    11464144                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24662106                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16023161                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                195907                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7391463                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                629445                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1386                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80435803                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53702678                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32776433                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39530985                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 34120                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1517306                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1352695                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16753272                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        80435803                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3314250                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             42172                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1201876                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         42206                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   124308761                       # The number of ROB reads
system.cpu1.rob.rob_writes                  105435481                       # The number of ROB writes
system.cpu1.timesIdled                          16128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.714198                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15478955                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15523321                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1360146                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17758191                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8486                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13160                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4674                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17815858                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1068                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1942                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1329285                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7052997                       # Number of branches committed
system.cpu2.commit.bw_lim_events               417507                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          72696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24091458                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25341969                       # Number of instructions committed
system.cpu2.commit.committedOps              25376469                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     73741565                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.344127                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.974317                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     59618516     80.85%     80.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9210743     12.49%     93.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2492101      3.38%     96.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       972048      1.32%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       392217      0.53%     98.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       495918      0.67%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       120739      0.16%     99.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        21776      0.03%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       417507      0.57%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     73741565                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11588                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25314795                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5431407                       # Number of loads committed
system.cpu2.commit.membars                      51719                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        51719      0.20%      0.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17675221     69.65%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5433349     21.41%     91.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2215760      8.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25376469                       # Class of committed instruction
system.cpu2.commit.refs                       7649109                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25341969                       # Number of Instructions Simulated
system.cpu2.committedOps                     25376469                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.108421                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.108421                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             29816995                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                31120                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13551733                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              53991860                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6349622                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39332667                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1330368                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                76934                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               592253                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17815858                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5400756                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70205559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                33418                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      61724291                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2722458                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.226166                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5855069                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15487441                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.783567                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77421905                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.800295                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.763883                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28740908     37.12%     37.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37562581     48.52%     85.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9380634     12.12%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1596362      2.06%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   25150      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13486      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   68147      0.09%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6555      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28082      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77421905                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1351601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1547935                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11470384                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.540747                       # Inst execution rate
system.cpu2.iew.exec_refs                    14192210                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3650917                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               22912348                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10367177                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             43405                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           752951                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4514161                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49455188                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10541293                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           942180                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42596500                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 35980                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1376557                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1330368                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1544526                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        61437                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             105                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4935770                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2296459                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       589069                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        958866                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21382289                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39450962                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.735557                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15727885                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.500815                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40273363                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61621211                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25129403                       # number of integer regfile writes
system.cpu2.ipc                              0.321707                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.321707                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            52790      0.12%      0.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29105045     66.85%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 823      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10632379     24.42%     91.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3747363      8.61%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43538680                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     397364                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009127                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 339259     85.38%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     85.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 56991     14.34%     99.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1114      0.28%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43883254                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         165130322                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39450962                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73533919                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49327379                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43538680                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             127809                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24078719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           233693                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         55113                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14240968                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77421905                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.562356                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.905897                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           47040545     60.76%     60.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22320914     28.83%     89.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5419141      7.00%     96.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1136292      1.47%     98.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1030801      1.33%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              88859      0.11%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             307579      0.40%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              64557      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              13217      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77421905                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.552707                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            51314                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1766                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10367177                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4514161                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1071                       # number of misc regfile reads
system.cpu2.numCycles                        78773506                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    11918960                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               24853960                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16080148                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                197969                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7700476                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                611865                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  765                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             77665539                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52027602                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           32265735                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38182534                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 19859                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1330368                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1315913                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16185587                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        77665539                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4038654                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             42000                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1167240                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         42033                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   122784575                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102616371                       # The number of ROB writes
system.cpu2.timesIdled                          15833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.502247                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               14473769                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14546173                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           968973                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15848664                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10026                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12246                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2220                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15903506                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          972                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          2016                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           955460                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7055029                       # Number of branches committed
system.cpu3.commit.bw_lim_events               715848                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          78547                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20797583                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25156550                       # Number of instructions committed
system.cpu3.commit.committedOps              25193988                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     70144263                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.359174                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.102158                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     57571726     82.08%     82.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8092477     11.54%     93.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1830371      2.61%     96.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       934616      1.33%     97.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       263470      0.38%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       585982      0.84%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       122064      0.17%     98.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        27709      0.04%     98.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       715848      1.02%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     70144263                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11598                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25127578                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5425882                       # Number of loads committed
system.cpu3.commit.membars                      56118                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        56118      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17677583     70.17%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5427898     21.54%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2031969      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25193988                       # Class of committed instruction
system.cpu3.commit.refs                       7459867                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25156550                       # Number of Instructions Simulated
system.cpu3.committedOps                     25193988                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.966102                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.966102                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30266660                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                13863                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12902393                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49467023                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6382163                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 35040804                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                956527                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                31056                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               592343                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15903506                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5940750                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     65905450                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                33801                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      55874098                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1940080                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.213135                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6362930                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          14483795                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.748813                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          73238497                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.766339                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.764910                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29308266     40.02%     40.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33332412     45.51%     85.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9464667     12.92%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  983496      1.34%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   25579      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    7165      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   75687      0.10%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8798      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   32427      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            73238497                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1378391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1123005                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10859565                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.541688                       # Inst execution rate
system.cpu3.iew.exec_refs                    13478577                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3346020                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               23132762                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9748964                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             43858                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           430082                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3880603                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           45978209                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10132557                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           746071                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             40419087                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 60211                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1359633                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                956527                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1537883                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        78699                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              70                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4323082                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1846618                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       363408                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        759597                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20766805                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37526408                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.723759                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15030170                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.502921                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38177951                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58492711                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23947686                       # number of integer regfile writes
system.cpu3.ipc                              0.337143                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.337143                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            57178      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27492848     66.79%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 318      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10217502     24.82%     91.75% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3397032      8.25%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              41165158                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     521412                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012666                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 424407     81.40%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     81.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 95917     18.40%     99.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1088      0.21%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41629392                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156308904                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37526408                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         66762437                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  45846913                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 41165158                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             131296                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20784221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           218679                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         52749                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     11978559                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     73238497                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.562070                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.952653                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45441750     62.05%     62.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20207353     27.59%     89.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4825471      6.59%     96.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1014653      1.39%     97.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1121314      1.53%     99.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             122551      0.17%     99.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             394247      0.54%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              89853      0.12%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              21305      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       73238497                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.551687                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            61469                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            5940                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9748964                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3880603                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1060                       # number of misc regfile reads
system.cpu3.numCycles                        74616888                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16075351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               25062115                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16076412                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                166305                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7366047                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                587427                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  783                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             71287956                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              47856097                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           30128162                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34283310                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 48584                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                956527                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1280910                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14051750                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        71287956                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4289588                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             42889                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1273924                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         43049                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   115413330                       # The number of ROB reads
system.cpu3.rob.rob_writes                   95077555                       # The number of ROB writes
system.cpu3.timesIdled                          15720                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2083774                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4137330                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       121499                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        35208                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2122833                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2007091                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4336288                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2042299                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1601557                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       930032                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1123849                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4207                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3137                       # Transaction distribution
system.membus.trans_dist::ReadExReq            474498                       # Transaction distribution
system.membus.trans_dist::ReadExResp           474274                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1601558                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            49                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6213161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6213161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    192375232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               192375232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6263                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2083449                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2083449    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2083449                       # Request fanout histogram
system.membus.respLayer1.occupancy        11037946000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8357144529                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1002                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          502                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11962946.215139                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19665094.857680                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          502    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    103507000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            502                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39386502500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6005399000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5383822                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5383822                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5383822                       # number of overall hits
system.cpu2.icache.overall_hits::total        5383822                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16934                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16934                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16934                       # number of overall misses
system.cpu2.icache.overall_misses::total        16934                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1087294000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1087294000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1087294000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1087294000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5400756                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5400756                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5400756                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5400756                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003135                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003135                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003135                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003135                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64207.747726                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64207.747726                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64207.747726                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64207.747726                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2498                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    75.696970                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15769                       # number of writebacks
system.cpu2.icache.writebacks::total            15769                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1165                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1165                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1165                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1165                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15769                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15769                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15769                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15769                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    996971000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    996971000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    996971000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    996971000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002920                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002920                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002920                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002920                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63223.476441                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63223.476441                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63223.476441                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63223.476441                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15769                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5383822                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5383822                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16934                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16934                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1087294000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1087294000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5400756                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5400756                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003135                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003135                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64207.747726                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64207.747726                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1165                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1165                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15769                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15769                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    996971000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    996971000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002920                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002920                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63223.476441                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63223.476441                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5771773                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15801                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           365.278970                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10817281                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10817281                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6903906                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6903906                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6903906                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6903906                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5442518                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5442518                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5442518                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5442518                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 467463231369                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 467463231369                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 467463231369                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 467463231369                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12346424                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12346424                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12346424                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12346424                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.440817                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.440817                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.440817                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.440817                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85890.984902                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85890.984902                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85890.984902                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85890.984902                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1543375                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      4081771                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18984                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          45509                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    81.298725                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    89.691512                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       496106                       # number of writebacks
system.cpu2.dcache.writebacks::total           496106                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4943002                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4943002                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4943002                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4943002                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       499516                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       499516                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       499516                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       499516                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55404679483                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55404679483                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55404679483                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55404679483                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.040458                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040458                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.040458                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040458                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110916.726357                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110916.726357                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110916.726357                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110916.726357                       # average overall mshr miss latency
system.cpu2.dcache.replacements                496106                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5470739                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5470739                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4677889                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4677889                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 407824472000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 407824472000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10148628                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10148628                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.460938                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.460938                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87181.305927                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87181.305927                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4289796                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4289796                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       388093                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       388093                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  43393795000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43393795000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.038241                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038241                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111812.877326                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111812.877326                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1433167                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1433167                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       764629                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       764629                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  59638759369                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  59638759369                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2197796                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2197796                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.347907                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.347907                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77996.988564                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77996.988564                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       653206                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       653206                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111423                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111423                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  12010884483                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  12010884483                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050698                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050698                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 107795.378719                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 107795.378719                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        17896                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17896                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          732                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          732                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     21490000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     21490000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        18628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.039296                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.039296                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29357.923497                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29357.923497                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          146                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          586                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          586                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15941000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15941000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.031458                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.031458                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 27203.071672                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27203.071672                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17037                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17037                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          799                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          799                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6363000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6363000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        17836                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17836                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.044797                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.044797                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7963.704631                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7963.704631                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          779                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          779                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      5659000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5659000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.043676                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.043676                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7264.441592                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7264.441592                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       947000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       947000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       872000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       872000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          628                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            628                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1314                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1314                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     13571000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     13571000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1942                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1942                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.676622                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.676622                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 10328.006088                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 10328.006088                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1312                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1312                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     12257000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     12257000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.675592                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.675592                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  9342.225610                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  9342.225610                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.528374                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7443501                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           500400                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.875102                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.528374                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985262                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985262                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25270033                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25270033                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1096                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          549                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    14724465.391621                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   29791022.826101                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          549    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    200537000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            549                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    37308170000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8083731500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5924191                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5924191                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5924191                       # number of overall hits
system.cpu3.icache.overall_hits::total        5924191                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16559                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16559                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16559                       # number of overall misses
system.cpu3.icache.overall_misses::total        16559                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1072500499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1072500499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1072500499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1072500499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5940750                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5940750                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5940750                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5940750                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002787                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002787                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002787                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002787                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64768.434024                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64768.434024                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64768.434024                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64768.434024                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1650                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    68.750000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15570                       # number of writebacks
system.cpu3.icache.writebacks::total            15570                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          989                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          989                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          989                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          989                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15570                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15570                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15570                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15570                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    995855500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    995855500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    995855500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    995855500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002621                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002621                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002621                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002621                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 63959.890816                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63959.890816                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 63959.890816                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63959.890816                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15570                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5924191                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5924191                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16559                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16559                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1072500499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1072500499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5940750                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5940750                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002787                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002787                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64768.434024                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64768.434024                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          989                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          989                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15570                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15570                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    995855500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    995855500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002621                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002621                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 63959.890816                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63959.890816                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6520393                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15602                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           417.920331                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11897070                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11897070                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5939416                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5939416                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5939416                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5939416                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5605109                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5605109                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5605109                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5605109                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 486987636069                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 486987636069                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 486987636069                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 486987636069                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11544525                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11544525                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11544525                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11544525                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.485521                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.485521                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.485521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.485521                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86882.812818                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86882.812818                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86882.812818                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86882.812818                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1592649                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5701011                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19809                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          62455                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.400273                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    91.281899                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496979                       # number of writebacks
system.cpu3.dcache.writebacks::total           496979                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5104649                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5104649                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5104649                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5104649                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       500460                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       500460                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       500460                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       500460                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  56119603946                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  56119603946                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  56119603946                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  56119603946                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043350                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043350                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043350                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043350                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112136.042733                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112136.042733                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112136.042733                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112136.042733                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496979                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4719161                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4719161                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4812748                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4812748                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 423371419500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 423371419500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9531909                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9531909                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.504909                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.504909                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87968.748727                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87968.748727                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4423809                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4423809                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388939                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388939                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43605661000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43605661000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.040804                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040804                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 112114.395831                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112114.395831                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1220255                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1220255                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       792361                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       792361                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  63616216569                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  63616216569                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012616                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012616                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.393697                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.393697                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 80286.910346                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80286.910346                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       680840                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       680840                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111521                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111521                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12513942946                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12513942946                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055411                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055411                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 112211.538150                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 112211.538150                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        19234                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19234                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          814                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          814                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     29270000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     29270000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        20048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        20048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.040603                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.040603                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35958.230958                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35958.230958                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          172                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          642                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          642                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     19418000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     19418000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.032023                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.032023                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 30246.105919                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30246.105919                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18482                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18482                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          700                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          700                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5245000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5245000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        19182                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19182                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.036493                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.036493                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7492.857143                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7492.857143                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          688                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          688                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      4618000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4618000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.035867                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.035867                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6712.209302                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6712.209302                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       903500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       903500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       842500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       842500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          654                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            654                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1362                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1362                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     15285500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     15285500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         2016                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         2016                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.675595                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.675595                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 11222.834068                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 11222.834068                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1361                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1361                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13899500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13899500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.675099                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.675099                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 10212.711242                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 10212.711242                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.325458                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6483194                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           501350                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.931473                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.325458                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.978921                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978921                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23672867                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23672867                       # Number of data accesses
system.cpu0.numPwrStateTransitions                336                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          168                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3489979.166667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   9086237.850042                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          168    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     67230000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            168                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    44805585000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    586316500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4633748                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4633748                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4633748                       # number of overall hits
system.cpu0.icache.overall_hits::total        4633748                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77072                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77072                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77072                       # number of overall misses
system.cpu0.icache.overall_misses::total        77072                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5383707496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5383707496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5383707496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5383707496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4710820                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4710820                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4710820                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4710820                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016361                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016361                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016361                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016361                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69852.962113                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69852.962113                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69852.962113                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69852.962113                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        19361                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              257                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    75.334630                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71982                       # number of writebacks
system.cpu0.icache.writebacks::total            71982                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5086                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5086                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5086                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5086                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71986                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71986                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71986                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71986                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5017874997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5017874997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5017874997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5017874997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015281                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015281                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015281                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015281                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69706.262287                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69706.262287                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69706.262287                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69706.262287                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71982                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4633748                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4633748                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77072                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77072                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5383707496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5383707496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4710820                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4710820                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016361                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016361                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69852.962113                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69852.962113                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5086                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5086                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71986                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71986                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5017874997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5017874997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015281                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015281                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69706.262287                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69706.262287                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.988606                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4707231                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72017                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.362775                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.988606                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999644                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999644                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9493625                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9493625                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7745224                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7745224                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7745224                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7745224                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5605967                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5605967                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5605967                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5605967                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 482022679610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 482022679610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 482022679610                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 482022679610                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13351191                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13351191                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13351191                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13351191                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.419885                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.419885                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.419885                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.419885                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85983.859628                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85983.859628                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85983.859628                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85983.859628                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2994340                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2711716                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            49543                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          29970                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.439214                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.481014                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       551035                       # number of writebacks
system.cpu0.dcache.writebacks::total           551035                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5052274                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5052274                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5052274                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5052274                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       553693                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       553693                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       553693                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       553693                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  60532113748                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60532113748                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  60532113748                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60532113748                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041471                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041471                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041471                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041471                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109324.325480                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109324.325480                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109324.325480                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109324.325480                       # average overall mshr miss latency
system.cpu0.dcache.replacements                551035                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6002438                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6002438                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4578611                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4578611                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 399490494000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 399490494000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10581049                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10581049                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.432718                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.432718                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87251.459886                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87251.459886                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4173466                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4173466                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       405145                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       405145                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  44646153000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  44646153000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038290                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038290                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110197.961224                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110197.961224                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1742786                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1742786                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1027356                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1027356                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  82532185610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  82532185610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2770142                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2770142                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.370868                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.370868                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80334.553563                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80334.553563                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       878808                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       878808                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148548                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148548                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15885960748                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15885960748                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 106941.599671                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 106941.599671                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        17317                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17317                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1167                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1167                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     24075500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     24075500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        18484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.063136                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.063136                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 20630.248500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20630.248500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          902                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          902                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          265                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          265                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3655000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3655000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014337                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014337                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13792.452830                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13792.452830                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        16404                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16404                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1483                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1483                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     18988000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18988000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17887                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17887                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.082909                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.082909                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12803.776129                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12803.776129                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1472                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1472                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17522000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17522000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.082294                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.082294                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11903.532609                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11903.532609                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       115000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       115000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       109000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       109000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1363                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1363                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          828                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          828                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10397000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10397000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2191                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2191                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.377910                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.377910                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12556.763285                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12556.763285                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          828                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          828                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9569000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9569000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.377910                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.377910                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11556.763285                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11556.763285                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.933399                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8337156                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           553708                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.056954                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.933399                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997919                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997919                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27333182                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27333182                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15083                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               11777                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5342                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                6685                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5850                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                7140                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5743                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                6784                       # number of demand (read+write) hits
system.l2.demand_hits::total                    64404                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15083                       # number of overall hits
system.l2.overall_hits::.cpu0.data              11777                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5342                       # number of overall hits
system.l2.overall_hits::.cpu1.data               6685                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5850                       # number of overall hits
system.l2.overall_hits::.cpu2.data               7140                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5743                       # number of overall hits
system.l2.overall_hits::.cpu3.data               6784                       # number of overall hits
system.l2.overall_hits::total                   64404                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56900                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            538480                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10628                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            487089                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9919                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            489482                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9827                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            490741                       # number of demand (read+write) misses
system.l2.demand_misses::total                2093066                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56900                       # number of overall misses
system.l2.overall_misses::.cpu0.data           538480                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10628                       # number of overall misses
system.l2.overall_misses::.cpu1.data           487089                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9919                       # number of overall misses
system.l2.overall_misses::.cpu2.data           489482                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9827                       # number of overall misses
system.l2.overall_misses::.cpu3.data           490741                       # number of overall misses
system.l2.overall_misses::total               2093066                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4733324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  59494696000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    962431500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54171208500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    896608500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54520159500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    897235000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  55233822000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     230909485000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4733324000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  59494696000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    962431500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54171208500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    896608500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54520159500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    897235000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  55233822000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    230909485000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71983                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          550257                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15970                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          493774                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15769                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          496622                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          497525                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2157470                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71983                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         550257                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15970                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         493774                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15769                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         496622                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         497525                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2157470                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.790464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.978597                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.665498                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.986461                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.629019                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.985623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.631150                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.986365                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.970148                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.790464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.978597                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.665498                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.986461                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.629019                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.985623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.631150                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.986365                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.970148                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83186.713533                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110486.361610                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90556.219420                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111214.189809                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90393.033572                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111383.379777                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91303.042638                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112551.879708                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110321.167608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83186.713533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110486.361610                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90556.219420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111214.189809                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90393.033572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111383.379777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91303.042638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112551.879708                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110321.167608                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              930031                       # number of writebacks
system.l2.writebacks::total                    930031                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1252                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            245                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4360                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            938                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4373                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            904                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4262                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            844                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               17178                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1252                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           245                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4360                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           938                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4373                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           904                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4262                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           844                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              17178                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       538235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       486151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       488578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       489897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2075888                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       538235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       486151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       488578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       489897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2075888                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4084696505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  54093383003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    528555005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  49226620001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    478168001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  49555800502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    481593006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50260873008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 208709689031                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4084696505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  54093383003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    528555005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  49226620001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    478168001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  49555800502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    481593006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50260873008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 208709689031                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.773071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.978152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.392486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.984562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.351703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.983803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.357418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.984668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.962186                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.773071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.978152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.392486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.984562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.351703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.983803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.357418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.984668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.962186                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73402.395504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100501.422247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84325.942087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101257.880784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86218.536062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101428.636783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86539.623720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102594.776061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100539.956409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73402.395504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100501.422247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84325.942087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101257.880784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86218.536062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101428.636783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86539.623720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102594.776061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100539.956409                       # average overall mshr miss latency
system.l2.replacements                        4092897                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938933                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938933                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       938933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1156726                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1156726                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1156726                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1156726                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             193                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             129                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             134                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  485                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           149                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           154                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           155                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           141                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                599                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1818500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       440000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       328500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2734500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          178                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          347                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          284                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          275                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1084                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.837079                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.443804                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.545775                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.512727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.552583                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12204.697987                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2857.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2119.354839                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1046.099291                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4565.108514                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          149                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          151                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          155                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          141                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           596                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2983500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3115500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3112500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2840499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     12051999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.837079                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.435159                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.545775                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.512727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.549815                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20023.489933                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20632.450331                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20080.645161                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20145.382979                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20221.474832                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           134                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           123                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            65                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                382                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          408                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           68                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          101                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           72                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              649                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2435500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       455500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       389500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       295500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3576000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          542                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          191                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          137                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1031                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.752768                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.356021                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.627329                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.525547                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.629486                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5969.362745                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6698.529412                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3856.435644                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4104.166667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5510.015408                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          408                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           68                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          101                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           72                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          649                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8179000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1386500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2039000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1431999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     13036499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.752768                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.356021                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.627329                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.525547                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.629486                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20046.568627                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20389.705882                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20188.118812                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19888.875000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20087.055470                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1932                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              995                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1050                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5074                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         145626                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         109435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         109587                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         109684                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              474332                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15617093500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11858777500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11822168000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12325758500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51623797500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       147558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110684                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110734                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            479406                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.986907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.990990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.990089                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.990518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107241.107357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108363.663362                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107879.292252                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112375.173225                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108834.734954                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       145626                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       109434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       109587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       109684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         474331                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14160803500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10764387500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10726298000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11228918500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46880407500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.986907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.990981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.990089                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.990518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97240.901350                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98364.196685                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 97879.292252                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 102375.173225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98834.795744                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15083                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5850                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5743                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              32018                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56900                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9919                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4733324000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    962431500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    896608500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    897235000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7489599000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71983                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15769                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.790464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.665498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.629019                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.631150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.731600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83186.713533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90556.219420                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90393.033572                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91303.042638                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85817.070376                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1252                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4360                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4373                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4262                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14247                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55648                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6268                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5546                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5565                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        73027                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4084696505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    528555005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    478168001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    481593006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5573012517                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.773071                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.392486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.351703                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.357418                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.612170                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73402.395504                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84325.942087                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86218.536062                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86539.623720                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76314.411341                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         9845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         6043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         5734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       392854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       377654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       379895                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       381057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1531460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43877602500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42312431000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  42697991500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42908063500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171796088500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       402699                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       383344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       385938                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386791                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558772                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.975552                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.985157                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.984342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.985175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.982479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111689.336242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112040.203467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112394.191816                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112602.743159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112177.979510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          245                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          937                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          904                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          844                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2930                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       392609                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       376717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       378991                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       380213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1528530                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39932579503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38462232501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38829502502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39031954508                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 156256269014                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.974944                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.982713                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.982000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.982993                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.980599                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101710.810254                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102098.478436                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102454.946165                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102658.127176                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102226.498017                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           42                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                53                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              49                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           46                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           102                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.086957                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.687500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.842105                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.480392                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        79000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       213500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       311500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       349500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       953500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.086957                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.687500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.842105                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.857143                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.480392                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19409.090909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19468.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19416.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19459.183673                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999757                       # Cycle average of tags in use
system.l2.tags.total_refs                     4237144                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4093014                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.035214                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.451662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.458673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.673712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.175939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.041471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.153754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.067087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.145878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.831582                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.491432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.038417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.135527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.110023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.110423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.106743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38135726                       # Number of tag accesses
system.l2.tags.data_accesses                 38135726                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3561472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34443328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        401152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31113664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        354944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31268992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        356160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31353344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          132853056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3561472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       401152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       354944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       356160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4673728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59522048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59522048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         538177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         486151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         488578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         489896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2075829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       930032                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             930032                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         78460516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        758798968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8837524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        685445266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          7819545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        688867198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          7846334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        690725503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2926800852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     78460516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8837524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      7819545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      7846334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        102963917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1311292236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1311292236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1311292236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        78460516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       758798968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8837524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       685445266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         7819545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       688867198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         7846334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       690725503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4238093088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    928270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    534724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    485117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    487564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    489051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000096643250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56812                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56812                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3861762                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             876230                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2075830                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     930032                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2075830                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   930032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6346                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1762                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            136561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            125995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            147663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            128392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            135676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            127069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            129594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            125205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           138385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           123994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           125658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           122678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56658                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  83929501750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10347420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122732326750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40555.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59305.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1195025                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  847386                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2075830                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               930032                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  294330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  382272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  399711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  356079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  265113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  169078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   98062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   54823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   28063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   5452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  62283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  66015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  68011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  62079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  59004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       955346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.824983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.555184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.203566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       495842     51.90%     51.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       316088     33.09%     84.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16077      1.68%     86.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11674      1.22%     87.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9323      0.98%     88.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7768      0.81%     89.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6350      0.66%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5622      0.59%     90.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        86602      9.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       955346                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.426371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.400948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.528770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           2549      4.49%      4.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         27699     48.76%     53.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         11948     21.03%     74.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          7527     13.25%     87.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3640      6.41%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          1953      3.44%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          940      1.65%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          214      0.38%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           84      0.15%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           66      0.12%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           53      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           28      0.05%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           26      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           38      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           30      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           16      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56812                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.339330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.301040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.226669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51315     90.32%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              983      1.73%     92.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1120      1.97%     94.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              999      1.76%     95.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              891      1.57%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              564      0.99%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              405      0.71%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              271      0.48%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              146      0.26%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               69      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               14      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               11      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56812                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              132446976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  406144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59409280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               132853120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59522048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2917.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1308.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2926.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1311.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45392010000                       # Total gap between requests
system.mem_ctrls.avgGap                      15101.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3561536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34222336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       401152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31047488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       354944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31204096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       356160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31299264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59409280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 78461925.636668920517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 753930434.044495820999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8837523.583364315331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 683987384.842205882072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 7819544.638375636190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 687437515.698697924614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 7846333.557980601676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 689534101.143570780754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1308807915.879003286362                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55649                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       538177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       486151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       488578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       489896                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       930032                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1783757500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31813654000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    267199250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29100064750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    246551750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  29319982000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    249228000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29951889500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1178481736500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32053.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59113.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42629.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59858.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44455.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     60010.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44784.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61139.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1267141.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3391107300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1802423865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7246471680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2410319340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3583351200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20430350970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        225984000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39090008355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        861.167016                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    313940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1515800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43562161500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3430041720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1823114205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7529644080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2435250060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3583351200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20399998470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        251544000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39452943735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        869.162613                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    375850000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1515800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43500251500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                921                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          461                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12534549.891540                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   17103203.886982                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          461    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     72474500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            461                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    39613474000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5778427500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4538940                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4538940                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4538940                       # number of overall hits
system.cpu1.icache.overall_hits::total        4538940                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16818                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16818                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16818                       # number of overall misses
system.cpu1.icache.overall_misses::total        16818                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1125011000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1125011000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1125011000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1125011000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4555758                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4555758                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4555758                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4555758                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003692                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003692                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003692                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003692                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66893.269116                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66893.269116                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66893.269116                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66893.269116                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2180                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    72.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15970                       # number of writebacks
system.cpu1.icache.writebacks::total            15970                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          848                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          848                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          848                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          848                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15970                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15970                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15970                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15970                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1056886500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1056886500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1056886500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1056886500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003505                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003505                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003505                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003505                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66179.492799                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66179.492799                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66179.492799                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66179.492799                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15970                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4538940                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4538940                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16818                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16818                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1125011000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1125011000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4555758                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4555758                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003692                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003692                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66893.269116                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66893.269116                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          848                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          848                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15970                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15970                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1056886500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1056886500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003505                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003505                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66179.492799                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66179.492799                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5025551                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16002                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           314.057680                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9127486                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9127486                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7371510                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7371510                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7371510                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7371510                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5313025                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5313025                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5313025                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5313025                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 454968746381                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 454968746381                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 454968746381                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 454968746381                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12684535                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12684535                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12684535                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12684535                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.418858                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.418858                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.418858                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.418858                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85632.713262                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85632.713262                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85632.713262                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85632.713262                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1588484                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2679228                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19448                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          28938                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    81.678527                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.585113                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       492912                       # number of writebacks
system.cpu1.dcache.writebacks::total           492912                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4816626                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4816626                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4816626                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4816626                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       496399                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       496399                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       496399                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       496399                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55034434467                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55034434467                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55034434467                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55034434467                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039134                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039134                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039134                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039134                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110867.335484                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110867.335484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110867.335484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110867.335484                       # average overall mshr miss latency
system.cpu1.dcache.replacements                492912                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5780801                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5780801                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4542107                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4542107                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 394034462000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 394034462000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10322908                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10322908                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.440003                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.440003                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86751.470628                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86751.470628                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4156848                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4156848                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       385259                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       385259                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42990169000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42990169000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037321                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037321                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111587.708529                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111587.708529                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1590709                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1590709                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       770918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       770918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  60934284381                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  60934284381                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2361627                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2361627                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.326435                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.326435                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79041.200726                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79041.200726                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       659778                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       659778                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111140                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111140                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12044265467                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12044265467                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047061                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047061                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108370.212948                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108370.212948                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        16497                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16497                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          745                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          745                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28555500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28555500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.043208                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.043208                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38329.530201                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38329.530201                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          183                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          183                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          562                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          562                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     21077000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     21077000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.032595                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.032595                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 37503.558719                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37503.558719                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        15730                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15730                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          786                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          786                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6145000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6145000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        16516                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16516                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.047590                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.047590                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7818.066158                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7818.066158                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          780                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          780                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5423000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5423000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.047227                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.047227                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6952.564103                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6952.564103                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       849000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       849000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       791000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       791000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          659                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            659                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1206                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1206                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13356000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13356000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1865                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1865                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.646649                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.646649                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11074.626866                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11074.626866                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1205                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1205                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12150000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12150000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.646113                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.646113                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10082.987552                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10082.987552                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.423560                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7905228                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           497180                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.900133                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.423560                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25937464                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25937464                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45391901500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1688766                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           21                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1868964                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1217390                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3162866                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4633                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3519                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8152                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          200                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           482724                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          482727                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119294                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1569493                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          102                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       215950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1658330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1486230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1495418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1498123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6495978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9213760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70482880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2044160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63147904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2018432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63534592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1992960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63648256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276082944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4113175                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60433408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6272862                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.364337                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.555677                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4143171     66.05%     66.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2043950     32.58%     98.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  32057      0.51%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  37363      0.60%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  16321      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6272862                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4324513906                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         752055910                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25856520                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         753451515                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25496801                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         832002372                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108640654                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         747197492                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          26164526                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
