[2025-09-17 00:49:08] START suite=qualcomm_srv trace=srv344_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv344_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2604897 heartbeat IPC: 3.839 cumulative IPC: 3.839 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5039207 heartbeat IPC: 4.108 cumulative IPC: 3.969 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5039207 cumulative IPC: 3.969 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5039207 cumulative IPC: 3.969 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14433797 heartbeat IPC: 1.064 cumulative IPC: 1.064 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23749418 heartbeat IPC: 1.073 cumulative IPC: 1.069 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 33011855 heartbeat IPC: 1.08 cumulative IPC: 1.072 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 42314639 heartbeat IPC: 1.075 cumulative IPC: 1.073 (Simulation time: 00 hr 05 min 49 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv344_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000007 cycles: 51521095 heartbeat IPC: 1.086 cumulative IPC: 1.076 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 60784308 heartbeat IPC: 1.08 cumulative IPC: 1.076 (Simulation time: 00 hr 08 min 12 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 70061512 heartbeat IPC: 1.078 cumulative IPC: 1.077 (Simulation time: 00 hr 09 min 21 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 79347258 heartbeat IPC: 1.077 cumulative IPC: 1.077 (Simulation time: 00 hr 10 min 26 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 88582621 heartbeat IPC: 1.083 cumulative IPC: 1.077 (Simulation time: 00 hr 11 min 40 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 92834840 cumulative IPC: 1.077 (Simulation time: 00 hr 12 min 54 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 92834840 cumulative IPC: 1.077 (Simulation time: 00 hr 12 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv344_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.077 instructions: 100000003 cycles: 92834840
CPU 0 Branch Prediction Accuracy: 90.93% MPKI: 15.96 Average ROB Occupancy at Mispredict: 25.34
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3875
BRANCH_INDIRECT: 0.4165
BRANCH_CONDITIONAL: 13
BRANCH_DIRECT_CALL: 0.9363
BRANCH_INDIRECT_CALL: 0.5971
BRANCH_RETURN: 0.6218


====Backend Stall Breakdown====
ROB_STALL: 61992
LQ_STALL: 0
SQ_STALL: 483890


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 97.833336
REPLAY_LOAD: 70.537315
NON_REPLAY_LOAD: 13.619523

== Total ==
ADDR_TRANS: 4109
REPLAY_LOAD: 4726
NON_REPLAY_LOAD: 53157

== Counts ==
ADDR_TRANS: 42
REPLAY_LOAD: 67
NON_REPLAY_LOAD: 3903

cpu0->cpu0_STLB TOTAL        ACCESS:    1851441 HIT:    1847404 MISS:       4037 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1851441 HIT:    1847404 MISS:       4037 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 189.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8302363 HIT:    6908377 MISS:    1393986 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6748088 HIT:    5566330 MISS:    1181758 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     559446 HIT:     386533 MISS:     172913 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     987475 HIT:     955010 MISS:      32465 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7354 HIT:        504 MISS:       6850 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.15 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14905888 HIT:    8026554 MISS:    6879334 MSHR_MERGE:    1619827
cpu0->cpu0_L1I LOAD         ACCESS:   14905888 HIT:    8026554 MISS:    6879334 MSHR_MERGE:    1619827
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.03 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30409373 HIT:   26844359 MISS:    3565014 MSHR_MERGE:    1509620
cpu0->cpu0_L1D LOAD         ACCESS:   17151183 HIT:   15275437 MISS:    1875746 MSHR_MERGE:     387164
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13249961 HIT:   11568146 MISS:    1681815 MSHR_MERGE:    1122357
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8229 HIT:        776 MISS:       7453 MSHR_MERGE:         99
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.45 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12375975 HIT:   10495677 MISS:    1880298 MSHR_MERGE:     943778
cpu0->cpu0_ITLB LOAD         ACCESS:   12375975 HIT:   10495677 MISS:    1880298 MSHR_MERGE:     943778
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.071 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28854971 HIT:   27618720 MISS:    1236251 MSHR_MERGE:     321329
cpu0->cpu0_DTLB LOAD         ACCESS:   28854971 HIT:   27618720 MISS:    1236251 MSHR_MERGE:     321329
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.767 cycles
cpu0->LLC TOTAL        ACCESS:    1643657 HIT:    1598109 MISS:      45548 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1181758 HIT:    1164841 MISS:      16917 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     172913 HIT:     147986 MISS:      24927 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     282136 HIT:     282000 MISS:        136 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6850 HIT:       3282 MISS:       3568 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2300
  ROW_BUFFER_MISS:      43082
  AVG DBUS CONGESTED CYCLE: 3.563
Channel 0 WQ ROW_BUFFER_HIT:        876
  ROW_BUFFER_MISS:      17455
  FULL:          0
Channel 0 REFRESHES ISSUED:       7737

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       521934       412765       105616         2313
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           91          373          232
  STLB miss resolved @ L2C                0           35           68          224          107
  STLB miss resolved @ LLC                0          108          235         1765          759
  STLB miss resolved @ MEM                0            5          246         2049         1866

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             161024        49476      1195402       185672          331
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           24          153           27
  STLB miss resolved @ L2C                0           55           33           71            8
  STLB miss resolved @ LLC                0           43           58          447           61
  STLB miss resolved @ MEM                0            0           52          169           98
[2025-09-17 01:02:03] END   suite=qualcomm_srv trace=srv344_ap (rc=0)
