{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666556838904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666556838905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 23 17:27:18 2022 " "Processing started: Sun Oct 23 17:27:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666556838905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556838905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegistradorMemoria -c RegistradorMemoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegistradorMemoria -c RegistradorMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556838905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666556839174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666556839174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846128 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846129 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846130 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846130 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846131 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846132 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846133 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicasw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicasw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaSW-comportamento " "Found design unit 1: logicaSW-comportamento" {  } { { "logicaSW.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/logicaSW.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846134 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaSW " "Found entity 1: logicaSW" {  } { { "logicaSW.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/logicaSW.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicaled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicaled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaLED-comportamento " "Found design unit 1: logicaLED-comportamento" {  } { { "logicaLED.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/logicaLED.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846135 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaLED " "Found entity 1: logicaLED" {  } { { "logicaLED.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/logicaLED.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicakey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicakey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaKey-comportamento " "Found design unit 1: logicaKey-comportamento" {  } { { "logicaKey.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/logicaKey.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846136 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaKey " "Found entity 1: logicaKey" {  } { { "logicaKey.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/logicaKey.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDisplay-comportamento " "Found design unit 1: logicaDisplay-comportamento" {  } { { "logicaDisplay.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/logicaDisplay.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846137 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDisplay " "Found entity 1: logicaDisplay" {  } { { "logicaDisplay.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/logicaDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "logicaDesvio.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/logicaDesvio.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846138 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/logicaDesvio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-comportamento " "Found design unit 1: flipFlop-comportamento" {  } { { "flipFlop.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/flipFlop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846139 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/flipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846140 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846140 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7Seg-comportamento " "Found design unit 1: display7Seg-comportamento" {  } { { "display7Seg.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/display7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846141 ""} { "Info" "ISGN_ENTITY_NAME" "1 display7Seg " "Found entity 1: display7Seg" {  } { { "display7Seg.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/display7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodergeneric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodergeneric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderGeneric-comportamento " "Found design unit 1: decoderGeneric-comportamento" {  } { { "decoderGeneric.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/decoderGeneric.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846143 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderGeneric " "Found entity 1: decoderGeneric" {  } { { "decoderGeneric.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/decoderGeneric.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846144 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/CPU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846145 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846146 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846147 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state-comportamento " "Found design unit 1: buffer_3_state-comportamento" {  } { { "buffer_3_state.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/buffer_3_state.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846147 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state " "Found entity 1: buffer_3_state" {  } { { "buffer_3_state.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/buffer_3_state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradormemoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradormemoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorMemoria-arquitetura " "Found design unit 1: RegistradorMemoria-arquitetura" {  } { { "RegistradorMemoria.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/RegistradorMemoria.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846148 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorMemoria " "Found entity 1: RegistradorMemoria" {  } { { "RegistradorMemoria.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/RegistradorMemoria.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/bancoRegistradores.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846149 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/bancoRegistradores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666556846149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556846149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegistradorMemoria " "Elaborating entity \"RegistradorMemoria\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666556846191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "RegistradorMemoria.vhd" "CPU" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/RegistradorMemoria.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX1\"" {  } { { "CPU.vhd" "MUX1" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/CPU.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU:CPU\|muxGenerico4x1:MUX2 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU:CPU\|muxGenerico4x1:MUX2\"" {  } { { "CPU.vhd" "MUX2" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/CPU.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores CPU:CPU\|bancoRegistradores:REGISTRADORES " "Elaborating entity \"bancoRegistradores\" for hierarchy \"CPU:CPU\|bancoRegistradores:REGISTRADORES\"" {  } { { "CPU.vhd" "REGISTRADORES" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/CPU.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|bancoRegistradores:REGISTRADORES\|registradorGenerico:R0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|bancoRegistradores:REGISTRADORES\|registradorGenerico:R0\"" {  } { { "bancoRegistradores.vhd" "R0" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/bancoRegistradores.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:ENDRET " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:ENDRET\"" {  } { { "CPU.vhd" "ENDRET" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/CPU.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop CPU:CPU\|flipFlop:FLAG " "Elaborating entity \"flipFlop\" for hierarchy \"CPU:CPU\|flipFlop:FLAG\"" {  } { { "CPU.vhd" "FLAG" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/CPU.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:incrementaPC\"" {  } { { "CPU.vhd" "incrementaPC" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/CPU.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/CPU.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderGeneric CPU:CPU\|decoderGeneric:DECODER " "Elaborating entity \"decoderGeneric\" for hierarchy \"CPU:CPU\|decoderGeneric:DECODER\"" {  } { { "CPU.vhd" "DECODER" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/CPU.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio CPU:CPU\|logicaDesvio:logicaDesvio " "Elaborating entity \"logicaDesvio\" for hierarchy \"CPU:CPU\|logicaDesvio:logicaDesvio\"" {  } { { "CPU.vhd" "logicaDesvio" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/CPU.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "RegistradorMemoria.vhd" "ROM" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/RegistradorMemoria.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DECODER_BLOCOS " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DECODER_BLOCOS\"" {  } { { "RegistradorMemoria.vhd" "DECODER_BLOCOS" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/RegistradorMemoria.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "RegistradorMemoria.vhd" "RAM" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/RegistradorMemoria.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaLED logicaLED:LOGICALEDS " "Elaborating entity \"logicaLED\" for hierarchy \"logicaLED:LOGICALEDS\"" {  } { { "RegistradorMemoria.vhd" "LOGICALEDS" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/RegistradorMemoria.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDisplay logicaDisplay:LOGICADISPLAYS " "Elaborating entity \"logicaDisplay\" for hierarchy \"logicaDisplay:LOGICADISPLAYS\"" {  } { { "RegistradorMemoria.vhd" "LOGICADISPLAYS" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/RegistradorMemoria.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7Seg logicaDisplay:LOGICADISPLAYS\|display7Seg:DISPLAY0 " "Elaborating entity \"display7Seg\" for hierarchy \"logicaDisplay:LOGICADISPLAYS\|display7Seg:DISPLAY0\"" {  } { { "logicaDisplay.vhd" "DISPLAY0" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/logicaDisplay.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico logicaDisplay:LOGICADISPLAYS\|display7Seg:DISPLAY0\|registradorGenerico:REG " "Elaborating entity \"registradorGenerico\" for hierarchy \"logicaDisplay:LOGICADISPLAYS\|display7Seg:DISPLAY0\|registradorGenerico:REG\"" {  } { { "display7Seg.vhd" "REG" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/display7Seg.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg logicaDisplay:LOGICADISPLAYS\|display7Seg:DISPLAY0\|conversorHex7Seg:DECODER7SEG " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"logicaDisplay:LOGICADISPLAYS\|display7Seg:DISPLAY0\|conversorHex7Seg:DECODER7SEG\"" {  } { { "display7Seg.vhd" "DECODER7SEG" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/display7Seg.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaSW logicaSW:LOGICASW " "Elaborating entity \"logicaSW\" for hierarchy \"logicaSW:LOGICASW\"" {  } { { "RegistradorMemoria.vhd" "LOGICASW" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/RegistradorMemoria.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas logicaSW:LOGICASW\|buffer_3_state_8portas:BUFFER3STATE8PORTAS " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"logicaSW:LOGICASW\|buffer_3_state_8portas:BUFFER3STATE8PORTAS\"" {  } { { "logicaSW.vhd" "BUFFER3STATE8PORTAS" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/logicaSW.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state logicaSW:LOGICASW\|buffer_3_state:BUFFER3STATESW8 " "Elaborating entity \"buffer_3_state\" for hierarchy \"logicaSW:LOGICASW\|buffer_3_state:BUFFER3STATESW8\"" {  } { { "logicaSW.vhd" "BUFFER3STATESW8" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/logicaSW.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaKey logicaKey:LOGICAKEY " "Elaborating entity \"logicaKey\" for hierarchy \"logicaKey:LOGICAKEY\"" {  } { { "RegistradorMemoria.vhd" "LOGICAKEY" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/RegistradorMemoria.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector logicaKey:LOGICAKEY\|edgeDetector:DISCRIMINADORBORDA A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"logicaKey:LOGICAKEY\|edgeDetector:DISCRIMINADORBORDA\"" {  } { { "logicaKey.vhd" "DISCRIMINADORBORDA" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/logicaKey.vhd" 62 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556846236 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1666556846448 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1666556846448 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[7\]\" " "Converted tri-state node \"barramentoLeitura\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666556846453 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[6\]\" " "Converted tri-state node \"barramentoLeitura\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666556846453 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[5\]\" " "Converted tri-state node \"barramentoLeitura\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666556846453 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[4\]\" " "Converted tri-state node \"barramentoLeitura\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666556846453 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[3\]\" " "Converted tri-state node \"barramentoLeitura\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666556846453 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[2\]\" " "Converted tri-state node \"barramentoLeitura\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666556846453 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[1\]\" " "Converted tri-state node \"barramentoLeitura\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666556846453 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[0\]\" " "Converted tri-state node \"barramentoLeitura\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/Faculdade/6_Semestre/DesCom/design_computadores/projeto1/contador_reg_mem/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666556846453 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1666556846453 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666556847680 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666556849622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666556849730 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666556849730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1239 " "Implemented 1239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666556849796 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666556849796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1162 " "Implemented 1162 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666556849796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666556849796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666556849809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 23 17:27:29 2022 " "Processing ended: Sun Oct 23 17:27:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666556849809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666556849809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666556849809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666556849809 ""}
