$date
2024-03-23T12:18+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module ReadSerial $end
 $var wire 1 & cntrl $end
 $var wire 1 , counter $end
 $var wire 1 - clock $end
 $var wire 8 0 io_data $end
 $var wire 1 2 io_valid $end
 $var wire 1 5 shiftReg $end
 $var wire 1 6 io_rdx $end
 $var wire 1 : reset $end
  $scope module shiftReg $end
   $var wire 1 # io_rdx $end
   $var wire 8 ' io_data $end
   $var wire 1 . clock $end
   $var wire 8 4 dataReg $end
   $var wire 1 ; reset $end
  $upscope $end
  $scope module counter $end
   $var wire 1 " reset $end
   $var wire 4 $ counterRegist $end
   $var wire 1 % io_cnt_n $end
   $var wire 4 ) io_cnt_s $end
   $var wire 1 * clock $end
  $upscope $end
  $scope module cntrl $end
   $var wire 1 ! cnt_en $end
   $var wire 1 ( reset $end
   $var wire 1 + io_valid $end
   $var wire 1 / valid $end
   $var wire 1 1 io_cnt_en $end
   $var wire 1 3 io_rdx $end
   $var wire 1 7 clock $end
   $var wire 4 8 io_cnt_s $end
   $var wire 2 9 stateReg $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
0%
0;
0&
05
0-
b00000000 0
b0000 )
0.
0/
06
0!
b0000 8
0(
07
0"
01
b0000 $
0#
b00 9
0*
b00000000 4
0+
0:
02
0,
03
b00000000 '
$end
#0
1"
1:
1(
1;
#1
1-
1.
1*
17
#6
13
0-
0"
0.
1#
0*
16
0:
0(
07
0;
#11
b00000001 0
1-
b00000001 4
1.
1*
b00000001 '
17
#16
03
0-
0.
0#
0*
06
07
#21
1!
b00000010 0
1-
1%
b00000010 4
11
1.
1*
b00000010 '
b01 9
17
#26
0-
0.
0*
07
#31
b00000100 0
1-
b00000100 4
1.
b0001 8
1*
b00000100 '
b0001 $
17
b0001 )
#36
13
0-
0.
1#
0*
16
07
#41
b00001001 0
1-
b00001001 4
1.
b0010 8
1*
b00001001 '
b0010 $
17
b0010 )
#46
03
0-
0.
0#
0*
06
07
#51
b00010010 0
1-
b00010010 4
1.
b0011 8
1*
b00010010 '
b0011 $
17
b0011 )
#56
13
0-
0.
1#
0*
16
07
#61
b00100101 0
1-
b00100101 4
1.
b0100 8
1*
b00100101 '
b0100 $
17
b0100 )
#66
03
0-
0.
0#
0*
06
07
#71
b01001010 0
1-
b01001010 4
1.
b0101 8
1*
b01001010 '
b0101 $
17
b0101 )
#76
13
0-
0.
1#
0*
16
07
#81
b10010101 0
1-
b10010101 4
1.
b0110 8
1*
b10010101 '
b0110 $
17
b0110 )
#86
03
0-
0.
0#
0*
06
07
#91
b00101010 0
1-
b00101010 4
1.
b0111 8
1*
b00101010 '
b0111 $
17
b0111 )
#96
13
0-
0.
1#
0*
16
07
#101
1-
0%
b01010101 4
1.
b01010101 '
17
1/
b1000 )
0!
b01010101 0
01
b1000 8
12
1*
b00 9
b1000 $
1+
#106
0-
0.
0*
07
#111
b10101011 0
1-
b10101011 4
1.
02
1*
b10101011 '
0+
17
0/
#116
03
0-
0.
0#
0*
06
07
#121
1!
b01010110 0
1-
1%
b01010110 4
11
1.
1*
b01010110 '
b01 9
17
#126
13
0-
0.
1#
0*
16
07
#131
b10101101 0
1-
b10101101 4
1.
b0000 8
1*
b10101101 '
b0000 $
17
b0000 )
#136
0-
0.
0*
07
#141
b01011011 0
1-
b01011011 4
1.
b0001 8
1*
b01011011 '
b0001 $
17
b0001 )
#146
0-
0.
0*
07
#151
b10110111 0
1-
b10110111 4
1.
b0010 8
1*
b10110111 '
b0010 $
17
b0010 )
#156
03
0-
0.
0#
0*
06
07
#161
b01101110 0
1-
b01101110 4
1.
b0011 8
1*
b01101110 '
b0011 $
17
b0011 )
#166
13
0-
0.
1#
0*
16
07
#171
b11011101 0
1-
b11011101 4
1.
b0100 8
1*
b11011101 '
b0100 $
17
b0100 )
#176
0-
0.
0*
07
#181
b10111011 0
1-
b10111011 4
1.
b0101 8
1*
b10111011 '
b0101 $
17
b0101 )
#186
03
0-
0.
0#
0*
06
07
#191
b01110110 0
1-
b01110110 4
1.
b0110 8
1*
b01110110 '
b0110 $
17
b0110 )
#196
13
0-
0.
1#
0*
16
07
