$date
	Tue Apr 23 16:47:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_MP $end
$var wire 1 ! out $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 2 & s [1:0] $end
$scope module DUT $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 ! out $end
$var wire 2 ' s [1:0] $end
$var reg 1 ( out1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
b1 '
b1 &
0%
1$
1#
0"
1!
$end
#10
b10 &
b10 '
#20
0!
0(
b0 &
b0 '
#30
b11 &
b11 '
#40
1!
1(
b1 &
b1 '
#50
