Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar 27 15:39:59 2022
| Host         : LAPTOP-MNJIK6F2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_hdl_control_sets_placed.rpt
| Design       : top_hdl
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   328 |
| Unused register locations in slices containing registers |   855 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           26 |
|      2 |           16 |
|      3 |           10 |
|      4 |           33 |
|      5 |           20 |
|      6 |           33 |
|      7 |            9 |
|      8 |           75 |
|      9 |            2 |
|     10 |            5 |
|     11 |            4 |
|     12 |            7 |
|     13 |            3 |
|     15 |            1 |
|    16+ |           84 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             175 |           74 |
| No           | No                    | Yes                    |             412 |          274 |
| No           | Yes                   | No                     |             114 |           46 |
| Yes          | No                    | No                     |            1709 |          765 |
| Yes          | No                    | Yes                    |            1498 |          705 |
| Yes          | Yes                   | No                     |             141 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                                                     Enable Signal                                                                                     |                                                                               Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                              |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[3]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_valid_ex_reg_8[0]                                   | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_wr_isr_reg_0[0]                                     | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_rep                                      | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[0]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_exit_we                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                              |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[3]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/airc_we                                                            | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[0]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[1]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[1]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg_6[0]                                    | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[0]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[1]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[3]_5                                              | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[3]_5                                              | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/opt_demc_trcena_reg_4[0]                                | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_addracc_wait_reg_reg_0[0]                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_3[1]                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[2]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_rf_de_2_ex_en                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                1 |              1 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[3]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                1 |              1 |
|  swclk_IBUF_BUFG                                         |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                                                 |                1 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_rep_2[0]                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                2 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_ctl/lsu_op_de                                                             | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                2 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_de_2_ex_en                                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                2 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___358__0_n_0                                                                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                2 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_we                                        | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                1 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_3[2]                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_3[2]                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                1 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_de_2_ex_en                                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                2 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_3[0]                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                2 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_we                                                  |                                                                                                                                                                              |                2 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[3]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[3]_5                                              | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_addracc_wait_reg_reg_0[0]                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                2 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_addracc_wait_reg_reg_0[0]                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[2]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              2 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg_4[0]                                    | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                2 |              3 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_valid_ex_reg_8[0]                                   | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                3 |              3 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg_6[0]                                    | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                3 |              3 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_de_2_ex_en                                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                3 |              3 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/instr_reg_we                                        |                                                                                                                                                                              |                2 |              3 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we                                                | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                2 |              3 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_rep_2[0]                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                2 |              3 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/airc_we                                                            | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                2 |              3 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_we                                        | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                2 |              3 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[3]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                2 |              3 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_we                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[11]                                                            |                                                                                                                                                                              |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_mcyc_state_we                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                3 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_3[2]                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_7[0]                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                      | cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/ppb_we_reg[2][0]                                      | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                2 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[8]                                                             |                                                                                                                                                                              |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_42[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_sequential_state_reg[3]_i_1_n_0                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                4 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_49[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                2 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/p_28_in                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                2 |              4 |
|  swclk_IBUF_BUFG                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WireCtrlEn                                                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_sequential_state_reg[0]_3[0]                    | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                4 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_21[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_ctl/nxt_instr_lsu_ctl_ex[5]                                               |                                                                                                                                                                              |                2 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[14]                                                            |                                                                                                                                                                              |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_rep                                      | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                2 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_14[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_ici_remaining_ex[3]_i_1_n_0                         |                                                                                                                                                                              |                3 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_35[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_28[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[17]                                                            |                                                                                                                                                                              |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_3[0]                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_rf_de_2_ex_en                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                              |                                                                                                                                                                              |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                                              |                1 |              4 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/E[0]                                                        | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/slv_state_enable                                            | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                3 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[18]                                                            | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                2 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/req_trans_pulse                                     | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                1 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[15]                                                            | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                2 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_valid_ex                                        | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                3 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[0]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                4 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[1]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                3 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[0]_3                                                    | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                2 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_nxt_isr_we                                    | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                2 |              5 |
|  swclk_IBUF_BUFG                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerCntEn                                                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                2 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                        | cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                2 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/dap_clk_en                                                                              | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                2 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_exit_we                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                3 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/opt_demc_trcena_reg_2[0]                                    |                                                                                                                                                                              |                3 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[2]                                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                3 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_43[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_50[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/q_reg[0]                                                                              | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                3 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/apb_pwrite_reg_0[0]                                                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                1 |              6 |
|  swclk_IBUF_BUFG                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn                                                                     | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                2 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                    | cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_10[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_8[0]                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                5 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_22[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_24[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/ppb_we_reg[2][0]                                      | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                3 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/clz_res_reg_we                                          |                                                                                                                                                                              |                3 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___358__0_n_0                                                                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                2 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_17[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slv_hprot1_reg_reg_1[0]                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                2 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_2[0]                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_15[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/div_cnt_we                                              | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                2 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_52[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_status_we                                | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                2 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/fp_comp6_enable_reg[0]                                      |                                                                                                                                                                              |                4 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                2 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_38[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[9]                                                             | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                3 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_36[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we                                                | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                4 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/it_skid_we                                                             | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                3 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                2 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_31[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/E[0]                                                  | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_3[0]                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                3 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_45[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                5 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_29[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              6 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/E[0]                                                                             | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                2 |              7 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/ppb_we_reg[2][0]                                      | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                5 |              7 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg_4[0]                                    | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                6 |              7 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]_3[0]                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                2 |              7 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                              | cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                    |                2 |              7 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                2 |              7 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_3[1]                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                4 |              7 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_decoder/ppb_sel_data_we                                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                2 |              7 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                5 |              7 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg_6[0]                                    | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_trans_state_we                                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                6 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/input_port_data_reg[0]_19[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata2_we                                           |                                                                                                                                                                              |                5 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata1_we                                           |                                                                                                                                                                              |                5 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata0_we                                           |                                                                                                                                                                              |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata3_we                                           |                                                                                                                                                                              |                5 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_habort/q_reg_5[0]                                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                7 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_we                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                2 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/E[0]                                            | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                7 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_bus_we                                    | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/access_we                                               | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                2 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_rep                                      | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                5 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_wr_isr_reg_0[0]                                     | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                2 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/it_reg_we                                                              | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_ctl/lsu_op_de                                                             | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                6 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_34[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[1]                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[0]                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                5 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[2]                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_16[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_19[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_25[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_26[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_12[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_27[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_1[0]                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                5 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_30[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_20[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_32[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_11[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_37[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_18[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_23[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_33[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_13[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_46[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_6[0]                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_9[0]                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_41[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_4[0]                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_47[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_40[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_5[0]                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_44[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_39[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                2 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_48[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_51[0]                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg0                                                                                                 |                                                                                                                                                                              |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg018_out                                                                                           |                                                                                                                                                                              |                5 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg020_out                                                                                           |                                                                                                                                                                              |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg022_out                                                                                           |                                                                                                                                                                              |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg020_out                                                                                           |                                                                                                                                                                              |                5 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg022_out                                                                                           |                                                                                                                                                                              |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg018_out                                                                                           |                                                                                                                                                                              |                6 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[2]_12[0]                                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_4[0]                                                 |                                                                                                                                                                              |                5 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_4[1]                                                 |                                                                                                                                                                              |                6 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_4[2]                                                 |                                                                                                                                                                              |                6 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_4[3]                                                 |                                                                                                                                                                              |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg0                                                                                                 |                                                                                                                                                                              |                6 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/stick_reload_en[1]                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/stick_reload_en[2]                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_snapstall_reg_0[0]                                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                4 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                                              |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                |                                                                                                                                                                              |                1 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                |                1 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                      |                                                                                                                                                                              |                1 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[3]                                     |                                                                                                                                                                              |                7 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[0]                                     |                                                                                                                                                                              |                8 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[2]                                     |                                                                                                                                                                              |                6 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[1]                                     |                                                                                                                                                                              |                7 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/stick_reload_en[0]                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                3 |              8 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_addracc_wait_reg_reg                                | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                2 |              9 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                     |                3 |              9 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ahb_en                                                | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |                3 |             10 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/fault_pending_reg[0]                                                    | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                5 |             10 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/int_fmask_reg[0]                                                   | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                8 |             10 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  swclk_IBUF_BUFG                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn                                                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                5 |             10 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/opt_demc_trcena_reg_4[0]                                | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                3 |             11 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             11 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                     |                4 |             11 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu_ctl/alu_de_2_ex_en                                                        | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                5 |             11 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[12]                                                            | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                5 |             12 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_sequential_state_reg[0]_3[0]                    | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |               11 |             12 |
|  swclk_IBUF_BUFG                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn                                                                      | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                5 |             12 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferMode_cdc_check_reg[1]_1[0]                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                4 |             12 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/q_reg_2[0]                                                                            |                                                                                                                                                                              |                3 |             12 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                              |                2 |             12 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                              |                3 |             12 |
|  swclk_IBUF_BUFG                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn                                                                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                5 |             13 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu_ctl/alu_de_2_ex_en                                                        | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                3 |             13 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_immed_we                                          |                                                                                                                                                                              |                8 |             13 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                                              |                7 |             15 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_sequential_state_reg[0]_3[0]                    | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |               14 |             16 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_en                                                             | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |               10 |             16 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_ctl/lsu_rf_addr_we                                                        | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                7 |             16 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_reg[3]_3[0]                                        | cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                                                 |                5 |             18 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |               16 |             18 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_phase_reg_reg_0[0]                                     | cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                                                 |                7 |             18 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slv_hprot1_reg_reg_3[0]                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                5 |             18 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_de_2_ex_en                                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |               13 |             19 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             19 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_immed_we                                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_invoke_reg_rep                     |               13 |             19 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/opt_demc_trcena_reg_4[0]                                | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                6 |             19 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                6 |             20 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/q_reg_0                                                                               |                                                                                                                                                                              |                7 |             20 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |               16 |             20 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rst_pc_valid_ex_reg_3[0]                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |               12 |             22 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[0]                                                             | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |               13 |             23 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/E[0]                                            | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |               12 |             24 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_we                                                          | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |               10 |             24 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_remap_remap[23]_i_1_n_0                                                              |                                                                                                                                                                              |               10 |             24 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                        |               10 |             25 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp7_we                                                                             |                                                                                                                                                                              |               11 |             27 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp6_comp[26]_i_1_n_0                                                               |                                                                                                                                                                              |               10 |             27 |
|  swclk_IBUF_BUFG                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DbgClkEn                                                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |               17 |             27 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                              | cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                        |                7 |             28 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp2_comp[26]_i_1_n_0                                                               |                                                                                                                                                                              |                6 |             29 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp4_we                                                                             |                                                                                                                                                                              |                8 |             29 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp0_we                                                                             |                                                                                                                                                                              |               10 |             29 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp1_we                                                                             |                                                                                                                                                                              |                9 |             29 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp5_we                                                                             |                                                                                                                                                                              |                6 |             29 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp3_comp[26]_i_1_n_0                                                               |                                                                                                                                                                              |               11 |             29 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/aligned_addr[31]_i_3_0[0]                           | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |               10 |             29 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/reg13_we                                                                                |                                                                                                                                                                              |               12 |             30 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_pc_lr_ex_reg[0]_2[0]                                             |                                                                                                                                                                              |                7 |             30 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/NewAddr                                                     | cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                                                 |                9 |             31 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                              |                5 |             31 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                              |                8 |             31 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                                              |                8 |             31 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                              |                5 |             31 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___22_n_0                                                                              |                                                                                                                                                                              |               11 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[10]                                                            |                                                                                                                                                                              |               18 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___18_n_0                                                                              |                                                                                                                                                                              |               18 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___17_n_0                                                                              |                                                                                                                                                                              |               10 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_9[0]                                     |                                                                                                                                                                              |               22 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___16_n_0                                                                              |                                                                                                                                                                              |               13 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr_reg[1][0]                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |               11 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_reg[10][0]                                     |                                                                                                                                                                              |               20 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___15_n_0                                                                              |                                                                                                                                                                              |               16 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___12_n_0                                                                              |                                                                                                                                                                              |               10 |             32 |
|  swclk_IBUF_BUFG                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg[31]_i_1_n_0                                                             | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                8 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___10_n_0                                                                              |                                                                                                                                                                              |               22 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_pc_lr_ex_reg[0]_3[0]                                             |                                                                                                                                                                              |               17 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_word_2_we                                |                                                                                                                                                                              |               17 |             32 |
|  swclk_IBUF_BUFG                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg                                                                         |                                                                                                                                                                              |               16 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_pc_lr_ex_reg[0]_1[0]                              |                                                                                                                                                                              |               13 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_pc_lr_ex_reg[0]_0[0]                              |                                                                                                                                                                              |               12 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[3]_5[0]                          |                                                                                                                                                                              |               19 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[1]_5[0]                          |                                                                                                                                                                              |               17 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_we                                            | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |               15 |             32 |
|  swclk_IBUF_BUFG                                         | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdataEn                                                                      | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                6 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_we                                             |                                                                                                                                                                              |               27 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |               22 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |               21 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___6_n_0                                                                               |                                                                                                                                                                              |               14 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___8_n_0                                                                               |                                                                                                                                                                              |               15 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[13]                                                            |                                                                                                                                                                              |               17 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[16]                                                            |                                                                                                                                                                              |               15 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/reg1_we                                                                                 |                                                                                                                                                                              |               14 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/reg9_we                                                                                 |                                                                                                                                                                              |               19 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/reg5_we                                                                                 |                                                                                                                                                                              |               15 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[7]                                                             |                                                                                                                                                                              |               13 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/instr_det_erly_br_trk_reg[0]                        | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |               22 |             32 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                              |               10 |             33 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                              |               15 |             34 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                              |               10 |             34 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                              |               11 |             34 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[3]_4[0]                          |                                                                                                                                                                              |               21 |             35 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |               24 |             36 |
|  swclk_IBUF_BUFG                                         |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |               20 |             39 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rst_pc_valid_ex_reg_3[0]                                                 | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |               19 |             44 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                                                 |               25 |             44 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |               37 |             50 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                                           |               35 |             51 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       | cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |               52 |             81 |
|  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                       |                                                                                                                                                                              |               75 |            176 |
+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


