Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:08:38 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_coef/post_route_timing.rpt
| Design       : gng_coef
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
addr[5]                        c1_reg[14]/D                   inf           
addr[0]                        c2_reg[10]/D                   inf           
addr[3]                        c0_reg[16]/D                   inf           
addr[1]                        c1_reg[15]/D                   inf           
addr[0]                        c2_reg[11]/D                   inf           
addr[1]                        c0_reg[17]/D                   inf           
addr[1]                        c2_reg[15]/D                   inf           
addr[1]                        c2_reg[16]/D                   inf           
addr[0]                        c2_reg[13]/D                   inf           
addr[0]                        c2_reg[14]/D                   inf           
addr[4]                        c0_reg[15]/D                   inf           
addr[5]                        c1_reg[16]/D                   inf           
addr[0]                        c0_reg[0]/D                    inf           
addr[2]                        c0_reg[13]/D                   inf           
addr[4]                        c0_reg[14]/D                   inf           
addr[0]                        c0_reg[2]/D                    inf           
addr[0]                        c0_reg[4]/D                    inf           
addr[1]                        c0_reg[8]/D                    inf           
addr[0]                        c0_reg[9]/D                    inf           
addr[1]                        c1_reg[11]/D                   inf           
addr[0]                        c1_reg[12]/D                   inf           
addr[0]                        c1_reg[13]/D                   inf           
addr[1]                        c1_reg[1]/D                    inf           
addr[1]                        c1_reg[3]/D                    inf           
addr[0]                        c1_reg[4]/D                    inf           
addr[3]                        c1_reg[6]/D                    inf           
addr[1]                        c1_reg[7]/D                    inf           
addr[0]                        c1_reg[9]/D                    inf           
addr[3]                        c2_reg[1]/D                    inf           
addr[0]                        c2_reg[3]/D                    inf           
addr[0]                        c2_reg[4]/D                    inf           
addr[3]                        c2_reg[5]/D                    inf           
addr[2]                        c2_reg[6]/D                    inf           
addr[1]                        c2_reg[9]/D                    inf           
addr[0]                        c0_reg[10]/D                   inf           
addr[1]                        c0_reg[11]/D                   inf           
addr[3]                        c0_reg[12]/D                   inf           
addr[1]                        c0_reg[1]/D                    inf           
addr[0]                        c0_reg[3]/D                    inf           
addr[0]                        c0_reg[5]/D                    inf           
addr[1]                        c0_reg[6]/D                    inf           
addr[3]                        c0_reg[7]/D                    inf           
addr[0]                        c1_reg[0]/D                    inf           
addr[0]                        c1_reg[10]/D                   inf           
addr[0]                        c1_reg[2]/D                    inf           
addr[1]                        c1_reg[5]/D                    inf           
addr[1]                        c1_reg[8]/D                    inf           
addr[0]                        c2_reg[0]/D                    inf           
addr[0]                        c2_reg[12]/D                   inf           
addr[0]                        c2_reg[2]/D                    inf           
addr[0]                        c2_reg[7]/D                    inf           
addr[0]                        c2_reg[8]/D                    inf           
addr[7]                        c1_reg[17]/D                   inf           
c0_reg[10]/C                   c0[10]                         inf           
c0_reg[11]/C                   c0[11]                         inf           
c0_reg[12]/C                   c0[12]                         inf           
c0_reg[16]/C                   c0[16]                         inf           
c0_reg[1]/C                    c0[1]                          inf           
c0_reg[3]/C                    c0[3]                          inf           
c0_reg[5]/C                    c0[5]                          inf           
c0_reg[6]/C                    c0[6]                          inf           
c0_reg[7]/C                    c0[7]                          inf           
c1_reg[0]/C                    c1[0]                          inf           
c1_reg[10]/C                   c1[10]                         inf           
c1_reg[2]/C                    c1[2]                          inf           
c1_reg[5]/C                    c1[5]                          inf           
c1_reg[8]/C                    c1[8]                          inf           
c2_reg[0]/C                    c2[0]                          inf           
c2_reg[12]/C                   c2[12]                         inf           
c2_reg[14]/C                   c2[14]                         inf           
c2_reg[15]/C                   c2[15]                         inf           
c2_reg[2]/C                    c2[2]                          inf           
c2_reg[7]/C                    c2[7]                          inf           
c2_reg[8]/C                    c2[8]                          inf           
c0_reg[0]/C                    c0[0]                          inf           
c0_reg[13]/C                   c0[13]                         inf           
c0_reg[14]/C                   c0[14]                         inf           
c0_reg[15]/C                   c0[15]                         inf           
c0_reg[17]/C                   c0[17]                         inf           
c0_reg[2]/C                    c0[2]                          inf           
c0_reg[4]/C                    c0[4]                          inf           
c0_reg[8]/C                    c0[8]                          inf           
c0_reg[9]/C                    c0[9]                          inf           
c1_reg[11]/C                   c1[11]                         inf           
c1_reg[12]/C                   c1[12]                         inf           
c1_reg[13]/C                   c1[13]                         inf           
c1_reg[14]/C                   c1[14]                         inf           
c1_reg[16]/C                   c1[16]                         inf           
c1_reg[1]/C                    c1[1]                          inf           
c1_reg[3]/C                    c1[3]                          inf           
c1_reg[4]/C                    c1[4]                          inf           
c1_reg[6]/C                    c1[6]                          inf           
c1_reg[7]/C                    c1[7]                          inf           
c1_reg[9]/C                    c1[9]                          inf           
c2_reg[10]/C                   c2[10]                         inf           
c2_reg[11]/C                   c2[11]                         inf           
c2_reg[13]/C                   c2[13]                         inf           
c2_reg[16]/C                   c2[16]                         inf           
c2_reg[1]/C                    c2[1]                          inf           
c2_reg[3]/C                    c2[3]                          inf           



