Classic Timing Analyzer report for cpu
Wed May 16 15:59:02 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                ; To                                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 20.706 ns                        ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7]                             ; ron[7]                                                                                                           ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 36.21 MHz ( period = 27.618 ns ) ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6]                                          ; clk        ; clk      ; 6192         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                     ;                                                                                                                  ;            ;          ; 6192         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                ; To                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 36.21 MHz ( period = 27.618 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 37.51 MHz ( period = 26.658 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 37.63 MHz ( period = 26.578 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.616 ns                ;
; N/A                                     ; 37.77 MHz ( period = 26.474 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 37.78 MHz ( period = 26.470 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.352 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.430 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; 38.03 MHz ( period = 26.292 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.320 ns                ;
; N/A                                     ; 38.05 MHz ( period = 26.282 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 38.06 MHz ( period = 26.272 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; 38.11 MHz ( period = 26.238 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.428 ns                ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.084 ns                ;
; N/A                                     ; 38.29 MHz ( period = 26.118 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 38.40 MHz ( period = 26.040 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.813 ns                ;
; N/A                                     ; 38.45 MHz ( period = 26.006 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 38.50 MHz ( period = 25.974 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 38.53 MHz ( period = 25.952 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; 38.64 MHz ( period = 25.882 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 38.71 MHz ( period = 25.832 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.245 ns                ;
; N/A                                     ; 38.80 MHz ( period = 25.776 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.836 ns                ;
; N/A                                     ; 38.81 MHz ( period = 25.764 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 38.82 MHz ( period = 25.758 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.061 ns                ;
; N/A                                     ; 38.83 MHz ( period = 25.752 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.860 ns                ;
; N/A                                     ; 38.90 MHz ( period = 25.710 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 38.91 MHz ( period = 25.700 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 38.95 MHz ( period = 25.676 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 38.99 MHz ( period = 25.650 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.871 ns                ;
; N/A                                     ; 39.02 MHz ( period = 25.628 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.632 ns                ;
; N/A                                     ; 39.04 MHz ( period = 25.618 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 39.04 MHz ( period = 25.612 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.798 ns                ;
; N/A                                     ; 39.06 MHz ( period = 25.600 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 39.11 MHz ( period = 25.568 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 39.15 MHz ( period = 25.540 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; 39.20 MHz ( period = 25.508 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.581 ns                ;
; N/A                                     ; 39.23 MHz ( period = 25.490 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 39.27 MHz ( period = 25.462 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 39.33 MHz ( period = 25.428 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.025 ns                ;
; N/A                                     ; 39.33 MHz ( period = 25.428 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 39.36 MHz ( period = 25.406 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.182 ns                ;
; N/A                                     ; 39.37 MHz ( period = 25.400 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 39.37 MHz ( period = 25.398 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 39.40 MHz ( period = 25.380 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.499 ns                ;
; N/A                                     ; 39.42 MHz ( period = 25.368 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.011 ns                ;
; N/A                                     ; 39.42 MHz ( period = 25.368 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; 39.44 MHz ( period = 25.352 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 39.45 MHz ( period = 25.346 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 39.53 MHz ( period = 25.296 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; 39.63 MHz ( period = 25.232 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.117 ns                ;
; N/A                                     ; 39.69 MHz ( period = 25.196 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; 39.72 MHz ( period = 25.178 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; 39.82 MHz ( period = 25.110 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 39.84 MHz ( period = 25.100 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; 39.85 MHz ( period = 25.096 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.858 ns                ;
; N/A                                     ; 39.85 MHz ( period = 25.096 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.374 ns                ;
; N/A                                     ; 39.86 MHz ( period = 25.090 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.347 ns                ;
; N/A                                     ; 39.89 MHz ( period = 25.066 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 39.99 MHz ( period = 25.006 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; 40.01 MHz ( period = 24.994 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 40.03 MHz ( period = 24.980 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.009 ns                ;
; N/A                                     ; 40.09 MHz ( period = 24.944 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 40.15 MHz ( period = 24.906 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.930 ns                ;
; N/A                                     ; 40.17 MHz ( period = 24.894 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.789 ns                ;
; N/A                                     ; 40.23 MHz ( period = 24.858 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.364 ns                ;
; N/A                                     ; 40.28 MHz ( period = 24.826 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 40.30 MHz ( period = 24.812 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.721 ns                ;
; N/A                                     ; 40.32 MHz ( period = 24.800 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 40.35 MHz ( period = 24.782 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.891 ns                ;
; N/A                                     ; 40.38 MHz ( period = 24.766 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.221 ns                ;
; N/A                                     ; 40.52 MHz ( period = 24.682 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.383 ns                ;
; N/A                                     ; 40.53 MHz ( period = 24.676 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.818 ns                ;
; N/A                                     ; 40.54 MHz ( period = 24.668 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.493 ns                ;
; N/A                                     ; 40.63 MHz ( period = 24.610 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.618 ns                ;
; N/A                                     ; 40.63 MHz ( period = 24.610 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.276 ns                ;
; N/A                                     ; 40.73 MHz ( period = 24.552 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 40.79 MHz ( period = 24.516 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.110 ns                ;
; N/A                                     ; 40.80 MHz ( period = 24.512 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 40.81 MHz ( period = 24.502 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 40.98 MHz ( period = 24.402 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.245 ns                ;
; N/A                                     ; 41.03 MHz ( period = 24.370 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.699 ns                ;
; N/A                                     ; 41.28 MHz ( period = 24.226 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.961 ns                ;
; N/A                                     ; 41.31 MHz ( period = 24.208 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.577 ns                ;
; N/A                                     ; 41.31 MHz ( period = 24.206 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; 41.33 MHz ( period = 24.198 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.548 ns                ;
; N/A                                     ; 41.39 MHz ( period = 24.162 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 41.69 MHz ( period = 23.984 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 41.94 MHz ( period = 23.846 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.723 ns                ;
; N/A                                     ; 42.10 MHz ( period = 23.754 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 42.31 MHz ( period = 23.634 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 42.46 MHz ( period = 23.552 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.276 ns                ;
; N/A                                     ; 42.56 MHz ( period = 23.498 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 42.69 MHz ( period = 23.424 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.375 ns                ;
; N/A                                     ; 42.75 MHz ( period = 23.394 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 43.01 MHz ( period = 23.248 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.273 ns                ;
; N/A                                     ; 43.30 MHz ( period = 23.094 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 43.79 MHz ( period = 22.838 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.011 ns                ;
; N/A                                     ; 44.05 MHz ( period = 22.704 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 44.41 MHz ( period = 22.516 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[3]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; 45.01 MHz ( period = 22.216 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; 45.03 MHz ( period = 22.206 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.813 ns                ;
; N/A                                     ; 45.13 MHz ( period = 22.156 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 5.180 ns                ;
; N/A                                     ; 45.16 MHz ( period = 22.144 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 45.27 MHz ( period = 22.092 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[7]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.435 ns                ;
; N/A                                     ; 45.51 MHz ( period = 21.972 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[3]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; 45.74 MHz ( period = 21.864 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[7]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 45.76 MHz ( period = 21.854 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[3]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.205 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.598 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.920 ns                ;
; N/A                                     ; 46.52 MHz ( period = 21.496 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.871 ns                ;
; N/A                                     ; 46.80 MHz ( period = 21.366 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.972 ns                ;
; N/A                                     ; 46.86 MHz ( period = 21.338 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[4]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A                                     ; 46.89 MHz ( period = 21.326 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[1]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.231 ns                ;
; N/A                                     ; 46.92 MHz ( period = 21.314 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.116 ns                ;
; N/A                                     ; 47.25 MHz ( period = 21.164 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[1]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.864 ns                ;
; N/A                                     ; 47.34 MHz ( period = 21.126 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.665 ns                ;
; N/A                                     ; 47.36 MHz ( period = 21.116 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[0]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.129 ns                ;
; N/A                                     ; 47.41 MHz ( period = 21.094 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[5]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.650 ns                ;
; N/A                                     ; 47.41 MHz ( period = 21.092 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.180 ns                ;
; N/A                                     ; 47.42 MHz ( period = 21.088 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[2]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; 47.49 MHz ( period = 21.056 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.635 ns                ;
; N/A                                     ; 47.68 MHz ( period = 20.974 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[6]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 47.72 MHz ( period = 20.954 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[1]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.764 ns                ;
; N/A                                     ; 47.73 MHz ( period = 20.950 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.110 ns                ;
; N/A                                     ; 47.88 MHz ( period = 20.886 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.870 ns                ;
; N/A                                     ; 47.96 MHz ( period = 20.852 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 48.04 MHz ( period = 20.818 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[7]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.514 ns                ;
; N/A                                     ; 48.27 MHz ( period = 20.716 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.460 ns                ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[2]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.747 ns                ;
; N/A                                     ; 48.37 MHz ( period = 20.676 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[6]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.695 ns                ;
; N/A                                     ; 48.37 MHz ( period = 20.672 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[6]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.445 ns                ;
; N/A                                     ; 48.42 MHz ( period = 20.654 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[7]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.566 ns                ;
; N/A                                     ; 48.42 MHz ( period = 20.652 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.481 ns                ;
; N/A                                     ; 48.53 MHz ( period = 20.604 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[4]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.583 ns                ;
; N/A                                     ; 48.57 MHz ( period = 20.590 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.402 ns                ;
; N/A                                     ; 48.70 MHz ( period = 20.532 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.731 ns                ;
; N/A                                     ; 48.72 MHz ( period = 20.524 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 4.383 ns                ;
; N/A                                     ; 48.75 MHz ( period = 20.512 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.377 ns                ;
; N/A                                     ; 48.91 MHz ( period = 20.446 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[0]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.507 ns                ;
; N/A                                     ; 49.00 MHz ( period = 20.410 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 4.328 ns                ;
; N/A                                     ; 49.00 MHz ( period = 20.410 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.328 ns                ;
; N/A                                     ; 49.00 MHz ( period = 20.408 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[5]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.494 ns                ;
; N/A                                     ; 49.05 MHz ( period = 20.388 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[4]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 49.20 MHz ( period = 20.326 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.285 ns                ;
; N/A                                     ; 49.21 MHz ( period = 20.322 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[6]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.807 ns                ;
; N/A                                     ; 49.49 MHz ( period = 20.208 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[5]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.214 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.200 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[2]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.209 ns                ;
; N/A                                     ; 49.54 MHz ( period = 20.186 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[4]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.483 ns                ;
; N/A                                     ; 49.75 MHz ( period = 20.102 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.172 ns                ;
; N/A                                     ; 49.93 MHz ( period = 20.028 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.116 ns                ;
; N/A                                     ; 49.93 MHz ( period = 20.028 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[5]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.117 ns                ;
; N/A                                     ; 50.00 MHz ( period = 20.000 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.123 ns                ;
; N/A                                     ; 50.11 MHz ( period = 19.958 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.086 ns                ;
; N/A                                     ; 50.13 MHz ( period = 19.948 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.076 ns                ;
; N/A                                     ; 50.21 MHz ( period = 19.916 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.080 ns                ;
; N/A                                     ; 50.21 MHz ( period = 19.916 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[5]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.061 ns                ;
; N/A                                     ; 50.27 MHz ( period = 19.892 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[5]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.310 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.878 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.046 ns                ;
; N/A                                     ; 50.63 MHz ( period = 19.752 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[6]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 50.94 MHz ( period = 19.632 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[5]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.463 ns                ;
; N/A                                     ; 51.25 MHz ( period = 19.514 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[6]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.995 ns                ;
; N/A                                     ; 51.49 MHz ( period = 19.422 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[5]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 51.51 MHz ( period = 19.414 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 51.72 MHz ( period = 19.334 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 51.78 MHz ( period = 19.312 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 51.83 MHz ( period = 19.292 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.291 ns                ;
; N/A                                     ; 51.85 MHz ( period = 19.288 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 52.01 MHz ( period = 19.228 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.736 ns                ;
; N/A                                     ; 52.12 MHz ( period = 19.186 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.716 ns                ;
; N/A                                     ; 52.22 MHz ( period = 19.148 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 52.46 MHz ( period = 19.062 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.046 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 54.65 MHz ( period = 18.298 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.374 ns                ;
; N/A                                     ; 54.98 MHz ( period = 18.188 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.215 ns                ;
; N/A                                     ; 56.22 MHz ( period = 17.786 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                        ; clk        ; clk      ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 56.42 MHz ( period = 17.724 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5]                                          ; clk        ; clk      ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 56.52 MHz ( period = 17.694 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5]                                          ; clk        ; clk      ; None                        ; None                      ; 4.684 ns                ;
; N/A                                     ; 56.72 MHz ( period = 17.630 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                        ; clk        ; clk      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 56.75 MHz ( period = 17.620 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                        ; clk        ; clk      ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 56.82 MHz ( period = 17.600 ns )                    ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[7]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.863 ns                ;
; N/A                                     ; 57.15 MHz ( period = 17.498 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5]                                          ; clk        ; clk      ; None                        ; None                      ; 4.586 ns                ;
; N/A                                     ; 57.21 MHz ( period = 17.480 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5]                                          ; clk        ; clk      ; None                        ; None                      ; 4.862 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.474 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.959 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.474 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5]                                          ; clk        ; clk      ; None                        ; None                      ; 4.574 ns                ;
; N/A                                     ; 57.31 MHz ( period = 17.450 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5]                                          ; clk        ; clk      ; None                        ; None                      ; 4.847 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[4]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.959 ns                ;
; N/A                                     ; 57.83 MHz ( period = 17.292 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                        ; clk        ; clk      ; None                        ; None                      ; 4.374 ns                ;
; N/A                                     ; 57.96 MHz ( period = 17.254 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5]                                          ; clk        ; clk      ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; 58.04 MHz ( period = 17.230 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5]                                          ; clk        ; clk      ; None                        ; None                      ; 4.737 ns                ;
; N/A                                     ; 58.25 MHz ( period = 17.168 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2]                                          ; clk        ; clk      ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 58.35 MHz ( period = 17.138 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2]                                          ; clk        ; clk      ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 58.54 MHz ( period = 17.082 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4]                                          ; clk        ; clk      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 58.60 MHz ( period = 17.066 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                        ; clk        ; clk      ; None                        ; None                      ; 4.408 ns                ;
; N/A                                     ; 58.64 MHz ( period = 17.052 ns )                    ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; 58.70 MHz ( period = 17.036 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                        ; clk        ; clk      ; None                        ; None                      ; 4.393 ns                ;
; N/A                                     ; 59.08 MHz ( period = 16.926 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4]                                          ; clk        ; clk      ; None                        ; None                      ; 4.554 ns                ;
; N/A                                     ; 59.11 MHz ( period = 16.918 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2]                                          ; clk        ; clk      ; None                        ; None                      ; 4.419 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4]                                          ; clk        ; clk      ; None                        ; None                      ; 4.549 ns                ;
; N/A                                     ; 59.38 MHz ( period = 16.840 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                        ; clk        ; clk      ; None                        ; None                      ; 4.295 ns                ;
; N/A                                     ; 59.47 MHz ( period = 16.816 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                        ; clk        ; clk      ; None                        ; None                      ; 4.283 ns                ;
; N/A                                     ; 59.47 MHz ( period = 16.816 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2]                                          ; clk        ; clk      ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 59.72 MHz ( period = 16.746 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2]                                          ; clk        ; clk      ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; 59.82 MHz ( period = 16.716 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2]                                          ; clk        ; clk      ; None                        ; None                      ; 4.741 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                     ;                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 2.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 1.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 2.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 2.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[0]            ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[0]            ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 2.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[3]   ; clk        ; clk      ; None                       ; None                       ; 2.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[1]            ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 4.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[6]            ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[1]            ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 4.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 4.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 4.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[1]            ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 4.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0]               ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 4.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[7]            ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 4.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[7]            ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 4.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.578 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                 ;                                                                         ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                    ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 20.706 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 20.666 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 20.592 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 20.381 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 20.371 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 20.318 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 20.253 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 20.202 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 20.191 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 20.131 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 20.123 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 20.091 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 20.080 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 20.047 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 20.035 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.971 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 19.948 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.934 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.931 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.894 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 19.883 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.873 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.871 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.867 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 19.863 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 19.831 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.795 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.783 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.781 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 19.757 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.709 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 19.644 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 19.635 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.628 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.626 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.625 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.601 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 19.576 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.569 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.562 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 19.557 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.547 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 19.537 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.536 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.531 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 19.503 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.493 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.483 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.478 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.448 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 19.436 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.436 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.431 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 19.431 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.425 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.418 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.409 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.403 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.403 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.399 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 19.385 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 19.367 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.366 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.356 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.338 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 19.334 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.330 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.322 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 19.308 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.296 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.291 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.285 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.267 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.262 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 19.256 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.255 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 19.252 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 19.245 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.233 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.215 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 19.204 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.194 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 19.192 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.185 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 19.184 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.179 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 19.175 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 19.170 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 19.140 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 19.138 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.137 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.134 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 19.128 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.128 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 19.105 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.098 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 19.078 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 19.076 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 19.044 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 19.044 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.038 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.038 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.032 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.027 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.024 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.018 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 19.017 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 19.001 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.995 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 18.990 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.984 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 18.978 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.975 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.973 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 18.967 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.954 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.943 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 18.943 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.940 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.938 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 18.932 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 18.931 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.925 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.920 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.907 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.902 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.901 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 18.898 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 18.867 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.838 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.835 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.834 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.830 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.825 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.823 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.822 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.792 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.761 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.758 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.754 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.750 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.747 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.733 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.727 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.727 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 18.685 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.684 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.671 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.659 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.644 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.591 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.583 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.569 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.564 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.533 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.527 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.526 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.514 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.501 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.498 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.486 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 18.485 ns  ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]    ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 18.458 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.438 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.434 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 18.431 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.423 ns  ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[7]   ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 18.418 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.361 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.343 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.305 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.297 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.269 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.237 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.222 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.214 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.184 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 18.154 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.084 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.077 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.071 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.066 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.052 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.033 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 17.979 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 17.940 ns  ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]              ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 17.924 ns  ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[5]              ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 17.923 ns  ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]    ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 17.905 ns  ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]              ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 17.898 ns  ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[1]   ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 17.894 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 17.892 ns  ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]    ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 17.887 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 17.864 ns  ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[6]              ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 17.848 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 17.828 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 17.817 ns  ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[1]    ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 17.788 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 17.786 ns  ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[7]              ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 17.706 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                         ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed May 16 15:59:02 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "ALU:inst12|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3]" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[3]~10"
    Warning: Node "inst29[3]~46"
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[5]~6"
    Warning: Node "inst29[5]~44"
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[6]~4"
    Warning: Node "inst29[6]~43"
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[7]~2"
    Warning: Node "inst29[7]~42"
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[4]~8"
    Warning: Node "inst29[4]~45"
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[1]~14"
    Warning: Node "inst29[1]~48"
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[0]~16"
    Warning: Node "inst29[0]~49"
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[2]~12"
    Warning: Node "inst29[2]~47"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 64 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]" as buffer
    Info: Detected ripple clock "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]" as buffer
    Info: Detected ripple clock "ALU:inst12|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]" as buffer
    Info: Detected gated clock "STACK:inst17|lpm_decode2:inst18|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0" as buffer
    Info: Detected gated clock "STACK:inst17|inst25" as buffer
    Info: Detected gated clock "STACK:inst17|inst27" as buffer
    Info: Detected gated clock "STACK:inst17|inst32" as buffer
    Info: Detected gated clock "STACK:inst17|inst30" as buffer
    Info: Detected gated clock "STACK:inst17|inst23" as buffer
    Info: Detected gated clock "STACK:inst17|inst24" as buffer
    Info: Detected gated clock "STACK:inst17|inst34" as buffer
    Info: Detected gated clock "STACK:inst17|lpm_decode2:inst18|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]~0" as buffer
    Info: Detected gated clock "inst75~0" as buffer
    Info: Detected gated clock "inst53~0" as buffer
    Info: Detected gated clock "STACK:inst17|inst28" as buffer
    Info: Detected gated clock "STACK:inst17|inst26" as buffer
    Info: Detected gated clock "STACK:inst17|inst40" as buffer
    Info: Detected gated clock "STACK:inst17|inst38" as buffer
    Info: Detected gated clock "STACK:inst17|inst36" as buffer
    Info: Detected gated clock "inst23~0" as buffer
    Info: Detected gated clock "RON:inst20|inst7~0" as buffer
    Info: Detected gated clock "RON:inst20|inst3~1" as buffer
    Info: Detected gated clock "RON:inst20|inst11~0" as buffer
    Info: Detected gated clock "STACK:inst17|inst12" as buffer
    Info: Detected gated clock "16dmux:inst1|33~11" as buffer
    Info: Detected gated clock "ALU:inst12|inst24" as buffer
    Info: Detected gated clock "STACK:inst17|inst55~0" as buffer
    Info: Detected ripple clock "STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "inst74~0" as buffer
    Info: Detected gated clock "lpm_decode4:inst41|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode218w[3]~0" as buffer
    Info: Detected gated clock "inst89~0" as buffer
    Info: Detected gated clock "16dmux:inst1|33~8" as buffer
    Info: Detected gated clock "inst93~0" as buffer
    Info: Detected gated clock "16dmux:inst1|33~10" as buffer
    Info: Detected gated clock "16dmux:inst1|33~9" as buffer
    Info: Detected gated clock "lpm_decode4:inst41|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode125w[3]~0" as buffer
    Info: Detected gated clock "inst57[0]~3" as buffer
    Info: Detected gated clock "inst63~0" as buffer
    Info: Detected gated clock "RON:inst20|inst3~0" as buffer
    Info: Detected gated clock "inst63~1" as buffer
    Info: Detected gated clock "inst26~0" as buffer
    Info: Detected gated clock "inst78~0" as buffer
    Info: Detected gated clock "inst57[0]~0" as buffer
    Info: Detected gated clock "16dmux:inst1|33~13" as buffer
    Info: Detected gated clock "lpm_decode4:inst41|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]" as buffer
    Info: Detected gated clock "inst95~0" as buffer
    Info: Detected gated clock "16dmux:inst1|33~12" as buffer
    Info: Detected ripple clock "lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]" as buffer
Info: Clock "clk" has Internal fmax of 36.21 MHz between source register "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4]" and destination memory "lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4" (period= 27.618 ns)
    Info: + Longest register to memory delay is 3.734 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N8; Fanout = 1; REG Node = 'STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4]'
        Info: 2: + IC(0.271 ns) + CELL(0.378 ns) = 0.649 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 1; COMB Node = 'STACK:inst17|inst41[4]~26'
        Info: 3: + IC(0.424 ns) + CELL(0.366 ns) = 1.439 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 1; COMB Node = 'STACK:inst17|inst41[4]~27'
        Info: 4: + IC(0.230 ns) + CELL(0.154 ns) = 1.823 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 4; COMB Node = 'inst29[4]~28'
        Info: 5: + IC(0.000 ns) + CELL(0.971 ns) = 2.794 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 20; COMB LOOP Node = 'inst29[4]~45'
            Info: Loc. = LCCOMB_X22_Y14_N28; Node "inst29[4]~45"
            Info: Loc. = LCCOMB_X22_Y14_N4; Node "RON:inst20|inst[4]~8"
        Info: 6: + IC(0.844 ns) + CELL(0.096 ns) = 3.734 ns; Loc. = M4K_X20_Y15; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4'
        Info: Total cell delay = 1.965 ns ( 52.62 % )
        Info: Total interconnect delay = 1.769 ns ( 47.38 % )
    Info: - Smallest clock skew is -10.053 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.334 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 57; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.656 ns) + CELL(0.481 ns) = 2.334 ns; Loc. = M4K_X20_Y15; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4'
            Info: Total cell delay = 1.335 ns ( 57.20 % )
            Info: Total interconnect delay = 0.999 ns ( 42.80 % )
        Info: - Longest clock path from clock "clk" to source register is 12.387 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.314 ns) + CELL(0.712 ns) = 2.880 ns; Loc. = LCFF_X21_Y13_N19; Fanout = 20; REG Node = 'lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]'
            Info: 3: + IC(0.323 ns) + CELL(0.346 ns) = 3.549 ns; Loc. = LCCOMB_X21_Y13_N28; Fanout = 9; COMB Node = '16dmux:inst1|33~13'
            Info: 4: + IC(0.619 ns) + CELL(0.053 ns) = 4.221 ns; Loc. = LCCOMB_X21_Y12_N4; Fanout = 4; REG Node = 'lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]'
            Info: 5: + IC(0.386 ns) + CELL(0.366 ns) = 4.973 ns; Loc. = LCCOMB_X21_Y12_N30; Fanout = 14; COMB Node = 'lpm_decode4:inst41|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]'
            Info: 6: + IC(0.656 ns) + CELL(0.346 ns) = 5.975 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 19; COMB Node = 'inst23~0'
            Info: 7: + IC(0.263 ns) + CELL(0.272 ns) = 6.510 ns; Loc. = LCCOMB_X21_Y10_N28; Fanout = 16; COMB Node = 'STACK:inst17|inst12'
            Info: 8: + IC(0.242 ns) + CELL(0.712 ns) = 7.464 ns; Loc. = LCFF_X21_Y10_N7; Fanout = 58; REG Node = 'STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
            Info: 9: + IC(0.315 ns) + CELL(0.366 ns) = 8.145 ns; Loc. = LCCOMB_X21_Y10_N22; Fanout = 4; COMB Node = 'STACK:inst17|lpm_decode2:inst18|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0'
            Info: 10: + IC(0.992 ns) + CELL(0.357 ns) = 9.494 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 1; COMB Node = 'STACK:inst17|inst30'
            Info: 11: + IC(1.707 ns) + CELL(0.000 ns) = 11.201 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'STACK:inst17|inst30~clkctrl'
            Info: 12: + IC(0.958 ns) + CELL(0.228 ns) = 12.387 ns; Loc. = LCCOMB_X27_Y11_N8; Fanout = 1; REG Node = 'STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4]'
            Info: Total cell delay = 4.612 ns ( 37.23 % )
            Info: Total interconnect delay = 7.775 ns ( 62.77 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.022 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]" and destination pin or register "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6]" for clock "clk" (Hold time is 6.076 ns)
    Info: + Largest clock skew is 9.094 ns
        Info: + Longest clock path from clock "clk" to destination register is 12.001 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.314 ns) + CELL(0.712 ns) = 2.880 ns; Loc. = LCFF_X21_Y13_N19; Fanout = 20; REG Node = 'lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]'
            Info: 3: + IC(0.323 ns) + CELL(0.346 ns) = 3.549 ns; Loc. = LCCOMB_X21_Y13_N28; Fanout = 9; COMB Node = '16dmux:inst1|33~13'
            Info: 4: + IC(0.619 ns) + CELL(0.053 ns) = 4.221 ns; Loc. = LCCOMB_X21_Y12_N4; Fanout = 4; REG Node = 'lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]'
            Info: 5: + IC(0.386 ns) + CELL(0.366 ns) = 4.973 ns; Loc. = LCCOMB_X21_Y12_N30; Fanout = 14; COMB Node = 'lpm_decode4:inst41|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]'
            Info: 6: + IC(0.656 ns) + CELL(0.346 ns) = 5.975 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 19; COMB Node = 'inst23~0'
            Info: 7: + IC(0.263 ns) + CELL(0.272 ns) = 6.510 ns; Loc. = LCCOMB_X21_Y10_N28; Fanout = 16; COMB Node = 'STACK:inst17|inst12'
            Info: 8: + IC(0.242 ns) + CELL(0.712 ns) = 7.464 ns; Loc. = LCFF_X21_Y10_N7; Fanout = 58; REG Node = 'STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
            Info: 9: + IC(1.381 ns) + CELL(0.378 ns) = 9.223 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 1; COMB Node = 'STACK:inst17|inst25'
            Info: 10: + IC(1.838 ns) + CELL(0.000 ns) = 11.061 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'STACK:inst17|inst25~clkctrl'
            Info: 11: + IC(0.887 ns) + CELL(0.053 ns) = 12.001 ns; Loc. = LCCOMB_X23_Y16_N16; Fanout = 1; REG Node = 'STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6]'
            Info: Total cell delay = 4.092 ns ( 34.10 % )
            Info: Total interconnect delay = 7.909 ns ( 65.90 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.907 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.140 ns) + CELL(0.053 ns) = 2.047 ns; Loc. = LCCOMB_X21_Y10_N28; Fanout = 16; COMB Node = 'STACK:inst17|inst12'
            Info: 3: + IC(0.242 ns) + CELL(0.618 ns) = 2.907 ns; Loc. = LCFF_X21_Y10_N23; Fanout = 65; REG Node = 'STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.525 ns ( 52.46 % )
            Info: Total interconnect delay = 1.382 ns ( 47.54 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.924 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y10_N23; Fanout = 65; REG Node = 'STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
        Info: 2: + IC(0.265 ns) + CELL(0.272 ns) = 0.537 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 1; COMB Node = 'STACK:inst17|inst41[6]~7'
        Info: 3: + IC(0.762 ns) + CELL(0.154 ns) = 1.453 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 4; COMB Node = 'inst29[6]~22'
        Info: 4: + IC(0.000 ns) + CELL(0.746 ns) = 2.199 ns; Loc. = LCCOMB_X23_Y15_N4; Fanout = 20; COMB LOOP Node = 'inst29[6]~43'
            Info: Loc. = LCCOMB_X23_Y15_N4; Node "inst29[6]~43"
            Info: Loc. = LCCOMB_X23_Y15_N24; Node "RON:inst20|inst[6]~4"
        Info: 5: + IC(0.571 ns) + CELL(0.154 ns) = 2.924 ns; Loc. = LCCOMB_X23_Y16_N16; Fanout = 1; REG Node = 'STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6]'
        Info: Total cell delay = 1.326 ns ( 45.35 % )
        Info: Total interconnect delay = 1.598 ns ( 54.65 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "ron[7]" through register "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7]" is 20.706 ns
    Info: + Longest clock path from clock "clk" to source register is 12.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(1.314 ns) + CELL(0.712 ns) = 2.880 ns; Loc. = LCFF_X21_Y13_N19; Fanout = 20; REG Node = 'lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]'
        Info: 3: + IC(0.323 ns) + CELL(0.346 ns) = 3.549 ns; Loc. = LCCOMB_X21_Y13_N28; Fanout = 9; COMB Node = '16dmux:inst1|33~13'
        Info: 4: + IC(0.619 ns) + CELL(0.053 ns) = 4.221 ns; Loc. = LCCOMB_X21_Y12_N4; Fanout = 4; REG Node = 'lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]'
        Info: 5: + IC(0.386 ns) + CELL(0.366 ns) = 4.973 ns; Loc. = LCCOMB_X21_Y12_N30; Fanout = 14; COMB Node = 'lpm_decode4:inst41|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]'
        Info: 6: + IC(0.656 ns) + CELL(0.346 ns) = 5.975 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 19; COMB Node = 'inst23~0'
        Info: 7: + IC(0.263 ns) + CELL(0.272 ns) = 6.510 ns; Loc. = LCCOMB_X21_Y10_N28; Fanout = 16; COMB Node = 'STACK:inst17|inst12'
        Info: 8: + IC(0.242 ns) + CELL(0.712 ns) = 7.464 ns; Loc. = LCFF_X21_Y10_N7; Fanout = 58; REG Node = 'STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
        Info: 9: + IC(0.315 ns) + CELL(0.366 ns) = 8.145 ns; Loc. = LCCOMB_X21_Y10_N22; Fanout = 4; COMB Node = 'STACK:inst17|lpm_decode2:inst18|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0'
        Info: 10: + IC(0.992 ns) + CELL(0.357 ns) = 9.494 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 1; COMB Node = 'STACK:inst17|inst30'
        Info: 11: + IC(1.707 ns) + CELL(0.000 ns) = 11.201 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'STACK:inst17|inst30~clkctrl'
        Info: 12: + IC(0.932 ns) + CELL(0.228 ns) = 12.361 ns; Loc. = LCCOMB_X22_Y11_N8; Fanout = 1; REG Node = 'STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7]'
        Info: Total cell delay = 4.612 ns ( 37.31 % )
        Info: Total interconnect delay = 7.749 ns ( 62.69 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 8.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y11_N8; Fanout = 1; REG Node = 'STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7]'
        Info: 2: + IC(0.214 ns) + CELL(0.154 ns) = 0.368 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 1; COMB Node = 'STACK:inst17|inst41[7]~5'
        Info: 3: + IC(0.250 ns) + CELL(0.346 ns) = 0.964 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 1; COMB Node = 'STACK:inst17|inst41[7]~6'
        Info: 4: + IC(0.203 ns) + CELL(0.154 ns) = 1.321 ns; Loc. = LCCOMB_X22_Y11_N20; Fanout = 4; COMB Node = 'inst29[7]~17'
        Info: 5: + IC(0.000 ns) + CELL(1.675 ns) = 2.996 ns; Loc. = LCCOMB_X21_Y12_N8; Fanout = 4; COMB LOOP Node = 'RON:inst20|inst[7]~2'
            Info: Loc. = LCCOMB_X21_Y12_N16; Node "inst29[7]~42"
            Info: Loc. = LCCOMB_X21_Y12_N8; Node "RON:inst20|inst[7]~2"
        Info: 6: + IC(0.896 ns) + CELL(0.366 ns) = 4.258 ns; Loc. = LCCOMB_X25_Y15_N22; Fanout = 1; COMB Node = 'RON:inst20|inst[7]~17'
        Info: 7: + IC(2.145 ns) + CELL(1.942 ns) = 8.345 ns; Loc. = PIN_U8; Fanout = 0; PIN Node = 'ron[7]'
        Info: Total cell delay = 4.637 ns ( 55.57 % )
        Info: Total interconnect delay = 3.708 ns ( 44.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 197 warnings
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Wed May 16 15:59:02 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


