{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638172778746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638172778746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 15:59:38 2021 " "Processing started: Mon Nov 29 15:59:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638172778746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638172778746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off homework -c homework " "Command: quartus_map --read_settings_files=on --write_settings_files=off homework -c homework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638172778747 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1638172779059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "homework.vhd 2 1 " "Found 2 design units, including 1 entities, in source file homework.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-rtl " "Found design unit 1: and_gate-rtl" {  } { { "homework.vhd" "" { Text "C:/Users/x/code/vhdl/homework.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172779482 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "homework.vhd" "" { Text "C:/Users/x/code/vhdl/homework.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172779482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638172779482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-rtl " "Found design unit 1: mux4-rtl" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/x/code/vhdl/Vhdl2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172779485 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/x/code/vhdl/Vhdl2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172779485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638172779485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4if-rtl " "Found design unit 1: mux4if-rtl" {  } { { "mux4if.vhd" "" { Text "C:/Users/x/code/vhdl/mux4if.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172779487 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4if " "Found entity 1: mux4if" {  } { { "mux4if.vhd" "" { Text "C:/Users/x/code/vhdl/mux4if.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172779487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638172779487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4case.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4case.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4case-rtl " "Found design unit 1: mux4case-rtl" {  } { { "mux4case.vhd" "" { Text "C:/Users/x/code/vhdl/mux4case.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172779490 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4case " "Found entity 1: mux4case" {  } { { "mux4case.vhd" "" { Text "C:/Users/x/code/vhdl/mux4case.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172779490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638172779490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file loop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_and-behave " "Found design unit 1: logic_and-behave" {  } { { "loop.vhd" "" { Text "C:/Users/x/code/vhdl/loop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172779492 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_and " "Found entity 1: logic_and" {  } { { "loop.vhd" "" { Text "C:/Users/x/code/vhdl/loop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172779492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638172779492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and3gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and3gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and3_gate-behave_arc " "Found design unit 1: and3_gate-behave_arc" {  } { { "and3gate.vhd" "" { Text "C:/Users/x/code/vhdl/and3gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172779494 ""} { "Info" "ISGN_ENTITY_NAME" "1 and3_gate " "Found entity 1: and3_gate" {  } { { "and3gate.vhd" "" { Text "C:/Users/x/code/vhdl/and3gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172779494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638172779494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_gate-behave_arc " "Found design unit 1: tri_gate-behave_arc" {  } { { "tri_gate.vhd" "" { Text "C:/Users/x/code/vhdl/tri_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172779496 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri_gate " "Found entity 1: tri_gate" {  } { { "tri_gate.vhd" "" { Text "C:/Users/x/code/vhdl/tri_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172779496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638172779496 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux4 " "Elaborating entity \"mux4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1638172779527 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1638172779955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1638172780163 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638172780163 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1638172780195 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1638172780195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1638172780195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1638172780195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638172780225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 15:59:40 2021 " "Processing ended: Mon Nov 29 15:59:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638172780225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638172780225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638172780225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638172780225 ""}
