
Kvarkensat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000112a8  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  08011548  08011548  00021548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08011764  08011764  00021764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08011768  08011768  00021768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000016c  24000000  0801176c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000020b8  2400016c  080118d8  0003016c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  24002224  080118d8  00032224  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0003016c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00041ccb  00000000  00000000  0003019a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 0000610b  00000000  00000000  00071e65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000021d8  00000000  00000000  00077f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001fc0  00000000  00000000  0007a148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003e85d  00000000  00000000  0007c108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0002b853  00000000  00000000  000ba965  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00185dfc  00000000  00000000  000e61b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  0026bfb4  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00009a88  00000000  00000000  0026c008  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400016c 	.word	0x2400016c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011530 	.word	0x08011530

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000170 	.word	0x24000170
 80002dc:	08011530 	.word	0x08011530

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b082      	sub	sp, #8
 8000384:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000386:	f001 fcd5 	bl	8001d34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800038a:	f000 f841 	bl	8000410 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800038e:	f000 fc6f 	bl	8000c70 <MX_GPIO_Init>
  MX_DMA_Init();
 8000392:	f000 fc4d 	bl	8000c30 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8000396:	f000 fa01 	bl	800079c <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 800039a:	f000 fa63 	bl	8000864 <MX_FDCAN2_Init>
  MX_I2C1_Init();
 800039e:	f000 fac5 	bl	800092c <MX_I2C1_Init>
  MX_I2C4_Init();
 80003a2:	f000 fb03 	bl	80009ac <MX_I2C4_Init>
  MX_SPI2_Init();
 80003a6:	f000 fb41 	bl	8000a2c <MX_SPI2_Init>
  MX_ADC1_Init();
 80003aa:	f000 f8b5 	bl	8000518 <MX_ADC1_Init>
  MX_ADC3_Init();
 80003ae:	f000 f98f 	bl	80006d0 <MX_ADC3_Init>
  MX_ADC2_Init();
 80003b2:	f000 f92f 	bl	8000614 <MX_ADC2_Init>
  MX_USB_DEVICE_Init();
 80003b6:	f00f fbff 	bl	800fbb8 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 80003ba:	f000 fb8d 	bl	8000ad8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  // START RADIO RECEIVER
  //printf("Hello space!");
  configureRadio();
 80003be:	f000 ff47 	bl	8001250 <configureRadio>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int a = 0;
 80003c2:	2300      	movs	r3, #0
 80003c4:	607b      	str	r3, [r7, #4]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		/* If no flags were set by interrupts, go back to sleep */
		if (!eventflags.dont_sleep)
 80003c6:	4b10      	ldr	r3, [pc, #64]	; (8000408 <main+0x88>)
 80003c8:	781b      	ldrb	r3, [r3, #0]
 80003ca:	b2db      	uxtb	r3, r3
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d019      	beq.n	8000404 <main+0x84>
			continue;
		eventflags.dont_sleep = 0;
 80003d0:	4b0d      	ldr	r3, [pc, #52]	; (8000408 <main+0x88>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	701a      	strb	r2, [r3, #0]

		/* Go through all flags to check which of them are up. Flags could indicate for example the need
		 * for data processing or */
		if (eventflags.tick) {
 80003d6:	4b0c      	ldr	r3, [pc, #48]	; (8000408 <main+0x88>)
 80003d8:	785b      	ldrb	r3, [r3, #1]
 80003da:	b2db      	uxtb	r3, r3
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d0f2      	beq.n	80003c6 <main+0x46>
			eventflags.tick = 0;
 80003e0:	4b09      	ldr	r3, [pc, #36]	; (8000408 <main+0x88>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	705a      	strb	r2, [r3, #1]
			GPIOW(CANLED, 1 & (a >> 8));	// Blink LED while system is running.
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	121b      	asrs	r3, r3, #8
 80003ea:	b2db      	uxtb	r3, r3
 80003ec:	f003 0301 	and.w	r3, r3, #1
 80003f0:	b2db      	uxtb	r3, r3
 80003f2:	461a      	mov	r2, r3
 80003f4:	2120      	movs	r1, #32
 80003f6:	4805      	ldr	r0, [pc, #20]	; (800040c <main+0x8c>)
 80003f8:	f005 fb9e 	bl	8005b38 <HAL_GPIO_WritePin>
			++a;
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	3301      	adds	r3, #1
 8000400:	607b      	str	r3, [r7, #4]
 8000402:	e7e0      	b.n	80003c6 <main+0x46>
			continue;
 8000404:	bf00      	nop
		if (!eventflags.dont_sleep)
 8000406:	e7de      	b.n	80003c6 <main+0x46>
 8000408:	24000770 	.word	0x24000770
 800040c:	58020400 	.word	0x58020400

08000410 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b09c      	sub	sp, #112	; 0x70
 8000414:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000416:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800041a:	224c      	movs	r2, #76	; 0x4c
 800041c:	2100      	movs	r1, #0
 800041e:	4618      	mov	r0, r3
 8000420:	f010 f928 	bl	8010674 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000424:	1d3b      	adds	r3, r7, #4
 8000426:	2220      	movs	r2, #32
 8000428:	2100      	movs	r1, #0
 800042a:	4618      	mov	r0, r3
 800042c:	f010 f922 	bl	8010674 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000430:	2002      	movs	r0, #2
 8000432:	f006 ff97 	bl	8007364 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000436:	2300      	movs	r3, #0
 8000438:	603b      	str	r3, [r7, #0]
 800043a:	4b34      	ldr	r3, [pc, #208]	; (800050c <SystemClock_Config+0xfc>)
 800043c:	699b      	ldr	r3, [r3, #24]
 800043e:	4a33      	ldr	r2, [pc, #204]	; (800050c <SystemClock_Config+0xfc>)
 8000440:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000444:	6193      	str	r3, [r2, #24]
 8000446:	4b31      	ldr	r3, [pc, #196]	; (800050c <SystemClock_Config+0xfc>)
 8000448:	699b      	ldr	r3, [r3, #24]
 800044a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800044e:	603b      	str	r3, [r7, #0]
 8000450:	4b2f      	ldr	r3, [pc, #188]	; (8000510 <SystemClock_Config+0x100>)
 8000452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000454:	4a2e      	ldr	r2, [pc, #184]	; (8000510 <SystemClock_Config+0x100>)
 8000456:	f043 0301 	orr.w	r3, r3, #1
 800045a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800045c:	4b2c      	ldr	r3, [pc, #176]	; (8000510 <SystemClock_Config+0x100>)
 800045e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000460:	f003 0301 	and.w	r3, r3, #1
 8000464:	603b      	str	r3, [r7, #0]
 8000466:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000468:	bf00      	nop
 800046a:	4b28      	ldr	r3, [pc, #160]	; (800050c <SystemClock_Config+0xfc>)
 800046c:	699b      	ldr	r3, [r3, #24]
 800046e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000472:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000476:	d1f8      	bne.n	800046a <SystemClock_Config+0x5a>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000478:	4b26      	ldr	r3, [pc, #152]	; (8000514 <SystemClock_Config+0x104>)
 800047a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800047c:	f023 0303 	bic.w	r3, r3, #3
 8000480:	4a24      	ldr	r2, [pc, #144]	; (8000514 <SystemClock_Config+0x104>)
 8000482:	f043 0302 	orr.w	r3, r3, #2
 8000486:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000488:	2301      	movs	r3, #1
 800048a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800048c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000490:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000492:	2302      	movs	r3, #2
 8000494:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000496:	2302      	movs	r3, #2
 8000498:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800049a:	2301      	movs	r3, #1
 800049c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 96;
 800049e:	2360      	movs	r3, #96	; 0x60
 80004a0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80004a2:	2302      	movs	r3, #2
 80004a4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80004a6:	2308      	movs	r3, #8
 80004a8:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80004aa:	2302      	movs	r3, #2
 80004ac:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80004ae:	230c      	movs	r3, #12
 80004b0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80004b2:	2300      	movs	r3, #0
 80004b4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80004b6:	2300      	movs	r3, #0
 80004b8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80004be:	4618      	mov	r0, r3
 80004c0:	f006 ff9a 	bl	80073f8 <HAL_RCC_OscConfig>
 80004c4:	4603      	mov	r3, r0
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80004ca:	f000 fd7b 	bl	8000fc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ce:	233f      	movs	r3, #63	; 0x3f
 80004d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004d2:	2303      	movs	r3, #3
 80004d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80004d6:	2300      	movs	r3, #0
 80004d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80004da:	2308      	movs	r3, #8
 80004dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80004de:	2340      	movs	r3, #64	; 0x40
 80004e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80004e2:	2340      	movs	r3, #64	; 0x40
 80004e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80004e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004ea:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80004ec:	2340      	movs	r3, #64	; 0x40
 80004ee:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80004f0:	1d3b      	adds	r3, r7, #4
 80004f2:	2104      	movs	r1, #4
 80004f4:	4618      	mov	r0, r3
 80004f6:	f007 fbab 	bl	8007c50 <HAL_RCC_ClockConfig>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d001      	beq.n	8000504 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8000500:	f000 fd60 	bl	8000fc4 <Error_Handler>
  }
}
 8000504:	bf00      	nop
 8000506:	3770      	adds	r7, #112	; 0x70
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	58024800 	.word	0x58024800
 8000510:	58000400 	.word	0x58000400
 8000514:	58024400 	.word	0x58024400

08000518 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b08a      	sub	sp, #40	; 0x28
 800051c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800051e:	f107 031c 	add.w	r3, r7, #28
 8000522:	2200      	movs	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
 8000526:	605a      	str	r2, [r3, #4]
 8000528:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800052a:	463b      	mov	r3, r7
 800052c:	2200      	movs	r2, #0
 800052e:	601a      	str	r2, [r3, #0]
 8000530:	605a      	str	r2, [r3, #4]
 8000532:	609a      	str	r2, [r3, #8]
 8000534:	60da      	str	r2, [r3, #12]
 8000536:	611a      	str	r2, [r3, #16]
 8000538:	615a      	str	r2, [r3, #20]
 800053a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800053c:	4b31      	ldr	r3, [pc, #196]	; (8000604 <MX_ADC1_Init+0xec>)
 800053e:	4a32      	ldr	r2, [pc, #200]	; (8000608 <MX_ADC1_Init+0xf0>)
 8000540:	601a      	str	r2, [r3, #0]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000542:	4b30      	ldr	r3, [pc, #192]	; (8000604 <MX_ADC1_Init+0xec>)
 8000544:	2200      	movs	r2, #0
 8000546:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000548:	4b2e      	ldr	r3, [pc, #184]	; (8000604 <MX_ADC1_Init+0xec>)
 800054a:	2200      	movs	r2, #0
 800054c:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800054e:	4b2d      	ldr	r3, [pc, #180]	; (8000604 <MX_ADC1_Init+0xec>)
 8000550:	2204      	movs	r2, #4
 8000552:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000554:	4b2b      	ldr	r3, [pc, #172]	; (8000604 <MX_ADC1_Init+0xec>)
 8000556:	2200      	movs	r2, #0
 8000558:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800055a:	4b2a      	ldr	r3, [pc, #168]	; (8000604 <MX_ADC1_Init+0xec>)
 800055c:	2200      	movs	r2, #0
 800055e:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000560:	4b28      	ldr	r3, [pc, #160]	; (8000604 <MX_ADC1_Init+0xec>)
 8000562:	2201      	movs	r2, #1
 8000564:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000566:	4b27      	ldr	r3, [pc, #156]	; (8000604 <MX_ADC1_Init+0xec>)
 8000568:	2200      	movs	r2, #0
 800056a:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 800056c:	4b25      	ldr	r3, [pc, #148]	; (8000604 <MX_ADC1_Init+0xec>)
 800056e:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 8000572:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 8000574:	4b23      	ldr	r3, [pc, #140]	; (8000604 <MX_ADC1_Init+0xec>)
 8000576:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800057a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800057c:	4b21      	ldr	r3, [pc, #132]	; (8000604 <MX_ADC1_Init+0xec>)
 800057e:	2203      	movs	r2, #3
 8000580:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000582:	4b20      	ldr	r3, [pc, #128]	; (8000604 <MX_ADC1_Init+0xec>)
 8000584:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000588:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800058a:	4b1e      	ldr	r3, [pc, #120]	; (8000604 <MX_ADC1_Init+0xec>)
 800058c:	2200      	movs	r2, #0
 800058e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000590:	4b1c      	ldr	r3, [pc, #112]	; (8000604 <MX_ADC1_Init+0xec>)
 8000592:	2200      	movs	r2, #0
 8000594:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000598:	481a      	ldr	r0, [pc, #104]	; (8000604 <MX_ADC1_Init+0xec>)
 800059a:	f001 fe5b 	bl	8002254 <HAL_ADC_Init>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80005a4:	f000 fd0e 	bl	8000fc4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 80005a8:	2306      	movs	r3, #6
 80005aa:	61fb      	str	r3, [r7, #28]
  multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
 80005ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80005b0:	623b      	str	r3, [r7, #32]
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 80005b2:	2300      	movs	r3, #0
 80005b4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80005b6:	f107 031c 	add.w	r3, r7, #28
 80005ba:	4619      	mov	r1, r3
 80005bc:	4811      	ldr	r0, [pc, #68]	; (8000604 <MX_ADC1_Init+0xec>)
 80005be:	f002 fef3 	bl	80033a8 <HAL_ADCEx_MultiModeConfigChannel>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d001      	beq.n	80005cc <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80005c8:	f000 fcfc 	bl	8000fc4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80005cc:	4b0f      	ldr	r3, [pc, #60]	; (800060c <MX_ADC1_Init+0xf4>)
 80005ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005d0:	2306      	movs	r3, #6
 80005d2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 80005d4:	2303      	movs	r3, #3
 80005d6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 80005d8:	4b0d      	ldr	r3, [pc, #52]	; (8000610 <MX_ADC1_Init+0xf8>)
 80005da:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005dc:	2304      	movs	r3, #4
 80005de:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80005e0:	2300      	movs	r3, #0
 80005e2:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80005e4:	2300      	movs	r3, #0
 80005e6:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005e8:	463b      	mov	r3, r7
 80005ea:	4619      	mov	r1, r3
 80005ec:	4805      	ldr	r0, [pc, #20]	; (8000604 <MX_ADC1_Init+0xec>)
 80005ee:	f002 fa29 	bl	8002a44 <HAL_ADC_ConfigChannel>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80005f8:	f000 fce4 	bl	8000fc4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005fc:	bf00      	nop
 80005fe:	3728      	adds	r7, #40	; 0x28
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	24000544 	.word	0x24000544
 8000608:	40022000 	.word	0x40022000
 800060c:	0c900008 	.word	0x0c900008
 8000610:	47ff0000 	.word	0x47ff0000

08000614 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b088      	sub	sp, #32
 8000618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800061a:	1d3b      	adds	r3, r7, #4
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
 8000626:	611a      	str	r2, [r3, #16]
 8000628:	615a      	str	r2, [r3, #20]
 800062a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800062c:	4b24      	ldr	r3, [pc, #144]	; (80006c0 <MX_ADC2_Init+0xac>)
 800062e:	4a25      	ldr	r2, [pc, #148]	; (80006c4 <MX_ADC2_Init+0xb0>)
 8000630:	601a      	str	r2, [r3, #0]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000632:	4b23      	ldr	r3, [pc, #140]	; (80006c0 <MX_ADC2_Init+0xac>)
 8000634:	2200      	movs	r2, #0
 8000636:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000638:	4b21      	ldr	r3, [pc, #132]	; (80006c0 <MX_ADC2_Init+0xac>)
 800063a:	2200      	movs	r2, #0
 800063c:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800063e:	4b20      	ldr	r3, [pc, #128]	; (80006c0 <MX_ADC2_Init+0xac>)
 8000640:	2204      	movs	r2, #4
 8000642:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000644:	4b1e      	ldr	r3, [pc, #120]	; (80006c0 <MX_ADC2_Init+0xac>)
 8000646:	2200      	movs	r2, #0
 8000648:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800064a:	4b1d      	ldr	r3, [pc, #116]	; (80006c0 <MX_ADC2_Init+0xac>)
 800064c:	2200      	movs	r2, #0
 800064e:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8000650:	4b1b      	ldr	r3, [pc, #108]	; (80006c0 <MX_ADC2_Init+0xac>)
 8000652:	2201      	movs	r2, #1
 8000654:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000656:	4b1a      	ldr	r3, [pc, #104]	; (80006c0 <MX_ADC2_Init+0xac>)
 8000658:	2200      	movs	r2, #0
 800065a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800065c:	4b18      	ldr	r3, [pc, #96]	; (80006c0 <MX_ADC2_Init+0xac>)
 800065e:	2200      	movs	r2, #0
 8000660:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000662:	4b17      	ldr	r3, [pc, #92]	; (80006c0 <MX_ADC2_Init+0xac>)
 8000664:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000668:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800066a:	4b15      	ldr	r3, [pc, #84]	; (80006c0 <MX_ADC2_Init+0xac>)
 800066c:	2200      	movs	r2, #0
 800066e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8000670:	4b13      	ldr	r3, [pc, #76]	; (80006c0 <MX_ADC2_Init+0xac>)
 8000672:	2200      	movs	r2, #0
 8000674:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000678:	4811      	ldr	r0, [pc, #68]	; (80006c0 <MX_ADC2_Init+0xac>)
 800067a:	f001 fdeb 	bl	8002254 <HAL_ADC_Init>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d001      	beq.n	8000688 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8000684:	f000 fc9e 	bl	8000fc4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000688:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <MX_ADC2_Init+0xb4>)
 800068a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800068c:	2306      	movs	r3, #6
 800068e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 8000690:	2303      	movs	r3, #3
 8000692:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000694:	4b0d      	ldr	r3, [pc, #52]	; (80006cc <MX_ADC2_Init+0xb8>)
 8000696:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000698:	2304      	movs	r3, #4
 800069a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80006a0:	2300      	movs	r3, #0
 80006a2:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80006a4:	1d3b      	adds	r3, r7, #4
 80006a6:	4619      	mov	r1, r3
 80006a8:	4805      	ldr	r0, [pc, #20]	; (80006c0 <MX_ADC2_Init+0xac>)
 80006aa:	f002 f9cb 	bl	8002a44 <HAL_ADC_ConfigChannel>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <MX_ADC2_Init+0xa4>
  {
    Error_Handler();
 80006b4:	f000 fc86 	bl	8000fc4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80006b8:	bf00      	nop
 80006ba:	3720      	adds	r7, #32
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	24000494 	.word	0x24000494
 80006c4:	40022100 	.word	0x40022100
 80006c8:	10c00010 	.word	0x10c00010
 80006cc:	47ff0000 	.word	0x47ff0000

080006d0 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b088      	sub	sp, #32
 80006d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006d6:	1d3b      	adds	r3, r7, #4
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
 80006dc:	605a      	str	r2, [r3, #4]
 80006de:	609a      	str	r2, [r3, #8]
 80006e0:	60da      	str	r2, [r3, #12]
 80006e2:	611a      	str	r2, [r3, #16]
 80006e4:	615a      	str	r2, [r3, #20]
 80006e6:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80006e8:	4b29      	ldr	r3, [pc, #164]	; (8000790 <MX_ADC3_Init+0xc0>)
 80006ea:	4a2a      	ldr	r2, [pc, #168]	; (8000794 <MX_ADC3_Init+0xc4>)
 80006ec:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006ee:	4b28      	ldr	r3, [pc, #160]	; (8000790 <MX_ADC3_Init+0xc0>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80006f4:	4b26      	ldr	r3, [pc, #152]	; (8000790 <MX_ADC3_Init+0xc0>)
 80006f6:	2208      	movs	r2, #8
 80006f8:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006fa:	4b25      	ldr	r3, [pc, #148]	; (8000790 <MX_ADC3_Init+0xc0>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000700:	4b23      	ldr	r3, [pc, #140]	; (8000790 <MX_ADC3_Init+0xc0>)
 8000702:	2208      	movs	r2, #8
 8000704:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000706:	4b22      	ldr	r3, [pc, #136]	; (8000790 <MX_ADC3_Init+0xc0>)
 8000708:	2200      	movs	r2, #0
 800070a:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800070c:	4b20      	ldr	r3, [pc, #128]	; (8000790 <MX_ADC3_Init+0xc0>)
 800070e:	2201      	movs	r2, #1
 8000710:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 8000712:	4b1f      	ldr	r3, [pc, #124]	; (8000790 <MX_ADC3_Init+0xc0>)
 8000714:	2201      	movs	r2, #1
 8000716:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000718:	4b1d      	ldr	r3, [pc, #116]	; (8000790 <MX_ADC3_Init+0xc0>)
 800071a:	2200      	movs	r2, #0
 800071c:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800071e:	4b1c      	ldr	r3, [pc, #112]	; (8000790 <MX_ADC3_Init+0xc0>)
 8000720:	2200      	movs	r2, #0
 8000722:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000724:	4b1a      	ldr	r3, [pc, #104]	; (8000790 <MX_ADC3_Init+0xc0>)
 8000726:	2200      	movs	r2, #0
 8000728:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800072a:	4b19      	ldr	r3, [pc, #100]	; (8000790 <MX_ADC3_Init+0xc0>)
 800072c:	2200      	movs	r2, #0
 800072e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000730:	4b17      	ldr	r3, [pc, #92]	; (8000790 <MX_ADC3_Init+0xc0>)
 8000732:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000736:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000738:	4b15      	ldr	r3, [pc, #84]	; (8000790 <MX_ADC3_Init+0xc0>)
 800073a:	2200      	movs	r2, #0
 800073c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800073e:	4b14      	ldr	r3, [pc, #80]	; (8000790 <MX_ADC3_Init+0xc0>)
 8000740:	2200      	movs	r2, #0
 8000742:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000746:	4812      	ldr	r0, [pc, #72]	; (8000790 <MX_ADC3_Init+0xc0>)
 8000748:	f001 fd84 	bl	8002254 <HAL_ADC_Init>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 8000752:	f000 fc37 	bl	8000fc4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000756:	4b10      	ldr	r3, [pc, #64]	; (8000798 <MX_ADC3_Init+0xc8>)
 8000758:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800075a:	2306      	movs	r3, #6
 800075c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 800075e:	2307      	movs	r3, #7
 8000760:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000762:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000766:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000768:	2304      	movs	r3, #4
 800076a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800076c:	2300      	movs	r3, #0
 800076e:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000770:	2300      	movs	r3, #0
 8000772:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000774:	1d3b      	adds	r3, r7, #4
 8000776:	4619      	mov	r1, r3
 8000778:	4805      	ldr	r0, [pc, #20]	; (8000790 <MX_ADC3_Init+0xc0>)
 800077a:	f002 f963 	bl	8002a44 <HAL_ADC_ConfigChannel>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_ADC3_Init+0xb8>
  {
    Error_Handler();
 8000784:	f000 fc1e 	bl	8000fc4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000788:	bf00      	nop
 800078a:	3720      	adds	r7, #32
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	240005a8 	.word	0x240005a8
 8000794:	58026000 	.word	0x58026000
 8000798:	cb840000 	.word	0xcb840000

0800079c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80007a0:	4b2e      	ldr	r3, [pc, #184]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007a2:	4a2f      	ldr	r2, [pc, #188]	; (8000860 <MX_FDCAN1_Init+0xc4>)
 80007a4:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80007a6:	4b2d      	ldr	r3, [pc, #180]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80007ac:	4b2b      	ldr	r3, [pc, #172]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80007b2:	4b2a      	ldr	r3, [pc, #168]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80007b8:	4b28      	ldr	r3, [pc, #160]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80007be:	4b27      	ldr	r3, [pc, #156]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80007c4:	4b25      	ldr	r3, [pc, #148]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80007ca:	4b24      	ldr	r3, [pc, #144]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007cc:	2201      	movs	r2, #1
 80007ce:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 80007d0:	4b22      	ldr	r3, [pc, #136]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007d2:	2202      	movs	r2, #2
 80007d4:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80007d6:	4b21      	ldr	r3, [pc, #132]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007d8:	2202      	movs	r2, #2
 80007da:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80007dc:	4b1f      	ldr	r3, [pc, #124]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007de:	2201      	movs	r2, #1
 80007e0:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80007e2:	4b1e      	ldr	r3, [pc, #120]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007e4:	2201      	movs	r2, #1
 80007e6:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80007e8:	4b1c      	ldr	r3, [pc, #112]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007ea:	2201      	movs	r2, #1
 80007ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80007ee:	4b1b      	ldr	r3, [pc, #108]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007f0:	2201      	movs	r2, #1
 80007f2:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80007f4:	4b19      	ldr	r3, [pc, #100]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 80007fa:	4b18      	ldr	r3, [pc, #96]	; (800085c <MX_FDCAN1_Init+0xc0>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000800:	4b16      	ldr	r3, [pc, #88]	; (800085c <MX_FDCAN1_Init+0xc0>)
 8000802:	2200      	movs	r2, #0
 8000804:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000806:	4b15      	ldr	r3, [pc, #84]	; (800085c <MX_FDCAN1_Init+0xc0>)
 8000808:	2200      	movs	r2, #0
 800080a:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800080c:	4b13      	ldr	r3, [pc, #76]	; (800085c <MX_FDCAN1_Init+0xc0>)
 800080e:	2204      	movs	r2, #4
 8000810:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000812:	4b12      	ldr	r3, [pc, #72]	; (800085c <MX_FDCAN1_Init+0xc0>)
 8000814:	2200      	movs	r2, #0
 8000816:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000818:	4b10      	ldr	r3, [pc, #64]	; (800085c <MX_FDCAN1_Init+0xc0>)
 800081a:	2204      	movs	r2, #4
 800081c:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800081e:	4b0f      	ldr	r3, [pc, #60]	; (800085c <MX_FDCAN1_Init+0xc0>)
 8000820:	2200      	movs	r2, #0
 8000822:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000824:	4b0d      	ldr	r3, [pc, #52]	; (800085c <MX_FDCAN1_Init+0xc0>)
 8000826:	2204      	movs	r2, #4
 8000828:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 800082a:	4b0c      	ldr	r3, [pc, #48]	; (800085c <MX_FDCAN1_Init+0xc0>)
 800082c:	2200      	movs	r2, #0
 800082e:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000830:	4b0a      	ldr	r3, [pc, #40]	; (800085c <MX_FDCAN1_Init+0xc0>)
 8000832:	2200      	movs	r2, #0
 8000834:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000836:	4b09      	ldr	r3, [pc, #36]	; (800085c <MX_FDCAN1_Init+0xc0>)
 8000838:	2200      	movs	r2, #0
 800083a:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800083c:	4b07      	ldr	r3, [pc, #28]	; (800085c <MX_FDCAN1_Init+0xc0>)
 800083e:	2200      	movs	r2, #0
 8000840:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000842:	4b06      	ldr	r3, [pc, #24]	; (800085c <MX_FDCAN1_Init+0xc0>)
 8000844:	2204      	movs	r2, #4
 8000846:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000848:	4804      	ldr	r0, [pc, #16]	; (800085c <MX_FDCAN1_Init+0xc0>)
 800084a:	f004 fc5d 	bl	8005108 <HAL_FDCAN_Init>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000854:	f000 fbb6 	bl	8000fc4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000858:	bf00      	nop
 800085a:	bd80      	pop	{r7, pc}
 800085c:	24000684 	.word	0x24000684
 8000860:	4000a000 	.word	0x4000a000

08000864 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000868:	4b2e      	ldr	r3, [pc, #184]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 800086a:	4a2f      	ldr	r2, [pc, #188]	; (8000928 <MX_FDCAN2_Init+0xc4>)
 800086c:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800086e:	4b2d      	ldr	r3, [pc, #180]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 8000870:	2200      	movs	r2, #0
 8000872:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000874:	4b2b      	ldr	r3, [pc, #172]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 8000876:	2200      	movs	r2, #0
 8000878:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 800087a:	4b2a      	ldr	r3, [pc, #168]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 800087c:	2200      	movs	r2, #0
 800087e:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000880:	4b28      	ldr	r3, [pc, #160]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 8000882:	2200      	movs	r2, #0
 8000884:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000886:	4b27      	ldr	r3, [pc, #156]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 8000888:	2200      	movs	r2, #0
 800088a:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 800088c:	4b25      	ldr	r3, [pc, #148]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 800088e:	2201      	movs	r2, #1
 8000890:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8000892:	4b24      	ldr	r3, [pc, #144]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 8000894:	2201      	movs	r2, #1
 8000896:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8000898:	4b22      	ldr	r3, [pc, #136]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 800089a:	2202      	movs	r2, #2
 800089c:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800089e:	4b21      	ldr	r3, [pc, #132]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008a0:	2202      	movs	r2, #2
 80008a2:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 80008a4:	4b1f      	ldr	r3, [pc, #124]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008a6:	2201      	movs	r2, #1
 80008a8:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80008aa:	4b1e      	ldr	r3, [pc, #120]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008ac:	2201      	movs	r2, #1
 80008ae:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 80008b0:	4b1c      	ldr	r3, [pc, #112]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008b2:	2201      	movs	r2, #1
 80008b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 80008b6:	4b1b      	ldr	r3, [pc, #108]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 80008bc:	4b19      	ldr	r3, [pc, #100]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008be:	2200      	movs	r2, #0
 80008c0:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 80008c2:	4b18      	ldr	r3, [pc, #96]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80008c8:	4b16      	ldr	r3, [pc, #88]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 80008ce:	4b15      	ldr	r3, [pc, #84]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80008d4:	4b13      	ldr	r3, [pc, #76]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008d6:	2204      	movs	r2, #4
 80008d8:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 80008da:	4b12      	ldr	r3, [pc, #72]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008dc:	2200      	movs	r2, #0
 80008de:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80008e0:	4b10      	ldr	r3, [pc, #64]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008e2:	2204      	movs	r2, #4
 80008e4:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 80008e6:	4b0f      	ldr	r3, [pc, #60]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80008ec:	4b0d      	ldr	r3, [pc, #52]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008ee:	2204      	movs	r2, #4
 80008f0:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 80008f2:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 80008f8:	4b0a      	ldr	r3, [pc, #40]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 80008fe:	4b09      	ldr	r3, [pc, #36]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 8000900:	2200      	movs	r2, #0
 8000902:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000904:	4b07      	ldr	r3, [pc, #28]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 8000906:	2200      	movs	r2, #0
 8000908:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800090a:	4b06      	ldr	r3, [pc, #24]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 800090c:	2204      	movs	r2, #4
 800090e:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000910:	4804      	ldr	r0, [pc, #16]	; (8000924 <MX_FDCAN2_Init+0xc0>)
 8000912:	f004 fbf9 	bl	8005108 <HAL_FDCAN_Init>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 800091c:	f000 fb52 	bl	8000fc4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000920:	bf00      	nop
 8000922:	bd80      	pop	{r7, pc}
 8000924:	24000774 	.word	0x24000774
 8000928:	4000a400 	.word	0x4000a400

0800092c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000930:	4b1b      	ldr	r3, [pc, #108]	; (80009a0 <MX_I2C1_Init+0x74>)
 8000932:	4a1c      	ldr	r2, [pc, #112]	; (80009a4 <MX_I2C1_Init+0x78>)
 8000934:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8000936:	4b1a      	ldr	r3, [pc, #104]	; (80009a0 <MX_I2C1_Init+0x74>)
 8000938:	4a1b      	ldr	r2, [pc, #108]	; (80009a8 <MX_I2C1_Init+0x7c>)
 800093a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800093c:	4b18      	ldr	r3, [pc, #96]	; (80009a0 <MX_I2C1_Init+0x74>)
 800093e:	2200      	movs	r2, #0
 8000940:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000942:	4b17      	ldr	r3, [pc, #92]	; (80009a0 <MX_I2C1_Init+0x74>)
 8000944:	2201      	movs	r2, #1
 8000946:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000948:	4b15      	ldr	r3, [pc, #84]	; (80009a0 <MX_I2C1_Init+0x74>)
 800094a:	2200      	movs	r2, #0
 800094c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800094e:	4b14      	ldr	r3, [pc, #80]	; (80009a0 <MX_I2C1_Init+0x74>)
 8000950:	2200      	movs	r2, #0
 8000952:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000954:	4b12      	ldr	r3, [pc, #72]	; (80009a0 <MX_I2C1_Init+0x74>)
 8000956:	2200      	movs	r2, #0
 8000958:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800095a:	4b11      	ldr	r3, [pc, #68]	; (80009a0 <MX_I2C1_Init+0x74>)
 800095c:	2200      	movs	r2, #0
 800095e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000960:	4b0f      	ldr	r3, [pc, #60]	; (80009a0 <MX_I2C1_Init+0x74>)
 8000962:	2200      	movs	r2, #0
 8000964:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000966:	480e      	ldr	r0, [pc, #56]	; (80009a0 <MX_I2C1_Init+0x74>)
 8000968:	f005 f900 	bl	8005b6c <HAL_I2C_Init>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000972:	f000 fb27 	bl	8000fc4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000976:	2100      	movs	r1, #0
 8000978:	4809      	ldr	r0, [pc, #36]	; (80009a0 <MX_I2C1_Init+0x74>)
 800097a:	f005 f987 	bl	8005c8c <HAL_I2CEx_ConfigAnalogFilter>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000984:	f000 fb1e 	bl	8000fc4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000988:	2100      	movs	r1, #0
 800098a:	4805      	ldr	r0, [pc, #20]	; (80009a0 <MX_I2C1_Init+0x74>)
 800098c:	f005 f9c9 	bl	8005d22 <HAL_I2CEx_ConfigDigitalFilter>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000996:	f000 fb15 	bl	8000fc4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800099a:	bf00      	nop
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	240004f8 	.word	0x240004f8
 80009a4:	40005400 	.word	0x40005400
 80009a8:	307075b1 	.word	0x307075b1

080009ac <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 80009b0:	4b1b      	ldr	r3, [pc, #108]	; (8000a20 <MX_I2C4_Init+0x74>)
 80009b2:	4a1c      	ldr	r2, [pc, #112]	; (8000a24 <MX_I2C4_Init+0x78>)
 80009b4:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x307075B1;
 80009b6:	4b1a      	ldr	r3, [pc, #104]	; (8000a20 <MX_I2C4_Init+0x74>)
 80009b8:	4a1b      	ldr	r2, [pc, #108]	; (8000a28 <MX_I2C4_Init+0x7c>)
 80009ba:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 80009bc:	4b18      	ldr	r3, [pc, #96]	; (8000a20 <MX_I2C4_Init+0x74>)
 80009be:	2200      	movs	r2, #0
 80009c0:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009c2:	4b17      	ldr	r3, [pc, #92]	; (8000a20 <MX_I2C4_Init+0x74>)
 80009c4:	2201      	movs	r2, #1
 80009c6:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009c8:	4b15      	ldr	r3, [pc, #84]	; (8000a20 <MX_I2C4_Init+0x74>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80009ce:	4b14      	ldr	r3, [pc, #80]	; (8000a20 <MX_I2C4_Init+0x74>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009d4:	4b12      	ldr	r3, [pc, #72]	; (8000a20 <MX_I2C4_Init+0x74>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009da:	4b11      	ldr	r3, [pc, #68]	; (8000a20 <MX_I2C4_Init+0x74>)
 80009dc:	2200      	movs	r2, #0
 80009de:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009e0:	4b0f      	ldr	r3, [pc, #60]	; (8000a20 <MX_I2C4_Init+0x74>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80009e6:	480e      	ldr	r0, [pc, #56]	; (8000a20 <MX_I2C4_Init+0x74>)
 80009e8:	f005 f8c0 	bl	8005b6c <HAL_I2C_Init>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80009f2:	f000 fae7 	bl	8000fc4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009f6:	2100      	movs	r1, #0
 80009f8:	4809      	ldr	r0, [pc, #36]	; (8000a20 <MX_I2C4_Init+0x74>)
 80009fa:	f005 f947 	bl	8005c8c <HAL_I2CEx_ConfigAnalogFilter>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8000a04:	f000 fade 	bl	8000fc4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8000a08:	2100      	movs	r1, #0
 8000a0a:	4805      	ldr	r0, [pc, #20]	; (8000a20 <MX_I2C4_Init+0x74>)
 8000a0c:	f005 f989 	bl	8005d22 <HAL_I2CEx_ConfigDigitalFilter>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8000a16:	f000 fad5 	bl	8000fc4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	240003c0 	.word	0x240003c0
 8000a24:	58001c00 	.word	0x58001c00
 8000a28:	307075b1 	.word	0x307075b1

08000a2c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000a30:	4b27      	ldr	r3, [pc, #156]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a32:	4a28      	ldr	r2, [pc, #160]	; (8000ad4 <MX_SPI2_Init+0xa8>)
 8000a34:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a36:	4b26      	ldr	r3, [pc, #152]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a38:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000a3c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a3e:	4b24      	ldr	r3, [pc, #144]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a44:	4b22      	ldr	r3, [pc, #136]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a46:	2207      	movs	r2, #7
 8000a48:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a4a:	4b21      	ldr	r3, [pc, #132]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a50:	4b1f      	ldr	r3, [pc, #124]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000a56:	4b1e      	ldr	r3, [pc, #120]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a58:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000a5c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000a5e:	4b1c      	ldr	r3, [pc, #112]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a60:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000a64:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a66:	4b1a      	ldr	r3, [pc, #104]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a6c:	4b18      	ldr	r3, [pc, #96]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a72:	4b17      	ldr	r3, [pc, #92]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000a78:	4b15      	ldr	r3, [pc, #84]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000a7e:	4b14      	ldr	r3, [pc, #80]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000a84:	4b12      	ldr	r3, [pc, #72]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000a8a:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000a90:	4b0f      	ldr	r3, [pc, #60]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000a96:	4b0e      	ldr	r3, [pc, #56]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000a9c:	4b0c      	ldr	r3, [pc, #48]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000aa2:	4b0b      	ldr	r3, [pc, #44]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000aa8:	4b09      	ldr	r3, [pc, #36]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000aae:	4b08      	ldr	r3, [pc, #32]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000ab4:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000aba:	4805      	ldr	r0, [pc, #20]	; (8000ad0 <MX_SPI2_Init+0xa4>)
 8000abc:	f009 fdae 	bl	800a61c <HAL_SPI_Init>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8000ac6:	f000 fa7d 	bl	8000fc4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	2400040c 	.word	0x2400040c
 8000ad4:	40003800 	.word	0x40003800

08000ad8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b09a      	sub	sp, #104	; 0x68
 8000adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ade:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	601a      	str	r2, [r3, #0]
 8000ae6:	605a      	str	r2, [r3, #4]
 8000ae8:	609a      	str	r2, [r3, #8]
 8000aea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aec:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000af8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	605a      	str	r2, [r3, #4]
 8000b02:	609a      	str	r2, [r3, #8]
 8000b04:	60da      	str	r2, [r3, #12]
 8000b06:	611a      	str	r2, [r3, #16]
 8000b08:	615a      	str	r2, [r3, #20]
 8000b0a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b0c:	1d3b      	adds	r3, r7, #4
 8000b0e:	222c      	movs	r2, #44	; 0x2c
 8000b10:	2100      	movs	r1, #0
 8000b12:	4618      	mov	r0, r3
 8000b14:	f00f fdae 	bl	8010674 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b18:	4b43      	ldr	r3, [pc, #268]	; (8000c28 <MX_TIM1_Init+0x150>)
 8000b1a:	4a44      	ldr	r2, [pc, #272]	; (8000c2c <MX_TIM1_Init+0x154>)
 8000b1c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000b1e:	4b42      	ldr	r3, [pc, #264]	; (8000c28 <MX_TIM1_Init+0x150>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b24:	4b40      	ldr	r3, [pc, #256]	; (8000c28 <MX_TIM1_Init+0x150>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500-1;
 8000b2a:	4b3f      	ldr	r3, [pc, #252]	; (8000c28 <MX_TIM1_Init+0x150>)
 8000b2c:	f240 12f3 	movw	r2, #499	; 0x1f3
 8000b30:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b32:	4b3d      	ldr	r3, [pc, #244]	; (8000c28 <MX_TIM1_Init+0x150>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b38:	4b3b      	ldr	r3, [pc, #236]	; (8000c28 <MX_TIM1_Init+0x150>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b3e:	4b3a      	ldr	r3, [pc, #232]	; (8000c28 <MX_TIM1_Init+0x150>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b44:	4838      	ldr	r0, [pc, #224]	; (8000c28 <MX_TIM1_Init+0x150>)
 8000b46:	f00a fd0e 	bl	800b566 <HAL_TIM_Base_Init>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000b50:	f000 fa38 	bl	8000fc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b58:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b5a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4831      	ldr	r0, [pc, #196]	; (8000c28 <MX_TIM1_Init+0x150>)
 8000b62:	f00a fe33 	bl	800b7cc <HAL_TIM_ConfigClockSource>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000b6c:	f000 fa2a 	bl	8000fc4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000b70:	482d      	ldr	r0, [pc, #180]	; (8000c28 <MX_TIM1_Init+0x150>)
 8000b72:	f00a fd4f 	bl	800b614 <HAL_TIM_OC_Init>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000b7c:	f000 fa22 	bl	8000fc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000b80:	2320      	movs	r3, #32
 8000b82:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b84:	2300      	movs	r3, #0
 8000b86:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b8c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000b90:	4619      	mov	r1, r3
 8000b92:	4825      	ldr	r0, [pc, #148]	; (8000c28 <MX_TIM1_Init+0x150>)
 8000b94:	f00b fb20 	bl	800c1d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000b9e:	f000 fa11 	bl	8000fc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8000ba2:	2330      	movs	r3, #48	; 0x30
 8000ba4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000baa:	2300      	movs	r3, #0
 8000bac:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bbe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4818      	ldr	r0, [pc, #96]	; (8000c28 <MX_TIM1_Init+0x150>)
 8000bc8:	f00a fd86 	bl	800b6d8 <HAL_TIM_OC_ConfigChannel>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000bd2:	f000 f9f7 	bl	8000fc4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bde:	2300      	movs	r3, #0
 8000be0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000be6:	2300      	movs	r3, #0
 8000be8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000bea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bee:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000bf8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000bfc:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c02:	2300      	movs	r3, #0
 8000c04:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4807      	ldr	r0, [pc, #28]	; (8000c28 <MX_TIM1_Init+0x150>)
 8000c0c:	f00b fb72 	bl	800c2f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8000c16:	f000 f9d5 	bl	8000fc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000c1a:	4803      	ldr	r0, [pc, #12]	; (8000c28 <MX_TIM1_Init+0x150>)
 8000c1c:	f000 fea4 	bl	8001968 <HAL_TIM_MspPostInit>

}
 8000c20:	bf00      	nop
 8000c22:	3768      	adds	r7, #104	; 0x68
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	24000724 	.word	0x24000724
 8000c2c:	40010000 	.word	0x40010000

08000c30 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c36:	4b0d      	ldr	r3, [pc, #52]	; (8000c6c <MX_DMA_Init+0x3c>)
 8000c38:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c3c:	4a0b      	ldr	r2, [pc, #44]	; (8000c6c <MX_DMA_Init+0x3c>)
 8000c3e:	f043 0302 	orr.w	r3, r3, #2
 8000c42:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000c46:	4b09      	ldr	r3, [pc, #36]	; (8000c6c <MX_DMA_Init+0x3c>)
 8000c48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c4c:	f003 0302 	and.w	r3, r3, #2
 8000c50:	607b      	str	r3, [r7, #4]
 8000c52:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000c54:	2200      	movs	r2, #0
 8000c56:	2100      	movs	r1, #0
 8000c58:	2038      	movs	r0, #56	; 0x38
 8000c5a:	f002 fd5e 	bl	800371a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000c5e:	2038      	movs	r0, #56	; 0x38
 8000c60:	f002 fd75 	bl	800374e <HAL_NVIC_EnableIRQ>

}
 8000c64:	bf00      	nop
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	58024400 	.word	0x58024400

08000c70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08e      	sub	sp, #56	; 0x38
 8000c74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	605a      	str	r2, [r3, #4]
 8000c80:	609a      	str	r2, [r3, #8]
 8000c82:	60da      	str	r2, [r3, #12]
 8000c84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c86:	4bbf      	ldr	r3, [pc, #764]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000c88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c8c:	4abd      	ldr	r2, [pc, #756]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000c8e:	f043 0310 	orr.w	r3, r3, #16
 8000c92:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c96:	4bbb      	ldr	r3, [pc, #748]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000c98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c9c:	f003 0310 	and.w	r3, r3, #16
 8000ca0:	623b      	str	r3, [r7, #32]
 8000ca2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca4:	4bb7      	ldr	r3, [pc, #732]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000ca6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000caa:	4ab6      	ldr	r2, [pc, #728]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000cac:	f043 0304 	orr.w	r3, r3, #4
 8000cb0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cb4:	4bb3      	ldr	r3, [pc, #716]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000cb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cba:	f003 0304 	and.w	r3, r3, #4
 8000cbe:	61fb      	str	r3, [r7, #28]
 8000cc0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cc2:	4bb0      	ldr	r3, [pc, #704]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000cc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cc8:	4aae      	ldr	r2, [pc, #696]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000cca:	f043 0320 	orr.w	r3, r3, #32
 8000cce:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cd2:	4bac      	ldr	r3, [pc, #688]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000cd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cd8:	f003 0320 	and.w	r3, r3, #32
 8000cdc:	61bb      	str	r3, [r7, #24]
 8000cde:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ce0:	4ba8      	ldr	r3, [pc, #672]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000ce2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ce6:	4aa7      	ldr	r2, [pc, #668]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000ce8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cf0:	4ba4      	ldr	r3, [pc, #656]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000cf2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cfa:	617b      	str	r3, [r7, #20]
 8000cfc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfe:	4ba1      	ldr	r3, [pc, #644]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000d00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d04:	4a9f      	ldr	r2, [pc, #636]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000d06:	f043 0301 	orr.w	r3, r3, #1
 8000d0a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d0e:	4b9d      	ldr	r3, [pc, #628]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000d10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d14:	f003 0301 	and.w	r3, r3, #1
 8000d18:	613b      	str	r3, [r7, #16]
 8000d1a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1c:	4b99      	ldr	r3, [pc, #612]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000d1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d22:	4a98      	ldr	r2, [pc, #608]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000d24:	f043 0302 	orr.w	r3, r3, #2
 8000d28:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d2c:	4b95      	ldr	r3, [pc, #596]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000d2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d32:	f003 0302 	and.w	r3, r3, #2
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d3a:	4b92      	ldr	r3, [pc, #584]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000d3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d40:	4a90      	ldr	r2, [pc, #576]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000d42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d46:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d4a:	4b8e      	ldr	r3, [pc, #568]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000d4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d54:	60bb      	str	r3, [r7, #8]
 8000d56:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d58:	4b8a      	ldr	r3, [pc, #552]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000d5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d5e:	4a89      	ldr	r2, [pc, #548]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000d60:	f043 0308 	orr.w	r3, r3, #8
 8000d64:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d68:	4b86      	ldr	r3, [pc, #536]	; (8000f84 <MX_GPIO_Init+0x314>)
 8000d6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d6e:	f003 0308 	and.w	r3, r3, #8
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_3V0_GPIO_Port, EN_3V0_Pin, GPIO_PIN_RESET);
 8000d76:	2200      	movs	r2, #0
 8000d78:	2110      	movs	r1, #16
 8000d7a:	4883      	ldr	r0, [pc, #524]	; (8000f88 <MX_GPIO_Init+0x318>)
 8000d7c:	f004 fedc 	bl	8005b38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEMOD_RESET_GPIO_Port, DEMOD_RESET_Pin, GPIO_PIN_SET);
 8000d80:	2201      	movs	r2, #1
 8000d82:	2120      	movs	r1, #32
 8000d84:	4880      	ldr	r0, [pc, #512]	; (8000f88 <MX_GPIO_Init+0x318>)
 8000d86:	f004 fed7 	bl	8005b38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEMOD_CS_GPIO_Port, DEMOD_CS_Pin, GPIO_PIN_SET);
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	2101      	movs	r1, #1
 8000d8e:	487f      	ldr	r0, [pc, #508]	; (8000f8c <MX_GPIO_Init+0x31c>)
 8000d90:	f004 fed2 	bl	8005b38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DEMOD_RXEN_Pin|DEMOD_TXEN_Pin|CANLED_Pin, GPIO_PIN_RESET);
 8000d94:	2200      	movs	r2, #0
 8000d96:	2126      	movs	r1, #38	; 0x26
 8000d98:	487c      	ldr	r0, [pc, #496]	; (8000f8c <MX_GPIO_Init+0x31c>)
 8000d9a:	f004 fecd 	bl	8005b38 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000d9e:	2374      	movs	r3, #116	; 0x74
 8000da0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da2:	2302      	movs	r3, #2
 8000da4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da6:	2300      	movs	r3, #0
 8000da8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000daa:	2300      	movs	r3, #0
 8000dac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8000dae:	2305      	movs	r3, #5
 8000db0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000db2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000db6:	4619      	mov	r1, r3
 8000db8:	4875      	ldr	r0, [pc, #468]	; (8000f90 <MX_GPIO_Init+0x320>)
 8000dba:	f004 fd0d 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE3 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1;
 8000dbe:	230b      	movs	r3, #11
 8000dc0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dce:	4619      	mov	r1, r3
 8000dd0:	486f      	ldr	r0, [pc, #444]	; (8000f90 <MX_GPIO_Init+0x320>)
 8000dd2:	f004 fd01 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC1
                           PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8000dd6:	f24e 33c2 	movw	r3, #58306	; 0xe3c2
 8000dda:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de0:	2300      	movs	r3, #0
 8000de2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000de4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000de8:	4619      	mov	r1, r3
 8000dea:	486a      	ldr	r0, [pc, #424]	; (8000f94 <MX_GPIO_Init+0x324>)
 8000dec:	f004 fcf4 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF5 PF11 PF12
                           PF13 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000df0:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000df4:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df6:	2302      	movs	r3, #2
 8000df8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000e02:	230c      	movs	r3, #12
 8000e04:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	4862      	ldr	r0, [pc, #392]	; (8000f98 <MX_GPIO_Init+0x328>)
 8000e0e:	f004 fce3 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 PF8 PF9
                           PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000e12:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8000e16:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e24:	4619      	mov	r1, r3
 8000e26:	485c      	ldr	r0, [pc, #368]	; (8000f98 <MX_GPIO_Init+0x328>)
 8000e28:	f004 fcd6 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8000e2c:	230d      	movs	r3, #13
 8000e2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e30:	2302      	movs	r3, #2
 8000e32:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e38:	2303      	movs	r3, #3
 8000e3a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000e3c:	230c      	movs	r3, #12
 8000e3e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e44:	4619      	mov	r1, r3
 8000e46:	4853      	ldr	r0, [pc, #332]	; (8000f94 <MX_GPIO_Init+0x324>)
 8000e48:	f004 fcc6 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000e4c:	230f      	movs	r3, #15
 8000e4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e50:	2303      	movs	r3, #3
 8000e52:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	484a      	ldr	r0, [pc, #296]	; (8000f88 <MX_GPIO_Init+0x318>)
 8000e60:	f004 fcba 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_3V0_Pin DEMOD_RESET_Pin */
  GPIO_InitStruct.Pin = EN_3V0_Pin|DEMOD_RESET_Pin;
 8000e64:	2330      	movs	r3, #48	; 0x30
 8000e66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e70:	2300      	movs	r3, #0
 8000e72:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4843      	ldr	r0, [pc, #268]	; (8000f88 <MX_GPIO_Init+0x318>)
 8000e7c:	f004 fcac 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DEMOD_CS_Pin DEMOD_RXEN_Pin DEMOD_TXEN_Pin CANLED_Pin */
  GPIO_InitStruct.Pin = DEMOD_CS_Pin|DEMOD_RXEN_Pin|DEMOD_TXEN_Pin|CANLED_Pin;
 8000e80:	2327      	movs	r3, #39	; 0x27
 8000e82:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e84:	2301      	movs	r3, #1
 8000e86:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e94:	4619      	mov	r1, r3
 8000e96:	483d      	ldr	r0, [pc, #244]	; (8000f8c <MX_GPIO_Init+0x31c>)
 8000e98:	f004 fc9e 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG4
                           PG5 PG8 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8000e9c:	f248 1337 	movw	r3, #33079	; 0x8137
 8000ea0:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eaa:	2303      	movs	r3, #3
 8000eac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000eae:	230c      	movs	r3, #12
 8000eb0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000eb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	4838      	ldr	r0, [pc, #224]	; (8000f9c <MX_GPIO_Init+0x32c>)
 8000eba:	f004 fc8d 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000ebe:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000ec2:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ecc:	2303      	movs	r3, #3
 8000ece:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ed0:	230c      	movs	r3, #12
 8000ed2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ed4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ed8:	4619      	mov	r1, r3
 8000eda:	482d      	ldr	r0, [pc, #180]	; (8000f90 <MX_GPIO_Init+0x320>)
 8000edc:	f004 fc7c 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000ee0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ee4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ee6:	2303      	movs	r3, #3
 8000ee8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	4825      	ldr	r0, [pc, #148]	; (8000f8c <MX_GPIO_Init+0x31c>)
 8000ef6:	f004 fc6f 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD14
                           PD15 PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000efa:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000efe:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f00:	2302      	movs	r3, #2
 8000f02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f04:	2300      	movs	r3, #0
 8000f06:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f08:	2303      	movs	r3, #3
 8000f0a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000f0c:	230c      	movs	r3, #12
 8000f0e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f14:	4619      	mov	r1, r3
 8000f16:	4822      	ldr	r0, [pc, #136]	; (8000fa0 <MX_GPIO_Init+0x330>)
 8000f18:	f004 fc5e 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD2 PD3 PD4
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000f1c:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8000f20:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f22:	2303      	movs	r3, #3
 8000f24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f2e:	4619      	mov	r1, r3
 8000f30:	481b      	ldr	r0, [pc, #108]	; (8000fa0 <MX_GPIO_Init+0x330>)
 8000f32:	f004 fc51 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG3 PG6 PG7 PG9
                           PG10 PG11 PG12 PG13
                           PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9
 8000f36:	f647 63c8 	movw	r3, #32456	; 0x7ec8
 8000f3a:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f40:	2300      	movs	r3, #0
 8000f42:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4814      	ldr	r0, [pc, #80]	; (8000f9c <MX_GPIO_Init+0x32c>)
 8000f4c:	f004 fc44 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000f50:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000f54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f56:	2302      	movs	r3, #2
 8000f58:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f62:	2307      	movs	r3, #7
 8000f64:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4806      	ldr	r0, [pc, #24]	; (8000f88 <MX_GPIO_Init+0x318>)
 8000f6e:	f004 fc33 	bl	80057d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000f72:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000f76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f80:	e010      	b.n	8000fa4 <MX_GPIO_Init+0x334>
 8000f82:	bf00      	nop
 8000f84:	58024400 	.word	0x58024400
 8000f88:	58020000 	.word	0x58020000
 8000f8c:	58020400 	.word	0x58020400
 8000f90:	58021000 	.word	0x58021000
 8000f94:	58020800 	.word	0x58020800
 8000f98:	58021400 	.word	0x58021400
 8000f9c:	58021800 	.word	0x58021800
 8000fa0:	58020c00 	.word	0x58020c00
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000fa8:	2306      	movs	r3, #6
 8000faa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4803      	ldr	r0, [pc, #12]	; (8000fc0 <MX_GPIO_Init+0x350>)
 8000fb4:	f004 fc10 	bl	80057d8 <HAL_GPIO_Init>

}
 8000fb8:	bf00      	nop
 8000fba:	3738      	adds	r7, #56	; 0x38
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	58020800 	.word	0x58020800

08000fc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fc8:	b672      	cpsid	i
}
 8000fca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fcc:	e7fe      	b.n	8000fcc <Error_Handler+0x8>
	...

08000fd0 <write_register>:
 */

/*
 * Writes CMX register, addresses and values defined in main.h, refer to CMX994A datasheet
 */
void write_register(uint8_t reg, uint8_t val) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	460a      	mov	r2, r1
 8000fda:	71fb      	strb	r3, [r7, #7]
 8000fdc:	4613      	mov	r3, r2
 8000fde:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin (DEMOD_CS_GPIO_Port, DEMOD_CS_Pin, GPIO_PIN_RESET);
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	480b      	ldr	r0, [pc, #44]	; (8001014 <write_register+0x44>)
 8000fe6:	f004 fda7 	bl	8005b38 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&reg, 1, 100);
 8000fea:	1df9      	adds	r1, r7, #7
 8000fec:	2364      	movs	r3, #100	; 0x64
 8000fee:	2201      	movs	r2, #1
 8000ff0:	4809      	ldr	r0, [pc, #36]	; (8001018 <write_register+0x48>)
 8000ff2:	f009 fc19 	bl	800a828 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&val, 1, 100);
 8000ff6:	1db9      	adds	r1, r7, #6
 8000ff8:	2364      	movs	r3, #100	; 0x64
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	4806      	ldr	r0, [pc, #24]	; (8001018 <write_register+0x48>)
 8000ffe:	f009 fc13 	bl	800a828 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin (DEMOD_CS_GPIO_Port, DEMOD_CS_Pin, GPIO_PIN_SET);
 8001002:	2201      	movs	r2, #1
 8001004:	2101      	movs	r1, #1
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <write_register+0x44>)
 8001008:	f004 fd96 	bl	8005b38 <HAL_GPIO_WritePin>

}
 800100c:	bf00      	nop
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	58020400 	.word	0x58020400
 8001018:	2400040c 	.word	0x2400040c

0800101c <write_register_2>:
/*
 * Required for writing the 2-byte long register in CMX994E for I and Q offset voltages
 */
void write_register_2(uint8_t reg, uint8_t Qval, uint8_t Ival) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	71fb      	strb	r3, [r7, #7]
 8001026:	460b      	mov	r3, r1
 8001028:	71bb      	strb	r3, [r7, #6]
 800102a:	4613      	mov	r3, r2
 800102c:	717b      	strb	r3, [r7, #5]

	HAL_GPIO_WritePin (DEMOD_CS_GPIO_Port, DEMOD_CS_Pin, GPIO_PIN_RESET);
 800102e:	2200      	movs	r2, #0
 8001030:	2101      	movs	r1, #1
 8001032:	480f      	ldr	r0, [pc, #60]	; (8001070 <write_register_2+0x54>)
 8001034:	f004 fd80 	bl	8005b38 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&reg, 1, 100);
 8001038:	1df9      	adds	r1, r7, #7
 800103a:	2364      	movs	r3, #100	; 0x64
 800103c:	2201      	movs	r2, #1
 800103e:	480d      	ldr	r0, [pc, #52]	; (8001074 <write_register_2+0x58>)
 8001040:	f009 fbf2 	bl	800a828 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&Qval, 1, 100);
 8001044:	1db9      	adds	r1, r7, #6
 8001046:	2364      	movs	r3, #100	; 0x64
 8001048:	2201      	movs	r2, #1
 800104a:	480a      	ldr	r0, [pc, #40]	; (8001074 <write_register_2+0x58>)
 800104c:	f009 fbec 	bl	800a828 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&Ival, 1, 100);
 8001050:	1d79      	adds	r1, r7, #5
 8001052:	2364      	movs	r3, #100	; 0x64
 8001054:	2201      	movs	r2, #1
 8001056:	4807      	ldr	r0, [pc, #28]	; (8001074 <write_register_2+0x58>)
 8001058:	f009 fbe6 	bl	800a828 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin (DEMOD_CS_GPIO_Port, DEMOD_CS_Pin, GPIO_PIN_SET);
 800105c:	2201      	movs	r2, #1
 800105e:	2101      	movs	r1, #1
 8001060:	4803      	ldr	r0, [pc, #12]	; (8001070 <write_register_2+0x54>)
 8001062:	f004 fd69 	bl	8005b38 <HAL_GPIO_WritePin>

}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	58020400 	.word	0x58020400
 8001074:	2400040c 	.word	0x2400040c

08001078 <read_register>:

/*
 * Reads back CMX registers and prints them in binary through RTT
 */
uint8_t read_register(uint8_t reg) {
 8001078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800107c:	b08a      	sub	sp, #40	; 0x28
 800107e:	af08      	add	r7, sp, #32
 8001080:	4603      	mov	r3, r0
 8001082:	71fb      	strb	r3, [r7, #7]
	reg ^= 0xF0;
 8001084:	79fa      	ldrb	r2, [r7, #7]
 8001086:	f06f 030f 	mvn.w	r3, #15
 800108a:	4053      	eors	r3, r2
 800108c:	b2db      	uxtb	r3, r3
 800108e:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin (DEMOD_CS_GPIO_Port, DEMOD_CS_Pin, GPIO_PIN_RESET);
 8001090:	2200      	movs	r2, #0
 8001092:	2101      	movs	r1, #1
 8001094:	483a      	ldr	r0, [pc, #232]	; (8001180 <read_register+0x108>)
 8001096:	f004 fd4f 	bl	8005b38 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&reg, 1, 100);
 800109a:	1df9      	adds	r1, r7, #7
 800109c:	2364      	movs	r3, #100	; 0x64
 800109e:	2201      	movs	r2, #1
 80010a0:	4838      	ldr	r0, [pc, #224]	; (8001184 <read_register+0x10c>)
 80010a2:	f009 fbc1 	bl	800a828 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, (uint8_t *)spi_buf, 1, 100);
 80010a6:	2364      	movs	r3, #100	; 0x64
 80010a8:	2201      	movs	r2, #1
 80010aa:	4937      	ldr	r1, [pc, #220]	; (8001188 <read_register+0x110>)
 80010ac:	4835      	ldr	r0, [pc, #212]	; (8001184 <read_register+0x10c>)
 80010ae:	f009 fdad 	bl	800ac0c <HAL_SPI_Receive>
	HAL_GPIO_WritePin (DEMOD_CS_GPIO_Port, DEMOD_CS_Pin, GPIO_PIN_SET);
 80010b2:	2201      	movs	r2, #1
 80010b4:	2101      	movs	r1, #1
 80010b6:	4832      	ldr	r0, [pc, #200]	; (8001180 <read_register+0x108>)
 80010b8:	f004 fd3e 	bl	8005b38 <HAL_GPIO_WritePin>
	printf("Register Address: %02x: read %02x = "BYTE_TO_BINARY_PATTERN"\n", reg, spi_buf[0], BYTE_TO_BINARY(spi_buf[0]));
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	469e      	mov	lr, r3
 80010c0:	4b31      	ldr	r3, [pc, #196]	; (8001188 <read_register+0x110>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	4698      	mov	r8, r3
 80010c6:	4b30      	ldr	r3, [pc, #192]	; (8001188 <read_register+0x110>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	b25b      	sxtb	r3, r3
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	da02      	bge.n	80010d6 <read_register+0x5e>
 80010d0:	f04f 0c31 	mov.w	ip, #49	; 0x31
 80010d4:	e001      	b.n	80010da <read_register+0x62>
 80010d6:	f04f 0c30 	mov.w	ip, #48	; 0x30
 80010da:	4b2b      	ldr	r3, [pc, #172]	; (8001188 <read_register+0x110>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <read_register+0x72>
 80010e6:	2331      	movs	r3, #49	; 0x31
 80010e8:	e000      	b.n	80010ec <read_register+0x74>
 80010ea:	2330      	movs	r3, #48	; 0x30
 80010ec:	4a26      	ldr	r2, [pc, #152]	; (8001188 <read_register+0x110>)
 80010ee:	7812      	ldrb	r2, [r2, #0]
 80010f0:	f002 0220 	and.w	r2, r2, #32
 80010f4:	2a00      	cmp	r2, #0
 80010f6:	d001      	beq.n	80010fc <read_register+0x84>
 80010f8:	2231      	movs	r2, #49	; 0x31
 80010fa:	e000      	b.n	80010fe <read_register+0x86>
 80010fc:	2230      	movs	r2, #48	; 0x30
 80010fe:	4922      	ldr	r1, [pc, #136]	; (8001188 <read_register+0x110>)
 8001100:	7809      	ldrb	r1, [r1, #0]
 8001102:	f001 0110 	and.w	r1, r1, #16
 8001106:	2900      	cmp	r1, #0
 8001108:	d001      	beq.n	800110e <read_register+0x96>
 800110a:	2131      	movs	r1, #49	; 0x31
 800110c:	e000      	b.n	8001110 <read_register+0x98>
 800110e:	2130      	movs	r1, #48	; 0x30
 8001110:	481d      	ldr	r0, [pc, #116]	; (8001188 <read_register+0x110>)
 8001112:	7800      	ldrb	r0, [r0, #0]
 8001114:	f000 0008 	and.w	r0, r0, #8
 8001118:	2800      	cmp	r0, #0
 800111a:	d001      	beq.n	8001120 <read_register+0xa8>
 800111c:	2031      	movs	r0, #49	; 0x31
 800111e:	e000      	b.n	8001122 <read_register+0xaa>
 8001120:	2030      	movs	r0, #48	; 0x30
 8001122:	4c19      	ldr	r4, [pc, #100]	; (8001188 <read_register+0x110>)
 8001124:	7824      	ldrb	r4, [r4, #0]
 8001126:	f004 0404 	and.w	r4, r4, #4
 800112a:	2c00      	cmp	r4, #0
 800112c:	d001      	beq.n	8001132 <read_register+0xba>
 800112e:	2431      	movs	r4, #49	; 0x31
 8001130:	e000      	b.n	8001134 <read_register+0xbc>
 8001132:	2430      	movs	r4, #48	; 0x30
 8001134:	4d14      	ldr	r5, [pc, #80]	; (8001188 <read_register+0x110>)
 8001136:	782d      	ldrb	r5, [r5, #0]
 8001138:	f005 0502 	and.w	r5, r5, #2
 800113c:	2d00      	cmp	r5, #0
 800113e:	d001      	beq.n	8001144 <read_register+0xcc>
 8001140:	2531      	movs	r5, #49	; 0x31
 8001142:	e000      	b.n	8001146 <read_register+0xce>
 8001144:	2530      	movs	r5, #48	; 0x30
 8001146:	4e10      	ldr	r6, [pc, #64]	; (8001188 <read_register+0x110>)
 8001148:	7836      	ldrb	r6, [r6, #0]
 800114a:	f006 0601 	and.w	r6, r6, #1
 800114e:	2e00      	cmp	r6, #0
 8001150:	d001      	beq.n	8001156 <read_register+0xde>
 8001152:	2631      	movs	r6, #49	; 0x31
 8001154:	e000      	b.n	8001158 <read_register+0xe0>
 8001156:	2630      	movs	r6, #48	; 0x30
 8001158:	9606      	str	r6, [sp, #24]
 800115a:	9505      	str	r5, [sp, #20]
 800115c:	9404      	str	r4, [sp, #16]
 800115e:	9003      	str	r0, [sp, #12]
 8001160:	9102      	str	r1, [sp, #8]
 8001162:	9201      	str	r2, [sp, #4]
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	4663      	mov	r3, ip
 8001168:	4642      	mov	r2, r8
 800116a:	4671      	mov	r1, lr
 800116c:	4807      	ldr	r0, [pc, #28]	; (800118c <read_register+0x114>)
 800116e:	f00f fa89 	bl	8010684 <iprintf>
	return spi_buf[0];
 8001172:	4b05      	ldr	r3, [pc, #20]	; (8001188 <read_register+0x110>)
 8001174:	781b      	ldrb	r3, [r3, #0]
}
 8001176:	4618      	mov	r0, r3
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001180:	58020400 	.word	0x58020400
 8001184:	2400040c 	.word	0x2400040c
 8001188:	24000814 	.word	0x24000814
 800118c:	08011548 	.word	0x08011548

08001190 <demod_set_vco>:

/*
 * Sets the VCO frequency to the given input frequency by calculating and writing correct values to CMX register
 */
void demod_set_vco(uint32_t freq, uint32_t pll_r_div) { // TODO: Clean up
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
	// uint32_t pll_m = freq / demod_pll_step;
	// uint32_t pll_r = (frequency_t)HSE_VALUE / demod_pll_step;

	uint32_t pll_r = pll_r_div;
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	617b      	str	r3, [r7, #20]
	uint32_t pll_m = freq/10e6*pll_r_div;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	ee07 3a90 	vmov	s15, r3
 80011a4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80011a8:	ed9f 5b1f 	vldr	d5, [pc, #124]	; 8001228 <demod_set_vco+0x98>
 80011ac:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	ee07 3a90 	vmov	s15, r3
 80011b6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80011ba:	ee26 7b07 	vmul.f64	d7, d6, d7
 80011be:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80011c2:	ee17 3a90 	vmov	r3, s15
 80011c6:	613b      	str	r3, [r7, #16]
	const uint8_t pll_r_23 = pll_r & 0xFF;
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	73fb      	strb	r3, [r7, #15]
	const uint8_t pll_r_24 = (pll_r >> 8) & 0xFF;
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	0a1b      	lsrs	r3, r3, #8
 80011d0:	73bb      	strb	r3, [r7, #14]
	// 0x23 has to be written before 0x24
	write_register(CMX994A_PLLR23, pll_r_23);
 80011d2:	7bfb      	ldrb	r3, [r7, #15]
 80011d4:	4619      	mov	r1, r3
 80011d6:	2023      	movs	r0, #35	; 0x23
 80011d8:	f7ff fefa 	bl	8000fd0 <write_register>
	write_register(CMX994A_PLLR24, pll_r_24);
 80011dc:	7bbb      	ldrb	r3, [r7, #14]
 80011de:	4619      	mov	r1, r3
 80011e0:	2024      	movs	r0, #36	; 0x24
 80011e2:	f7ff fef5 	bl	8000fd0 <write_register>
	//printf("Set R register: $23: %02x, $24: %02x\n", pll_r_23, pll_r_24);
	//read_register(CMX994A_PLLR23);
	//read_register(CMX994A_PLLR24);
	const uint8_t pll_m_20 = pll_m & 0xFF;
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	737b      	strb	r3, [r7, #13]
	const uint8_t pll_m_21 = (pll_m >> 8) & 0xFF;
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	0a1b      	lsrs	r3, r3, #8
 80011ee:	733b      	strb	r3, [r7, #12]
	const uint8_t pll_m_22 = ((pll_m >> 16) & 0x07) | (1<<7) | (1<<5); // b5 = charge pump enable , b7 = Enable PLL
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	0c1b      	lsrs	r3, r3, #16
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	f003 0307 	and.w	r3, r3, #7
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	f063 035f 	orn	r3, r3, #95	; 0x5f
 8001200:	72fb      	strb	r3, [r7, #11]
	write_register(CMX994A_PLLM20, pll_m_20);
 8001202:	7b7b      	ldrb	r3, [r7, #13]
 8001204:	4619      	mov	r1, r3
 8001206:	2020      	movs	r0, #32
 8001208:	f7ff fee2 	bl	8000fd0 <write_register>
	write_register(CMX994A_PLLM21, pll_m_21);
 800120c:	7b3b      	ldrb	r3, [r7, #12]
 800120e:	4619      	mov	r1, r3
 8001210:	2021      	movs	r0, #33	; 0x21
 8001212:	f7ff fedd 	bl	8000fd0 <write_register>
	write_register(CMX994A_PLLM22, pll_m_22);
 8001216:	7afb      	ldrb	r3, [r7, #11]
 8001218:	4619      	mov	r1, r3
 800121a:	2022      	movs	r0, #34	; 0x22
 800121c:	f7ff fed8 	bl	8000fd0 <write_register>
	//printf("Set VCO: $20: %02x, $21: %02x, $22: %02x\n", pll_m_20, pll_m_21, pll_m_22);
	//read_register(CMX994A_PLLM20);
	//read_register(CMX994A_PLLM21);
	//read_register(CMX994A_PLLM22);
}
 8001220:	bf00      	nop
 8001222:	3718      	adds	r7, #24
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	00000000 	.word	0x00000000
 800122c:	416312d0 	.word	0x416312d0

08001230 <demod_is_locked>:

/*
 * Check from register if VCO is frequency locked
 */
uint8_t demod_is_locked(){
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
	return ( read_register(CMX994A_PLLM22) & (1<<6)) ? 0 : 1;
 8001234:	2022      	movs	r0, #34	; 0x22
 8001236:	f7ff ff1f 	bl	8001078 <read_register>
 800123a:	4603      	mov	r3, r0
 800123c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001240:	2b00      	cmp	r3, #0
 8001242:	bf0c      	ite	eq
 8001244:	2301      	moveq	r3, #1
 8001246:	2300      	movne	r3, #0
 8001248:	b2db      	uxtb	r3, r3
}
 800124a:	4618      	mov	r0, r3
 800124c:	bd80      	pop	{r7, pc}
	...

08001250 <configureRadio>:

void configureRadio(){
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
	 */
	//General reset


	/* First Enable The Radio and give LDO time to settle */
	HAL_GPIO_WritePin(EN_3V0_GPIO_Port, EN_3V0_Pin, 1);
 8001256:	2201      	movs	r2, #1
 8001258:	2110      	movs	r1, #16
 800125a:	4834      	ldr	r0, [pc, #208]	; (800132c <configureRadio+0xdc>)
 800125c:	f004 fc6c 	bl	8005b38 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001260:	20c8      	movs	r0, #200	; 0xc8
 8001262:	f000 fdf9 	bl	8001e58 <HAL_Delay>

	/* Define all the registry values */
	uint8_t CMX994A_GCR_T = 0b10101111;
 8001266:	23af      	movs	r3, #175	; 0xaf
 8001268:	71fb      	strb	r3, [r7, #7]
	 * 	2 - PLL Enable		1
	 * 	1 - CBUS RX Enable	1 (ORred with GPIO RX Enable pin)
	 * 	0 - CBUS TX Enable  1 (Enables TX divider) (ORred with GPIO TX Enable pin)
	 * 	*/

	uint8_t CMX994A_RXR_T = 0b00000000;
 800126a:	2300      	movs	r3, #0
 800126c:	71bb      	strb	r3, [r7, #6]
	 * 5 - Disable LNA		0
	 * 4,3 - ACR Filter		00 for minimum BW , 10 for maximum BW
	 * 2 - DC Correction X	0 (0 for nominal , 1 for double)
	 * 1,0 - LO Divider		00 (divided by 2)
	 * */
	uint8_t CMX994A_OCR_T = 0b00000011;
 800126e:	2303      	movs	r3, #3
 8001270:	717b      	strb	r3, [r7, #5]
	 * 3 - Q path disable	0
	 * 2 - I path disable 	0
	 * 1,0 - LO phase corr	00 (enabled 00 , powered down 11)
	 * */

	uint8_t CMX994A_VCOCR_T = 0b00000011;
 8001272:	2303      	movs	r3, #3
 8001274:	713b      	strb	r3, [r7, #4]

	/* RX Offset register
	 * Recommended value from datasheet : 0x88
	 */
	// Experimentally found values for voltage offsets - the offset should be < 25 mV between each channels P and N.
	uint8_t CMX994A_RXOFFI_T = 0b00001001;
 8001276:	2309      	movs	r3, #9
 8001278:	70fb      	strb	r3, [r7, #3]
	uint8_t CMX994A_RXOFFQ_T = 0b00101010;
 800127a:	232a      	movs	r3, #42	; 0x2a
 800127c:	70bb      	strb	r3, [r7, #2]

	/* LNA Intermodulation Control Register
	 * Recommended value from datasheet (440 MHz : 0x3F , 100 MHz : 0x00 )
	 * Could be set to 0, as very low powers are expected at input
	 */
	uint8_t CMX994A_LNAIM_T = 0x10;
 800127e:	2310      	movs	r3, #16
 8001280:	707b      	strb	r3, [r7, #1]

	/*
	 *  Write registers with values from above
	 */
	//printf("General reset\n");
	write_register(CMX994A_GR, 0);
 8001282:	2100      	movs	r1, #0
 8001284:	2010      	movs	r0, #16
 8001286:	f7ff fea3 	bl	8000fd0 <write_register>

	//RX Control Register config
	write_register(CMX994A_RXR, CMX994A_RXR_T);
 800128a:	79bb      	ldrb	r3, [r7, #6]
 800128c:	4619      	mov	r1, r3
 800128e:	2012      	movs	r0, #18
 8001290:	f7ff fe9e 	bl	8000fd0 <write_register>
	//printf("RX Control Register configured: 00000001\n");
	printf("RX Control Register read:  ");
 8001294:	4826      	ldr	r0, [pc, #152]	; (8001330 <configureRadio+0xe0>)
 8001296:	f00f f9f5 	bl	8010684 <iprintf>
	read_register(CMX994A_RXR);
 800129a:	2012      	movs	r0, #18
 800129c:	f7ff feec 	bl	8001078 <read_register>

	//Options Control Register config
	write_register(CMX994A_OCR, CMX994A_OCR_T);
 80012a0:	797b      	ldrb	r3, [r7, #5]
 80012a2:	4619      	mov	r1, r3
 80012a4:	2015      	movs	r0, #21
 80012a6:	f7ff fe93 	bl	8000fd0 <write_register>
	//printf("Options Control Register configured: 00000011\n");
	printf("Options Control Register read:  ");
 80012aa:	4822      	ldr	r0, [pc, #136]	; (8001334 <configureRadio+0xe4>)
 80012ac:	f00f f9ea 	bl	8010684 <iprintf>
	read_register(CMX994A_OCR);
 80012b0:	2015      	movs	r0, #21
 80012b2:	f7ff fee1 	bl	8001078 <read_register>

	//VCO Control Register config
	write_register(CMX994A_VCOCR, CMX994A_VCOCR_T);//CMX994A_VCOCR_TXDIV1
 80012b6:	793b      	ldrb	r3, [r7, #4]
 80012b8:	4619      	mov	r1, r3
 80012ba:	2025      	movs	r0, #37	; 0x25
 80012bc:	f7ff fe88 	bl	8000fd0 <write_register>
	//printf("VCO Control Register configured: 01100011\n");
	printf("VCO Control Register read:  ");
 80012c0:	481d      	ldr	r0, [pc, #116]	; (8001338 <configureRadio+0xe8>)
 80012c2:	f00f f9df 	bl	8010684 <iprintf>
	read_register(CMX994A_VCOCR);
 80012c6:	2025      	movs	r0, #37	; 0x25
 80012c8:	f7ff fed6 	bl	8001078 <read_register>


	//VCO Control Register config
	write_register(CMX994A_LNAINT, CMX994A_LNAIM_T);
 80012cc:	787b      	ldrb	r3, [r7, #1]
 80012ce:	4619      	mov	r1, r3
 80012d0:	2014      	movs	r0, #20
 80012d2:	f7ff fe7d 	bl	8000fd0 <write_register>
	write_register_2(CMX994A_RXEXTOFF, CMX994A_RXOFFQ_T, CMX994A_RXOFFI_T);
 80012d6:	78fa      	ldrb	r2, [r7, #3]
 80012d8:	78bb      	ldrb	r3, [r7, #2]
 80012da:	4619      	mov	r1, r3
 80012dc:	2017      	movs	r0, #23
 80012de:	f7ff fe9d 	bl	800101c <write_register_2>
	//HAL_GPIO_WritePin (DEMOD_TXEN_GPIO_Port, DEMOD_TXEN_Pin, GPIO_PIN_SET);
	//HAL_GPIO_WritePin (DEMOD_RXEN_GPIO_Port, DEMOD_RXEN_Pin, GPIO_PIN_SET);


	/* Write the VCO registers (R and M dividers for the VCO. M is calculated from LO_FREQ and RVAL) */
	demod_set_vco(LO_FREQ, RVAL);
 80012e2:	4b16      	ldr	r3, [pc, #88]	; (800133c <configureRadio+0xec>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a16      	ldr	r2, [pc, #88]	; (8001340 <configureRadio+0xf0>)
 80012e8:	6812      	ldr	r2, [r2, #0]
 80012ea:	4611      	mov	r1, r2
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff ff4f 	bl	8001190 <demod_set_vco>

	//General Control Register config (Write this register last as it will enable the VCO)
	write_register(CMX994A_GCR, CMX994A_GCR_T);
 80012f2:	79fb      	ldrb	r3, [r7, #7]
 80012f4:	4619      	mov	r1, r3
 80012f6:	2011      	movs	r0, #17
 80012f8:	f7ff fe6a 	bl	8000fd0 <write_register>

	//printf("General Control Register configured: 10111111\n");
	printf("General Control Register read: ");
 80012fc:	4811      	ldr	r0, [pc, #68]	; (8001344 <configureRadio+0xf4>)
 80012fe:	f00f f9c1 	bl	8010684 <iprintf>
	read_register(CMX994A_GCR);
 8001302:	2011      	movs	r0, #17
 8001304:	f7ff feb8 	bl	8001078 <read_register>

	HAL_Delay(10);
 8001308:	200a      	movs	r0, #10
 800130a:	f000 fda5 	bl	8001e58 <HAL_Delay>

	printf("Radio: PLL locked (1/0): %d \n", demod_is_locked());
 800130e:	f7ff ff8f 	bl	8001230 <demod_is_locked>
 8001312:	4603      	mov	r3, r0
 8001314:	4619      	mov	r1, r3
 8001316:	480c      	ldr	r0, [pc, #48]	; (8001348 <configureRadio+0xf8>)
 8001318:	f00f f9b4 	bl	8010684 <iprintf>
	HAL_Delay(1000);
 800131c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001320:	f000 fd9a 	bl	8001e58 <HAL_Delay>
			  demod_set_vco(200e6, RVAL);
			  HAL_Delay(5000);
		  }

	#endif
}
 8001324:	bf00      	nop
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	58020000 	.word	0x58020000
 8001330:	08011580 	.word	0x08011580
 8001334:	0801159c 	.word	0x0801159c
 8001338:	080115c0 	.word	0x080115c0
 800133c:	24000000 	.word	0x24000000
 8001340:	24000004 	.word	0x24000004
 8001344:	080115e0 	.word	0x080115e0
 8001348:	08011600 	.word	0x08011600

0800134c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001352:	4b0a      	ldr	r3, [pc, #40]	; (800137c <HAL_MspInit+0x30>)
 8001354:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001358:	4a08      	ldr	r2, [pc, #32]	; (800137c <HAL_MspInit+0x30>)
 800135a:	f043 0302 	orr.w	r3, r3, #2
 800135e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001362:	4b06      	ldr	r3, [pc, #24]	; (800137c <HAL_MspInit+0x30>)
 8001364:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001368:	f003 0302 	and.w	r3, r3, #2
 800136c:	607b      	str	r3, [r7, #4]
 800136e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr
 800137c:	58024400 	.word	0x58024400

08001380 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b08c      	sub	sp, #48	; 0x30
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001388:	f107 031c 	add.w	r3, r7, #28
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	605a      	str	r2, [r3, #4]
 8001392:	609a      	str	r2, [r3, #8]
 8001394:	60da      	str	r2, [r3, #12]
 8001396:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a68      	ldr	r2, [pc, #416]	; (8001540 <HAL_ADC_MspInit+0x1c0>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d175      	bne.n	800148e <HAL_ADC_MspInit+0x10e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80013a2:	4b68      	ldr	r3, [pc, #416]	; (8001544 <HAL_ADC_MspInit+0x1c4>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	3301      	adds	r3, #1
 80013a8:	4a66      	ldr	r2, [pc, #408]	; (8001544 <HAL_ADC_MspInit+0x1c4>)
 80013aa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80013ac:	4b65      	ldr	r3, [pc, #404]	; (8001544 <HAL_ADC_MspInit+0x1c4>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d10e      	bne.n	80013d2 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80013b4:	4b64      	ldr	r3, [pc, #400]	; (8001548 <HAL_ADC_MspInit+0x1c8>)
 80013b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80013ba:	4a63      	ldr	r2, [pc, #396]	; (8001548 <HAL_ADC_MspInit+0x1c8>)
 80013bc:	f043 0320 	orr.w	r3, r3, #32
 80013c0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80013c4:	4b60      	ldr	r3, [pc, #384]	; (8001548 <HAL_ADC_MspInit+0x1c8>)
 80013c6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80013ca:	f003 0320 	and.w	r3, r3, #32
 80013ce:	61bb      	str	r3, [r7, #24]
 80013d0:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d2:	4b5d      	ldr	r3, [pc, #372]	; (8001548 <HAL_ADC_MspInit+0x1c8>)
 80013d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013d8:	4a5b      	ldr	r2, [pc, #364]	; (8001548 <HAL_ADC_MspInit+0x1c8>)
 80013da:	f043 0301 	orr.w	r3, r3, #1
 80013de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80013e2:	4b59      	ldr	r3, [pc, #356]	; (8001548 <HAL_ADC_MspInit+0x1c8>)
 80013e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013e8:	f003 0301 	and.w	r3, r3, #1
 80013ec:	617b      	str	r3, [r7, #20]
 80013ee:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    PA7     ------> ADC1_INN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013f0:	23c0      	movs	r3, #192	; 0xc0
 80013f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013f4:	2303      	movs	r3, #3
 80013f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013fc:	f107 031c 	add.w	r3, r7, #28
 8001400:	4619      	mov	r1, r3
 8001402:	4852      	ldr	r0, [pc, #328]	; (800154c <HAL_ADC_MspInit+0x1cc>)
 8001404:	f004 f9e8 	bl	80057d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001408:	4b51      	ldr	r3, [pc, #324]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 800140a:	4a52      	ldr	r2, [pc, #328]	; (8001554 <HAL_ADC_MspInit+0x1d4>)
 800140c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800140e:	4b50      	ldr	r3, [pc, #320]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 8001410:	2209      	movs	r2, #9
 8001412:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001414:	4b4e      	ldr	r3, [pc, #312]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800141a:	4b4d      	ldr	r3, [pc, #308]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 800141c:	2200      	movs	r2, #0
 800141e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001420:	4b4b      	ldr	r3, [pc, #300]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 8001422:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001426:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001428:	4b49      	ldr	r3, [pc, #292]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 800142a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800142e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001430:	4b47      	ldr	r3, [pc, #284]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 8001432:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001436:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001438:	4b45      	ldr	r3, [pc, #276]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 800143a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800143e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001440:	4b43      	ldr	r3, [pc, #268]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 8001442:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001446:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001448:	4b41      	ldr	r3, [pc, #260]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 800144a:	2204      	movs	r2, #4
 800144c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800144e:	4b40      	ldr	r3, [pc, #256]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 8001450:	2203      	movs	r2, #3
 8001452:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 8001454:	4b3e      	ldr	r3, [pc, #248]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 8001456:	2200      	movs	r2, #0
 8001458:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800145a:	4b3d      	ldr	r3, [pc, #244]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 800145c:	2200      	movs	r2, #0
 800145e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001460:	483b      	ldr	r0, [pc, #236]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 8001462:	f002 f98f 	bl	8003784 <HAL_DMA_Init>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 800146c:	f7ff fdaa 	bl	8000fc4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	4a37      	ldr	r2, [pc, #220]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 8001474:	64da      	str	r2, [r3, #76]	; 0x4c
 8001476:	4a36      	ldr	r2, [pc, #216]	; (8001550 <HAL_ADC_MspInit+0x1d0>)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800147c:	2200      	movs	r2, #0
 800147e:	2100      	movs	r1, #0
 8001480:	2012      	movs	r0, #18
 8001482:	f002 f94a 	bl	800371a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001486:	2012      	movs	r0, #18
 8001488:	f002 f961 	bl	800374e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800148c:	e054      	b.n	8001538 <HAL_ADC_MspInit+0x1b8>
  else if(hadc->Instance==ADC2)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a31      	ldr	r2, [pc, #196]	; (8001558 <HAL_ADC_MspInit+0x1d8>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d13b      	bne.n	8001510 <HAL_ADC_MspInit+0x190>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001498:	4b2a      	ldr	r3, [pc, #168]	; (8001544 <HAL_ADC_MspInit+0x1c4>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	3301      	adds	r3, #1
 800149e:	4a29      	ldr	r2, [pc, #164]	; (8001544 <HAL_ADC_MspInit+0x1c4>)
 80014a0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80014a2:	4b28      	ldr	r3, [pc, #160]	; (8001544 <HAL_ADC_MspInit+0x1c4>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d10e      	bne.n	80014c8 <HAL_ADC_MspInit+0x148>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80014aa:	4b27      	ldr	r3, [pc, #156]	; (8001548 <HAL_ADC_MspInit+0x1c8>)
 80014ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80014b0:	4a25      	ldr	r2, [pc, #148]	; (8001548 <HAL_ADC_MspInit+0x1c8>)
 80014b2:	f043 0320 	orr.w	r3, r3, #32
 80014b6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80014ba:	4b23      	ldr	r3, [pc, #140]	; (8001548 <HAL_ADC_MspInit+0x1c8>)
 80014bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80014c0:	f003 0320 	and.w	r3, r3, #32
 80014c4:	613b      	str	r3, [r7, #16]
 80014c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014c8:	4b1f      	ldr	r3, [pc, #124]	; (8001548 <HAL_ADC_MspInit+0x1c8>)
 80014ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014ce:	4a1e      	ldr	r2, [pc, #120]	; (8001548 <HAL_ADC_MspInit+0x1c8>)
 80014d0:	f043 0304 	orr.w	r3, r3, #4
 80014d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80014d8:	4b1b      	ldr	r3, [pc, #108]	; (8001548 <HAL_ADC_MspInit+0x1c8>)
 80014da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014de:	f003 0304 	and.w	r3, r3, #4
 80014e2:	60fb      	str	r3, [r7, #12]
 80014e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80014e6:	2330      	movs	r3, #48	; 0x30
 80014e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014ea:	2303      	movs	r3, #3
 80014ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ee:	2300      	movs	r3, #0
 80014f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014f2:	f107 031c 	add.w	r3, r7, #28
 80014f6:	4619      	mov	r1, r3
 80014f8:	4818      	ldr	r0, [pc, #96]	; (800155c <HAL_ADC_MspInit+0x1dc>)
 80014fa:	f004 f96d 	bl	80057d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80014fe:	2200      	movs	r2, #0
 8001500:	2100      	movs	r1, #0
 8001502:	2012      	movs	r0, #18
 8001504:	f002 f909 	bl	800371a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001508:	2012      	movs	r0, #18
 800150a:	f002 f920 	bl	800374e <HAL_NVIC_EnableIRQ>
}
 800150e:	e013      	b.n	8001538 <HAL_ADC_MspInit+0x1b8>
  else if(hadc->Instance==ADC3)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a12      	ldr	r2, [pc, #72]	; (8001560 <HAL_ADC_MspInit+0x1e0>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d10e      	bne.n	8001538 <HAL_ADC_MspInit+0x1b8>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800151a:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <HAL_ADC_MspInit+0x1c8>)
 800151c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001520:	4a09      	ldr	r2, [pc, #36]	; (8001548 <HAL_ADC_MspInit+0x1c8>)
 8001522:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001526:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800152a:	4b07      	ldr	r3, [pc, #28]	; (8001548 <HAL_ADC_MspInit+0x1c8>)
 800152c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001530:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001534:	60bb      	str	r3, [r7, #8]
 8001536:	68bb      	ldr	r3, [r7, #8]
}
 8001538:	bf00      	nop
 800153a:	3730      	adds	r7, #48	; 0x30
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40022000 	.word	0x40022000
 8001544:	24000188 	.word	0x24000188
 8001548:	58024400 	.word	0x58024400
 800154c:	58020000 	.word	0x58020000
 8001550:	2400060c 	.word	0x2400060c
 8001554:	40020410 	.word	0x40020410
 8001558:	40022100 	.word	0x40022100
 800155c:	58020800 	.word	0x58020800
 8001560:	58026000 	.word	0x58026000

08001564 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b0ba      	sub	sp, #232	; 0xe8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800156c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
 8001576:	609a      	str	r2, [r3, #8]
 8001578:	60da      	str	r2, [r3, #12]
 800157a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800157c:	f107 0318 	add.w	r3, r7, #24
 8001580:	22bc      	movs	r2, #188	; 0xbc
 8001582:	2100      	movs	r1, #0
 8001584:	4618      	mov	r0, r3
 8001586:	f00f f875 	bl	8010674 <memset>
  if(hfdcan->Instance==FDCAN1)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a54      	ldr	r2, [pc, #336]	; (80016e0 <HAL_FDCAN_MspInit+0x17c>)
 8001590:	4293      	cmp	r3, r2
 8001592:	d14e      	bne.n	8001632 <HAL_FDCAN_MspInit+0xce>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001594:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001598:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800159a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800159e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015a2:	f107 0318 	add.w	r3, r7, #24
 80015a6:	4618      	mov	r0, r3
 80015a8:	f006 feb2 	bl	8008310 <HAL_RCCEx_PeriphCLKConfig>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <HAL_FDCAN_MspInit+0x52>
    {
      Error_Handler();
 80015b2:	f7ff fd07 	bl	8000fc4 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80015b6:	4b4b      	ldr	r3, [pc, #300]	; (80016e4 <HAL_FDCAN_MspInit+0x180>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	3301      	adds	r3, #1
 80015bc:	4a49      	ldr	r2, [pc, #292]	; (80016e4 <HAL_FDCAN_MspInit+0x180>)
 80015be:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80015c0:	4b48      	ldr	r3, [pc, #288]	; (80016e4 <HAL_FDCAN_MspInit+0x180>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d10e      	bne.n	80015e6 <HAL_FDCAN_MspInit+0x82>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80015c8:	4b47      	ldr	r3, [pc, #284]	; (80016e8 <HAL_FDCAN_MspInit+0x184>)
 80015ca:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80015ce:	4a46      	ldr	r2, [pc, #280]	; (80016e8 <HAL_FDCAN_MspInit+0x184>)
 80015d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015d4:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80015d8:	4b43      	ldr	r3, [pc, #268]	; (80016e8 <HAL_FDCAN_MspInit+0x184>)
 80015da:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80015de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015e2:	617b      	str	r3, [r7, #20]
 80015e4:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e6:	4b40      	ldr	r3, [pc, #256]	; (80016e8 <HAL_FDCAN_MspInit+0x184>)
 80015e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015ec:	4a3e      	ldr	r2, [pc, #248]	; (80016e8 <HAL_FDCAN_MspInit+0x184>)
 80015ee:	f043 0302 	orr.w	r3, r3, #2
 80015f2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80015f6:	4b3c      	ldr	r3, [pc, #240]	; (80016e8 <HAL_FDCAN_MspInit+0x184>)
 80015f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015fc:	f003 0302 	and.w	r3, r3, #2
 8001600:	613b      	str	r3, [r7, #16]
 8001602:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PB8     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001604:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001608:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160c:	2302      	movs	r3, #2
 800160e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001618:	2300      	movs	r3, #0
 800161a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800161e:	2309      	movs	r3, #9
 8001620:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001624:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001628:	4619      	mov	r1, r3
 800162a:	4830      	ldr	r0, [pc, #192]	; (80016ec <HAL_FDCAN_MspInit+0x188>)
 800162c:	f004 f8d4 	bl	80057d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 8001630:	e052      	b.n	80016d8 <HAL_FDCAN_MspInit+0x174>
  else if(hfdcan->Instance==FDCAN2)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a2e      	ldr	r2, [pc, #184]	; (80016f0 <HAL_FDCAN_MspInit+0x18c>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d14d      	bne.n	80016d8 <HAL_FDCAN_MspInit+0x174>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800163c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001640:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001642:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001646:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800164a:	f107 0318 	add.w	r3, r7, #24
 800164e:	4618      	mov	r0, r3
 8001650:	f006 fe5e 	bl	8008310 <HAL_RCCEx_PeriphCLKConfig>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <HAL_FDCAN_MspInit+0xfa>
      Error_Handler();
 800165a:	f7ff fcb3 	bl	8000fc4 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800165e:	4b21      	ldr	r3, [pc, #132]	; (80016e4 <HAL_FDCAN_MspInit+0x180>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	3301      	adds	r3, #1
 8001664:	4a1f      	ldr	r2, [pc, #124]	; (80016e4 <HAL_FDCAN_MspInit+0x180>)
 8001666:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001668:	4b1e      	ldr	r3, [pc, #120]	; (80016e4 <HAL_FDCAN_MspInit+0x180>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d10e      	bne.n	800168e <HAL_FDCAN_MspInit+0x12a>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001670:	4b1d      	ldr	r3, [pc, #116]	; (80016e8 <HAL_FDCAN_MspInit+0x184>)
 8001672:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001676:	4a1c      	ldr	r2, [pc, #112]	; (80016e8 <HAL_FDCAN_MspInit+0x184>)
 8001678:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800167c:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8001680:	4b19      	ldr	r3, [pc, #100]	; (80016e8 <HAL_FDCAN_MspInit+0x184>)
 8001682:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001686:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800168e:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <HAL_FDCAN_MspInit+0x184>)
 8001690:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001694:	4a14      	ldr	r2, [pc, #80]	; (80016e8 <HAL_FDCAN_MspInit+0x184>)
 8001696:	f043 0302 	orr.w	r3, r3, #2
 800169a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800169e:	4b12      	ldr	r3, [pc, #72]	; (80016e8 <HAL_FDCAN_MspInit+0x184>)
 80016a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	60bb      	str	r3, [r7, #8]
 80016aa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80016ac:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80016b0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b4:	2302      	movs	r3, #2
 80016b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c0:	2300      	movs	r3, #0
 80016c2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80016c6:	2309      	movs	r3, #9
 80016c8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016cc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80016d0:	4619      	mov	r1, r3
 80016d2:	4806      	ldr	r0, [pc, #24]	; (80016ec <HAL_FDCAN_MspInit+0x188>)
 80016d4:	f004 f880 	bl	80057d8 <HAL_GPIO_Init>
}
 80016d8:	bf00      	nop
 80016da:	37e8      	adds	r7, #232	; 0xe8
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	4000a000 	.word	0x4000a000
 80016e4:	2400018c 	.word	0x2400018c
 80016e8:	58024400 	.word	0x58024400
 80016ec:	58020400 	.word	0x58020400
 80016f0:	4000a400 	.word	0x4000a400

080016f4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b0ba      	sub	sp, #232	; 0xe8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800170c:	f107 0318 	add.w	r3, r7, #24
 8001710:	22bc      	movs	r2, #188	; 0xbc
 8001712:	2100      	movs	r1, #0
 8001714:	4618      	mov	r0, r3
 8001716:	f00e ffad 	bl	8010674 <memset>
  if(hi2c->Instance==I2C1)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a49      	ldr	r2, [pc, #292]	; (8001844 <HAL_I2C_MspInit+0x150>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d142      	bne.n	80017aa <HAL_I2C_MspInit+0xb6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001724:	2308      	movs	r3, #8
 8001726:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001728:	2300      	movs	r3, #0
 800172a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800172e:	f107 0318 	add.w	r3, r7, #24
 8001732:	4618      	mov	r0, r3
 8001734:	f006 fdec 	bl	8008310 <HAL_RCCEx_PeriphCLKConfig>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800173e:	f7ff fc41 	bl	8000fc4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001742:	4b41      	ldr	r3, [pc, #260]	; (8001848 <HAL_I2C_MspInit+0x154>)
 8001744:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001748:	4a3f      	ldr	r2, [pc, #252]	; (8001848 <HAL_I2C_MspInit+0x154>)
 800174a:	f043 0302 	orr.w	r3, r3, #2
 800174e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001752:	4b3d      	ldr	r3, [pc, #244]	; (8001848 <HAL_I2C_MspInit+0x154>)
 8001754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001758:	f003 0302 	and.w	r3, r3, #2
 800175c:	617b      	str	r3, [r7, #20]
 800175e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001760:	23c0      	movs	r3, #192	; 0xc0
 8001762:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001766:	2312      	movs	r3, #18
 8001768:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800176c:	2301      	movs	r3, #1
 800176e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001772:	2300      	movs	r3, #0
 8001774:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001778:	2304      	movs	r3, #4
 800177a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001782:	4619      	mov	r1, r3
 8001784:	4831      	ldr	r0, [pc, #196]	; (800184c <HAL_I2C_MspInit+0x158>)
 8001786:	f004 f827 	bl	80057d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800178a:	4b2f      	ldr	r3, [pc, #188]	; (8001848 <HAL_I2C_MspInit+0x154>)
 800178c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001790:	4a2d      	ldr	r2, [pc, #180]	; (8001848 <HAL_I2C_MspInit+0x154>)
 8001792:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001796:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800179a:	4b2b      	ldr	r3, [pc, #172]	; (8001848 <HAL_I2C_MspInit+0x154>)
 800179c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80017a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017a4:	613b      	str	r3, [r7, #16]
 80017a6:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 80017a8:	e047      	b.n	800183a <HAL_I2C_MspInit+0x146>
  else if(hi2c->Instance==I2C4)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a28      	ldr	r2, [pc, #160]	; (8001850 <HAL_I2C_MspInit+0x15c>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d142      	bne.n	800183a <HAL_I2C_MspInit+0x146>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 80017b4:	2310      	movs	r3, #16
 80017b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 80017b8:	2300      	movs	r3, #0
 80017ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017be:	f107 0318 	add.w	r3, r7, #24
 80017c2:	4618      	mov	r0, r3
 80017c4:	f006 fda4 	bl	8008310 <HAL_RCCEx_PeriphCLKConfig>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <HAL_I2C_MspInit+0xde>
      Error_Handler();
 80017ce:	f7ff fbf9 	bl	8000fc4 <Error_Handler>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017d2:	4b1d      	ldr	r3, [pc, #116]	; (8001848 <HAL_I2C_MspInit+0x154>)
 80017d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017d8:	4a1b      	ldr	r2, [pc, #108]	; (8001848 <HAL_I2C_MspInit+0x154>)
 80017da:	f043 0308 	orr.w	r3, r3, #8
 80017de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017e2:	4b19      	ldr	r3, [pc, #100]	; (8001848 <HAL_I2C_MspInit+0x154>)
 80017e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017e8:	f003 0308 	and.w	r3, r3, #8
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80017f0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80017f4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017f8:	2312      	movs	r3, #18
 80017fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017fe:	2301      	movs	r3, #1
 8001800:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001804:	2300      	movs	r3, #0
 8001806:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 800180a:	2304      	movs	r3, #4
 800180c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001810:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001814:	4619      	mov	r1, r3
 8001816:	480f      	ldr	r0, [pc, #60]	; (8001854 <HAL_I2C_MspInit+0x160>)
 8001818:	f003 ffde 	bl	80057d8 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 800181c:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <HAL_I2C_MspInit+0x154>)
 800181e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001822:	4a09      	ldr	r2, [pc, #36]	; (8001848 <HAL_I2C_MspInit+0x154>)
 8001824:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001828:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800182c:	4b06      	ldr	r3, [pc, #24]	; (8001848 <HAL_I2C_MspInit+0x154>)
 800182e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001836:	60bb      	str	r3, [r7, #8]
 8001838:	68bb      	ldr	r3, [r7, #8]
}
 800183a:	bf00      	nop
 800183c:	37e8      	adds	r7, #232	; 0xe8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40005400 	.word	0x40005400
 8001848:	58024400 	.word	0x58024400
 800184c:	58020400 	.word	0x58020400
 8001850:	58001c00 	.word	0x58001c00
 8001854:	58020c00 	.word	0x58020c00

08001858 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b0b8      	sub	sp, #224	; 0xe0
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001860:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]
 800186e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001870:	f107 0310 	add.w	r3, r7, #16
 8001874:	22bc      	movs	r2, #188	; 0xbc
 8001876:	2100      	movs	r1, #0
 8001878:	4618      	mov	r0, r3
 800187a:	f00e fefb 	bl	8010674 <memset>
  if(hspi->Instance==SPI2)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a25      	ldr	r2, [pc, #148]	; (8001918 <HAL_SPI_MspInit+0xc0>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d142      	bne.n	800190e <HAL_SPI_MspInit+0xb6>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001888:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800188c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800188e:	2300      	movs	r3, #0
 8001890:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001892:	f107 0310 	add.w	r3, r7, #16
 8001896:	4618      	mov	r0, r3
 8001898:	f006 fd3a 	bl	8008310 <HAL_RCCEx_PeriphCLKConfig>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 80018a2:	f7ff fb8f 	bl	8000fc4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80018a6:	4b1d      	ldr	r3, [pc, #116]	; (800191c <HAL_SPI_MspInit+0xc4>)
 80018a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80018ac:	4a1b      	ldr	r2, [pc, #108]	; (800191c <HAL_SPI_MspInit+0xc4>)
 80018ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018b2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80018b6:	4b19      	ldr	r3, [pc, #100]	; (800191c <HAL_SPI_MspInit+0xc4>)
 80018b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80018bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c4:	4b15      	ldr	r3, [pc, #84]	; (800191c <HAL_SPI_MspInit+0xc4>)
 80018c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018ca:	4a14      	ldr	r2, [pc, #80]	; (800191c <HAL_SPI_MspInit+0xc4>)
 80018cc:	f043 0302 	orr.w	r3, r3, #2
 80018d0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80018d4:	4b11      	ldr	r3, [pc, #68]	; (800191c <HAL_SPI_MspInit+0xc4>)
 80018d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	60bb      	str	r3, [r7, #8]
 80018e0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 80018e2:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80018e6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ea:	2302      	movs	r3, #2
 80018ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f6:	2300      	movs	r3, #0
 80018f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018fc:	2305      	movs	r3, #5
 80018fe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001902:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001906:	4619      	mov	r1, r3
 8001908:	4805      	ldr	r0, [pc, #20]	; (8001920 <HAL_SPI_MspInit+0xc8>)
 800190a:	f003 ff65 	bl	80057d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800190e:	bf00      	nop
 8001910:	37e0      	adds	r7, #224	; 0xe0
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40003800 	.word	0x40003800
 800191c:	58024400 	.word	0x58024400
 8001920:	58020400 	.word	0x58020400

08001924 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a0b      	ldr	r2, [pc, #44]	; (8001960 <HAL_TIM_Base_MspInit+0x3c>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d10e      	bne.n	8001954 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001936:	4b0b      	ldr	r3, [pc, #44]	; (8001964 <HAL_TIM_Base_MspInit+0x40>)
 8001938:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800193c:	4a09      	ldr	r2, [pc, #36]	; (8001964 <HAL_TIM_Base_MspInit+0x40>)
 800193e:	f043 0301 	orr.w	r3, r3, #1
 8001942:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001946:	4b07      	ldr	r3, [pc, #28]	; (8001964 <HAL_TIM_Base_MspInit+0x40>)
 8001948:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001954:	bf00      	nop
 8001956:	3714      	adds	r7, #20
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	40010000 	.word	0x40010000
 8001964:	58024400 	.word	0x58024400

08001968 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b088      	sub	sp, #32
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 030c 	add.w	r3, r7, #12
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a13      	ldr	r2, [pc, #76]	; (80019d4 <HAL_TIM_MspPostInit+0x6c>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d11f      	bne.n	80019ca <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800198a:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <HAL_TIM_MspPostInit+0x70>)
 800198c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001990:	4a11      	ldr	r2, [pc, #68]	; (80019d8 <HAL_TIM_MspPostInit+0x70>)
 8001992:	f043 0301 	orr.w	r3, r3, #1
 8001996:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800199a:	4b0f      	ldr	r3, [pc, #60]	; (80019d8 <HAL_TIM_MspPostInit+0x70>)
 800199c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80019a0:	f003 0301 	and.w	r3, r3, #1
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80019a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019ac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ae:	2302      	movs	r3, #2
 80019b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b2:	2300      	movs	r3, #0
 80019b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b6:	2300      	movs	r3, #0
 80019b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80019ba:	2301      	movs	r3, #1
 80019bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019be:	f107 030c 	add.w	r3, r7, #12
 80019c2:	4619      	mov	r1, r3
 80019c4:	4805      	ldr	r0, [pc, #20]	; (80019dc <HAL_TIM_MspPostInit+0x74>)
 80019c6:	f003 ff07 	bl	80057d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80019ca:	bf00      	nop
 80019cc:	3720      	adds	r7, #32
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40010000 	.word	0x40010000
 80019d8:	58024400 	.word	0x58024400
 80019dc:	58020000 	.word	0x58020000

080019e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019e4:	e7fe      	b.n	80019e4 <NMI_Handler+0x4>

080019e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019e6:	b480      	push	{r7}
 80019e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ea:	e7fe      	b.n	80019ea <HardFault_Handler+0x4>

080019ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f0:	e7fe      	b.n	80019f0 <MemManage_Handler+0x4>

080019f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019f2:	b480      	push	{r7}
 80019f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019f6:	e7fe      	b.n	80019f6 <BusFault_Handler+0x4>

080019f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019fc:	e7fe      	b.n	80019fc <UsageFault_Handler+0x4>

080019fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019fe:	b480      	push	{r7}
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a02:	bf00      	nop
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr

08001a1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a1e:	bf00      	nop
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  SET_EVENT(tick);
 8001a2c:	4b04      	ldr	r3, [pc, #16]	; (8001a40 <SysTick_Handler+0x18>)
 8001a2e:	2201      	movs	r2, #1
 8001a30:	705a      	strb	r2, [r3, #1]
 8001a32:	4b03      	ldr	r3, [pc, #12]	; (8001a40 <SysTick_Handler+0x18>)
 8001a34:	2201      	movs	r2, #1
 8001a36:	701a      	strb	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a38:	f000 f9ee 	bl	8001e18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a3c:	bf00      	nop
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	24000770 	.word	0x24000770

08001a44 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001a48:	4803      	ldr	r0, [pc, #12]	; (8001a58 <ADC_IRQHandler+0x14>)
 8001a4a:	f000 fda3 	bl	8002594 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001a4e:	4803      	ldr	r0, [pc, #12]	; (8001a5c <ADC_IRQHandler+0x18>)
 8001a50:	f000 fda0 	bl	8002594 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	24000544 	.word	0x24000544
 8001a5c:	24000494 	.word	0x24000494

08001a60 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a64:	4802      	ldr	r0, [pc, #8]	; (8001a70 <DMA2_Stream0_IRQHandler+0x10>)
 8001a66:	f002 f9e9 	bl	8003e3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	2400060c 	.word	0x2400060c

08001a74 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001a78:	4802      	ldr	r0, [pc, #8]	; (8001a84 <OTG_FS_IRQHandler+0x10>)
 8001a7a:	f004 faf5 	bl	8006068 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	24001d08 	.word	0x24001d08

08001a88 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	60b9      	str	r1, [r7, #8]
 8001a92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a94:	2300      	movs	r3, #0
 8001a96:	617b      	str	r3, [r7, #20]
 8001a98:	e00a      	b.n	8001ab0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001a9a:	f3af 8000 	nop.w
 8001a9e:	4601      	mov	r1, r0
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	1c5a      	adds	r2, r3, #1
 8001aa4:	60ba      	str	r2, [r7, #8]
 8001aa6:	b2ca      	uxtb	r2, r1
 8001aa8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	3301      	adds	r3, #1
 8001aae:	617b      	str	r3, [r7, #20]
 8001ab0:	697a      	ldr	r2, [r7, #20]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	dbf0      	blt.n	8001a9a <_read+0x12>
	}

return len;
 8001ab8:	687b      	ldr	r3, [r7, #4]
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3718      	adds	r7, #24
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}

08001ac2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b086      	sub	sp, #24
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	60f8      	str	r0, [r7, #12]
 8001aca:	60b9      	str	r1, [r7, #8]
 8001acc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ace:	2300      	movs	r3, #0
 8001ad0:	617b      	str	r3, [r7, #20]
 8001ad2:	e009      	b.n	8001ae8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	1c5a      	adds	r2, r3, #1
 8001ad8:	60ba      	str	r2, [r7, #8]
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	4618      	mov	r0, r3
 8001ade:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	617b      	str	r3, [r7, #20]
 8001ae8:	697a      	ldr	r2, [r7, #20]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	dbf1      	blt.n	8001ad4 <_write+0x12>
	}
	return len;
 8001af0:	687b      	ldr	r3, [r7, #4]
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3718      	adds	r7, #24
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}

08001afa <_close>:

int _close(int file)
{
 8001afa:	b480      	push	{r7}
 8001afc:	b083      	sub	sp, #12
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
	return -1;
 8001b02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b12:	b480      	push	{r7}
 8001b14:	b083      	sub	sp, #12
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
 8001b1a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b22:	605a      	str	r2, [r3, #4]
	return 0;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <_isatty>:

int _isatty(int file)
{
 8001b32:	b480      	push	{r7}
 8001b34:	b083      	sub	sp, #12
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
	return 1;
 8001b3a:	2301      	movs	r3, #1
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	607a      	str	r2, [r7, #4]
	return 0;
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3714      	adds	r7, #20
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
	...

08001b64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b6c:	4a14      	ldr	r2, [pc, #80]	; (8001bc0 <_sbrk+0x5c>)
 8001b6e:	4b15      	ldr	r3, [pc, #84]	; (8001bc4 <_sbrk+0x60>)
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b78:	4b13      	ldr	r3, [pc, #76]	; (8001bc8 <_sbrk+0x64>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d102      	bne.n	8001b86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b80:	4b11      	ldr	r3, [pc, #68]	; (8001bc8 <_sbrk+0x64>)
 8001b82:	4a12      	ldr	r2, [pc, #72]	; (8001bcc <_sbrk+0x68>)
 8001b84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b86:	4b10      	ldr	r3, [pc, #64]	; (8001bc8 <_sbrk+0x64>)
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d207      	bcs.n	8001ba4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b94:	f00e fd36 	bl	8010604 <__errno>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	220c      	movs	r2, #12
 8001b9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba2:	e009      	b.n	8001bb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ba4:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <_sbrk+0x64>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001baa:	4b07      	ldr	r3, [pc, #28]	; (8001bc8 <_sbrk+0x64>)
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	4a05      	ldr	r2, [pc, #20]	; (8001bc8 <_sbrk+0x64>)
 8001bb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3718      	adds	r7, #24
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	24080000 	.word	0x24080000
 8001bc4:	00000400 	.word	0x00000400
 8001bc8:	24000190 	.word	0x24000190
 8001bcc:	24002228 	.word	0x24002228

08001bd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001bd4:	4b37      	ldr	r3, [pc, #220]	; (8001cb4 <SystemInit+0xe4>)
 8001bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bda:	4a36      	ldr	r2, [pc, #216]	; (8001cb4 <SystemInit+0xe4>)
 8001bdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001be0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001be4:	4b34      	ldr	r3, [pc, #208]	; (8001cb8 <SystemInit+0xe8>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 030f 	and.w	r3, r3, #15
 8001bec:	2b06      	cmp	r3, #6
 8001bee:	d807      	bhi.n	8001c00 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001bf0:	4b31      	ldr	r3, [pc, #196]	; (8001cb8 <SystemInit+0xe8>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f023 030f 	bic.w	r3, r3, #15
 8001bf8:	4a2f      	ldr	r2, [pc, #188]	; (8001cb8 <SystemInit+0xe8>)
 8001bfa:	f043 0307 	orr.w	r3, r3, #7
 8001bfe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001c00:	4b2e      	ldr	r3, [pc, #184]	; (8001cbc <SystemInit+0xec>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a2d      	ldr	r2, [pc, #180]	; (8001cbc <SystemInit+0xec>)
 8001c06:	f043 0301 	orr.w	r3, r3, #1
 8001c0a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001c0c:	4b2b      	ldr	r3, [pc, #172]	; (8001cbc <SystemInit+0xec>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001c12:	4b2a      	ldr	r3, [pc, #168]	; (8001cbc <SystemInit+0xec>)
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	4929      	ldr	r1, [pc, #164]	; (8001cbc <SystemInit+0xec>)
 8001c18:	4b29      	ldr	r3, [pc, #164]	; (8001cc0 <SystemInit+0xf0>)
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001c1e:	4b26      	ldr	r3, [pc, #152]	; (8001cb8 <SystemInit+0xe8>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0308 	and.w	r3, r3, #8
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d007      	beq.n	8001c3a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001c2a:	4b23      	ldr	r3, [pc, #140]	; (8001cb8 <SystemInit+0xe8>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f023 030f 	bic.w	r3, r3, #15
 8001c32:	4a21      	ldr	r2, [pc, #132]	; (8001cb8 <SystemInit+0xe8>)
 8001c34:	f043 0307 	orr.w	r3, r3, #7
 8001c38:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001c3a:	4b20      	ldr	r3, [pc, #128]	; (8001cbc <SystemInit+0xec>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001c40:	4b1e      	ldr	r3, [pc, #120]	; (8001cbc <SystemInit+0xec>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001c46:	4b1d      	ldr	r3, [pc, #116]	; (8001cbc <SystemInit+0xec>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001c4c:	4b1b      	ldr	r3, [pc, #108]	; (8001cbc <SystemInit+0xec>)
 8001c4e:	4a1d      	ldr	r2, [pc, #116]	; (8001cc4 <SystemInit+0xf4>)
 8001c50:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001c52:	4b1a      	ldr	r3, [pc, #104]	; (8001cbc <SystemInit+0xec>)
 8001c54:	4a1c      	ldr	r2, [pc, #112]	; (8001cc8 <SystemInit+0xf8>)
 8001c56:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001c58:	4b18      	ldr	r3, [pc, #96]	; (8001cbc <SystemInit+0xec>)
 8001c5a:	4a1c      	ldr	r2, [pc, #112]	; (8001ccc <SystemInit+0xfc>)
 8001c5c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001c5e:	4b17      	ldr	r3, [pc, #92]	; (8001cbc <SystemInit+0xec>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001c64:	4b15      	ldr	r3, [pc, #84]	; (8001cbc <SystemInit+0xec>)
 8001c66:	4a19      	ldr	r2, [pc, #100]	; (8001ccc <SystemInit+0xfc>)
 8001c68:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001c6a:	4b14      	ldr	r3, [pc, #80]	; (8001cbc <SystemInit+0xec>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001c70:	4b12      	ldr	r3, [pc, #72]	; (8001cbc <SystemInit+0xec>)
 8001c72:	4a16      	ldr	r2, [pc, #88]	; (8001ccc <SystemInit+0xfc>)
 8001c74:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001c76:	4b11      	ldr	r3, [pc, #68]	; (8001cbc <SystemInit+0xec>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001c7c:	4b0f      	ldr	r3, [pc, #60]	; (8001cbc <SystemInit+0xec>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a0e      	ldr	r2, [pc, #56]	; (8001cbc <SystemInit+0xec>)
 8001c82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c86:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001c88:	4b0c      	ldr	r3, [pc, #48]	; (8001cbc <SystemInit+0xec>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001c8e:	4b10      	ldr	r3, [pc, #64]	; (8001cd0 <SystemInit+0x100>)
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	4b10      	ldr	r3, [pc, #64]	; (8001cd4 <SystemInit+0x104>)
 8001c94:	4013      	ands	r3, r2
 8001c96:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001c9a:	d202      	bcs.n	8001ca2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001c9c:	4b0e      	ldr	r3, [pc, #56]	; (8001cd8 <SystemInit+0x108>)
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	; (8001cdc <SystemInit+0x10c>)
 8001ca4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001ca8:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001caa:	bf00      	nop
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr
 8001cb4:	e000ed00 	.word	0xe000ed00
 8001cb8:	52002000 	.word	0x52002000
 8001cbc:	58024400 	.word	0x58024400
 8001cc0:	eaf6ed7f 	.word	0xeaf6ed7f
 8001cc4:	02020200 	.word	0x02020200
 8001cc8:	01ff0000 	.word	0x01ff0000
 8001ccc:	01010280 	.word	0x01010280
 8001cd0:	5c001000 	.word	0x5c001000
 8001cd4:	ffff0000 	.word	0xffff0000
 8001cd8:	51008108 	.word	0x51008108
 8001cdc:	52004000 	.word	0x52004000

08001ce0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001ce0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d18 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ce4:	f7ff ff74 	bl	8001bd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ce8:	480c      	ldr	r0, [pc, #48]	; (8001d1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cea:	490d      	ldr	r1, [pc, #52]	; (8001d20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cec:	4a0d      	ldr	r2, [pc, #52]	; (8001d24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cf0:	e002      	b.n	8001cf8 <LoopCopyDataInit>

08001cf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cf6:	3304      	adds	r3, #4

08001cf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cfc:	d3f9      	bcc.n	8001cf2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cfe:	4a0a      	ldr	r2, [pc, #40]	; (8001d28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d00:	4c0a      	ldr	r4, [pc, #40]	; (8001d2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d04:	e001      	b.n	8001d0a <LoopFillZerobss>

08001d06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d08:	3204      	adds	r2, #4

08001d0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d0c:	d3fb      	bcc.n	8001d06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d0e:	f00e fc7f 	bl	8010610 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d12:	f7fe fb35 	bl	8000380 <main>
  bx  lr
 8001d16:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d18:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001d1c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001d20:	2400016c 	.word	0x2400016c
  ldr r2, =_sidata
 8001d24:	0801176c 	.word	0x0801176c
  ldr r2, =_sbss
 8001d28:	2400016c 	.word	0x2400016c
  ldr r4, =_ebss
 8001d2c:	24002224 	.word	0x24002224

08001d30 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d30:	e7fe      	b.n	8001d30 <ADC3_IRQHandler>
	...

08001d34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d3a:	2003      	movs	r0, #3
 8001d3c:	f001 fce2 	bl	8003704 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001d40:	f006 f93c 	bl	8007fbc <HAL_RCC_GetSysClockFreq>
 8001d44:	4602      	mov	r2, r0
 8001d46:	4b15      	ldr	r3, [pc, #84]	; (8001d9c <HAL_Init+0x68>)
 8001d48:	699b      	ldr	r3, [r3, #24]
 8001d4a:	0a1b      	lsrs	r3, r3, #8
 8001d4c:	f003 030f 	and.w	r3, r3, #15
 8001d50:	4913      	ldr	r1, [pc, #76]	; (8001da0 <HAL_Init+0x6c>)
 8001d52:	5ccb      	ldrb	r3, [r1, r3]
 8001d54:	f003 031f 	and.w	r3, r3, #31
 8001d58:	fa22 f303 	lsr.w	r3, r2, r3
 8001d5c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001d5e:	4b0f      	ldr	r3, [pc, #60]	; (8001d9c <HAL_Init+0x68>)
 8001d60:	699b      	ldr	r3, [r3, #24]
 8001d62:	f003 030f 	and.w	r3, r3, #15
 8001d66:	4a0e      	ldr	r2, [pc, #56]	; (8001da0 <HAL_Init+0x6c>)
 8001d68:	5cd3      	ldrb	r3, [r2, r3]
 8001d6a:	f003 031f 	and.w	r3, r3, #31
 8001d6e:	687a      	ldr	r2, [r7, #4]
 8001d70:	fa22 f303 	lsr.w	r3, r2, r3
 8001d74:	4a0b      	ldr	r2, [pc, #44]	; (8001da4 <HAL_Init+0x70>)
 8001d76:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001d78:	4a0b      	ldr	r2, [pc, #44]	; (8001da8 <HAL_Init+0x74>)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d7e:	2000      	movs	r0, #0
 8001d80:	f000 f814 	bl	8001dac <HAL_InitTick>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e002      	b.n	8001d94 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001d8e:	f7ff fadd 	bl	800134c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d92:	2300      	movs	r3, #0
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3708      	adds	r7, #8
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	58024400 	.word	0x58024400
 8001da0:	080116b4 	.word	0x080116b4
 8001da4:	2400000c 	.word	0x2400000c
 8001da8:	24000008 	.word	0x24000008

08001dac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001db4:	4b15      	ldr	r3, [pc, #84]	; (8001e0c <HAL_InitTick+0x60>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d101      	bne.n	8001dc0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e021      	b.n	8001e04 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001dc0:	4b13      	ldr	r3, [pc, #76]	; (8001e10 <HAL_InitTick+0x64>)
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	4b11      	ldr	r3, [pc, #68]	; (8001e0c <HAL_InitTick+0x60>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	4619      	mov	r1, r3
 8001dca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dce:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f001 fcc7 	bl	800376a <HAL_SYSTICK_Config>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e00e      	b.n	8001e04 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2b0f      	cmp	r3, #15
 8001dea:	d80a      	bhi.n	8001e02 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dec:	2200      	movs	r2, #0
 8001dee:	6879      	ldr	r1, [r7, #4]
 8001df0:	f04f 30ff 	mov.w	r0, #4294967295
 8001df4:	f001 fc91 	bl	800371a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001df8:	4a06      	ldr	r2, [pc, #24]	; (8001e14 <HAL_InitTick+0x68>)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	e000      	b.n	8001e04 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3708      	adds	r7, #8
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	24000014 	.word	0x24000014
 8001e10:	24000008 	.word	0x24000008
 8001e14:	24000010 	.word	0x24000010

08001e18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e1c:	4b06      	ldr	r3, [pc, #24]	; (8001e38 <HAL_IncTick+0x20>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	461a      	mov	r2, r3
 8001e22:	4b06      	ldr	r3, [pc, #24]	; (8001e3c <HAL_IncTick+0x24>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4413      	add	r3, r2
 8001e28:	4a04      	ldr	r2, [pc, #16]	; (8001e3c <HAL_IncTick+0x24>)
 8001e2a:	6013      	str	r3, [r2, #0]
}
 8001e2c:	bf00      	nop
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	24000014 	.word	0x24000014
 8001e3c:	24000828 	.word	0x24000828

08001e40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  return uwTick;
 8001e44:	4b03      	ldr	r3, [pc, #12]	; (8001e54 <HAL_GetTick+0x14>)
 8001e46:	681b      	ldr	r3, [r3, #0]
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	24000828 	.word	0x24000828

08001e58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e60:	f7ff ffee 	bl	8001e40 <HAL_GetTick>
 8001e64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e70:	d005      	beq.n	8001e7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e72:	4b0a      	ldr	r3, [pc, #40]	; (8001e9c <HAL_Delay+0x44>)
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	461a      	mov	r2, r3
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	4413      	add	r3, r2
 8001e7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e7e:	bf00      	nop
 8001e80:	f7ff ffde 	bl	8001e40 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	68fa      	ldr	r2, [r7, #12]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d8f7      	bhi.n	8001e80 <HAL_Delay+0x28>
  {
  }
}
 8001e90:	bf00      	nop
 8001e92:	bf00      	nop
 8001e94:	3710      	adds	r7, #16
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	24000014 	.word	0x24000014

08001ea0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001ea4:	4b03      	ldr	r3, [pc, #12]	; (8001eb4 <HAL_GetREVID+0x14>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	0c1b      	lsrs	r3, r3, #16
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr
 8001eb4:	5c001000 	.word	0x5c001000

08001eb8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	609a      	str	r2, [r3, #8]
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	b083      	sub	sp, #12
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
 8001ee6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	431a      	orrs	r2, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b087      	sub	sp, #28
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	60f8      	str	r0, [r7, #12]
 8001f28:	60b9      	str	r1, [r7, #8]
 8001f2a:	607a      	str	r2, [r7, #4]
 8001f2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	3360      	adds	r3, #96	; 0x60
 8001f32:	461a      	mov	r2, r3
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	4413      	add	r3, r2
 8001f3a:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	430b      	orrs	r3, r1
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001f54:	bf00      	nop
 8001f56:	371c      	adds	r7, #28
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b085      	sub	sp, #20
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	691b      	ldr	r3, [r3, #16]
 8001f70:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	f003 031f 	and.w	r3, r3, #31
 8001f7a:	6879      	ldr	r1, [r7, #4]
 8001f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f80:	431a      	orrs	r2, r3
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	611a      	str	r2, [r3, #16]
}
 8001f86:	bf00      	nop
 8001f88:	3714      	adds	r7, #20
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr

08001f92 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001f92:	b480      	push	{r7}
 8001f94:	b087      	sub	sp, #28
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	60f8      	str	r0, [r7, #12]
 8001f9a:	60b9      	str	r1, [r7, #8]
 8001f9c:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	3360      	adds	r3, #96	; 0x60
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	4413      	add	r3, r2
 8001faa:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	431a      	orrs	r2, r3
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	601a      	str	r2, [r3, #0]
  }
}
 8001fbc:	bf00      	nop
 8001fbe:	371c      	adds	r7, #28
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d101      	bne.n	8001fe0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e000      	b.n	8001fe2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	370c      	adds	r7, #12
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr

08001fee <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	b087      	sub	sp, #28
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	60f8      	str	r0, [r7, #12]
 8001ff6:	60b9      	str	r1, [r7, #8]
 8001ff8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	3330      	adds	r3, #48	; 0x30
 8001ffe:	461a      	mov	r2, r3
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	0a1b      	lsrs	r3, r3, #8
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	f003 030c 	and.w	r3, r3, #12
 800200a:	4413      	add	r3, r2
 800200c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	f003 031f 	and.w	r3, r3, #31
 8002018:	211f      	movs	r1, #31
 800201a:	fa01 f303 	lsl.w	r3, r1, r3
 800201e:	43db      	mvns	r3, r3
 8002020:	401a      	ands	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	0e9b      	lsrs	r3, r3, #26
 8002026:	f003 011f 	and.w	r1, r3, #31
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	f003 031f 	and.w	r3, r3, #31
 8002030:	fa01 f303 	lsl.w	r3, r1, r3
 8002034:	431a      	orrs	r2, r3
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800203a:	bf00      	nop
 800203c:	371c      	adds	r7, #28
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr

08002046 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002046:	b480      	push	{r7}
 8002048:	b083      	sub	sp, #12
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002052:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002056:	2b00      	cmp	r3, #0
 8002058:	d101      	bne.n	800205e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800205a:	2301      	movs	r3, #1
 800205c:	e000      	b.n	8002060 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800206c:	b480      	push	{r7}
 800206e:	b087      	sub	sp, #28
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	3314      	adds	r3, #20
 800207c:	461a      	mov	r2, r3
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	0e5b      	lsrs	r3, r3, #25
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	f003 0304 	and.w	r3, r3, #4
 8002088:	4413      	add	r3, r2
 800208a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	0d1b      	lsrs	r3, r3, #20
 8002094:	f003 031f 	and.w	r3, r3, #31
 8002098:	2107      	movs	r1, #7
 800209a:	fa01 f303 	lsl.w	r3, r1, r3
 800209e:	43db      	mvns	r3, r3
 80020a0:	401a      	ands	r2, r3
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	0d1b      	lsrs	r3, r3, #20
 80020a6:	f003 031f 	and.w	r3, r3, #31
 80020aa:	6879      	ldr	r1, [r7, #4]
 80020ac:	fa01 f303 	lsl.w	r3, r1, r3
 80020b0:	431a      	orrs	r2, r3
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80020b6:	bf00      	nop
 80020b8:	371c      	adds	r7, #28
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
	...

080020c4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b085      	sub	sp, #20
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80020dc:	43db      	mvns	r3, r3
 80020de:	401a      	ands	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f003 0318 	and.w	r3, r3, #24
 80020e6:	4908      	ldr	r1, [pc, #32]	; (8002108 <LL_ADC_SetChannelSingleDiff+0x44>)
 80020e8:	40d9      	lsrs	r1, r3
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	400b      	ands	r3, r1
 80020ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80020f2:	431a      	orrs	r2, r3
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 80020fa:	bf00      	nop
 80020fc:	3714      	adds	r7, #20
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	000fffff 	.word	0x000fffff

0800210c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	f003 031f 	and.w	r3, r3, #31
}
 800211c:	4618      	mov	r0, r3
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 8002138:	4618      	mov	r0, r3
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	4b04      	ldr	r3, [pc, #16]	; (8002164 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002152:	4013      	ands	r3, r2
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	6093      	str	r3, [r2, #8]
}
 8002158:	bf00      	nop
 800215a:	370c      	adds	r7, #12
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr
 8002164:	5fffffc0 	.word	0x5fffffc0

08002168 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002178:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800217c:	d101      	bne.n	8002182 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800217e:	2301      	movs	r3, #1
 8002180:	e000      	b.n	8002184 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002182:	2300      	movs	r3, #0
}
 8002184:	4618      	mov	r0, r3
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	689a      	ldr	r2, [r3, #8]
 800219c:	4b05      	ldr	r3, [pc, #20]	; (80021b4 <LL_ADC_EnableInternalRegulator+0x24>)
 800219e:	4013      	ands	r3, r2
 80021a0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80021a8:	bf00      	nop
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr
 80021b4:	6fffffc0 	.word	0x6fffffc0

080021b8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80021cc:	d101      	bne.n	80021d2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80021ce:	2301      	movs	r3, #1
 80021d0:	e000      	b.n	80021d4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80021d2:	2300      	movs	r3, #0
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	370c      	adds	r7, #12
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f003 0301 	and.w	r3, r3, #1
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d101      	bne.n	80021f8 <LL_ADC_IsEnabled+0x18>
 80021f4:	2301      	movs	r3, #1
 80021f6:	e000      	b.n	80021fa <LL_ADC_IsEnabled+0x1a>
 80021f8:	2300      	movs	r3, #0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002206:	b480      	push	{r7}
 8002208:	b083      	sub	sp, #12
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f003 0304 	and.w	r3, r3, #4
 8002216:	2b04      	cmp	r3, #4
 8002218:	d101      	bne.n	800221e <LL_ADC_REG_IsConversionOngoing+0x18>
 800221a:	2301      	movs	r3, #1
 800221c:	e000      	b.n	8002220 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800221e:	2300      	movs	r3, #0
}
 8002220:	4618      	mov	r0, r3
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f003 0308 	and.w	r3, r3, #8
 800223c:	2b08      	cmp	r3, #8
 800223e:	d101      	bne.n	8002244 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002240:	2301      	movs	r3, #1
 8002242:	e000      	b.n	8002246 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
	...

08002254 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002254:	b590      	push	{r4, r7, lr}
 8002256:	b089      	sub	sp, #36	; 0x24
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800225c:	2300      	movs	r3, #0
 800225e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002260:	2300      	movs	r3, #0
 8002262:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d101      	bne.n	800226e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e18e      	b.n	800258c <HAL_ADC_Init+0x338>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002278:	2b00      	cmp	r3, #0
 800227a:	d109      	bne.n	8002290 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f7ff f87f 	bl	8001380 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4618      	mov	r0, r3
 8002296:	f7ff ff67 	bl	8002168 <LL_ADC_IsDeepPowerDownEnabled>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d004      	beq.n	80022aa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f7ff ff4d 	bl	8002144 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f7ff ff82 	bl	80021b8 <LL_ADC_IsInternalRegulatorEnabled>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d114      	bne.n	80022e4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4618      	mov	r0, r3
 80022c0:	f7ff ff66 	bl	8002190 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80022c4:	4b9a      	ldr	r3, [pc, #616]	; (8002530 <HAL_ADC_Init+0x2dc>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	099b      	lsrs	r3, r3, #6
 80022ca:	4a9a      	ldr	r2, [pc, #616]	; (8002534 <HAL_ADC_Init+0x2e0>)
 80022cc:	fba2 2303 	umull	r2, r3, r2, r3
 80022d0:	099b      	lsrs	r3, r3, #6
 80022d2:	3301      	adds	r3, #1
 80022d4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80022d6:	e002      	b.n	80022de <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	3b01      	subs	r3, #1
 80022dc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d1f9      	bne.n	80022d8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff ff65 	bl	80021b8 <LL_ADC_IsInternalRegulatorEnabled>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d10d      	bne.n	8002310 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022f8:	f043 0210 	orr.w	r2, r3, #16
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002304:	f043 0201 	orr.w	r2, r3, #1
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4618      	mov	r0, r3
 8002316:	f7ff ff76 	bl	8002206 <LL_ADC_REG_IsConversionOngoing>
 800231a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002320:	f003 0310 	and.w	r3, r3, #16
 8002324:	2b00      	cmp	r3, #0
 8002326:	f040 8128 	bne.w	800257a <HAL_ADC_Init+0x326>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	2b00      	cmp	r3, #0
 800232e:	f040 8124 	bne.w	800257a <HAL_ADC_Init+0x326>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002336:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800233a:	f043 0202 	orr.w	r2, r3, #2
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff ff4a 	bl	80021e0 <LL_ADC_IsEnabled>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d136      	bne.n	80023c0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a78      	ldr	r2, [pc, #480]	; (8002538 <HAL_ADC_Init+0x2e4>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d004      	beq.n	8002366 <HAL_ADC_Init+0x112>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a76      	ldr	r2, [pc, #472]	; (800253c <HAL_ADC_Init+0x2e8>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d10e      	bne.n	8002384 <HAL_ADC_Init+0x130>
 8002366:	4874      	ldr	r0, [pc, #464]	; (8002538 <HAL_ADC_Init+0x2e4>)
 8002368:	f7ff ff3a 	bl	80021e0 <LL_ADC_IsEnabled>
 800236c:	4604      	mov	r4, r0
 800236e:	4873      	ldr	r0, [pc, #460]	; (800253c <HAL_ADC_Init+0x2e8>)
 8002370:	f7ff ff36 	bl	80021e0 <LL_ADC_IsEnabled>
 8002374:	4603      	mov	r3, r0
 8002376:	4323      	orrs	r3, r4
 8002378:	2b00      	cmp	r3, #0
 800237a:	bf0c      	ite	eq
 800237c:	2301      	moveq	r3, #1
 800237e:	2300      	movne	r3, #0
 8002380:	b2db      	uxtb	r3, r3
 8002382:	e008      	b.n	8002396 <HAL_ADC_Init+0x142>
 8002384:	486e      	ldr	r0, [pc, #440]	; (8002540 <HAL_ADC_Init+0x2ec>)
 8002386:	f7ff ff2b 	bl	80021e0 <LL_ADC_IsEnabled>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	bf0c      	ite	eq
 8002390:	2301      	moveq	r3, #1
 8002392:	2300      	movne	r3, #0
 8002394:	b2db      	uxtb	r3, r3
 8002396:	2b00      	cmp	r3, #0
 8002398:	d012      	beq.n	80023c0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a66      	ldr	r2, [pc, #408]	; (8002538 <HAL_ADC_Init+0x2e4>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d004      	beq.n	80023ae <HAL_ADC_Init+0x15a>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a64      	ldr	r2, [pc, #400]	; (800253c <HAL_ADC_Init+0x2e8>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d101      	bne.n	80023b2 <HAL_ADC_Init+0x15e>
 80023ae:	4a65      	ldr	r2, [pc, #404]	; (8002544 <HAL_ADC_Init+0x2f0>)
 80023b0:	e000      	b.n	80023b4 <HAL_ADC_Init+0x160>
 80023b2:	4a65      	ldr	r2, [pc, #404]	; (8002548 <HAL_ADC_Init+0x2f4>)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	4619      	mov	r1, r3
 80023ba:	4610      	mov	r0, r2
 80023bc:	f7ff fd7c 	bl	8001eb8 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80023c0:	f7ff fd6e 	bl	8001ea0 <HAL_GetREVID>
 80023c4:	4603      	mov	r3, r0
 80023c6:	f241 0203 	movw	r2, #4099	; 0x1003
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d914      	bls.n	80023f8 <HAL_ADC_Init+0x1a4>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	2b10      	cmp	r3, #16
 80023d4:	d110      	bne.n	80023f8 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	7d5b      	ldrb	r3, [r3, #21]
 80023da:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80023e0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80023e6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	7f1b      	ldrb	r3, [r3, #28]
 80023ec:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80023ee:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80023f0:	f043 030c 	orr.w	r3, r3, #12
 80023f4:	61bb      	str	r3, [r7, #24]
 80023f6:	e00d      	b.n	8002414 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	7d5b      	ldrb	r3, [r3, #21]
 80023fc:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002402:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002408:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	7f1b      	ldrb	r3, [r3, #28]
 800240e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002410:	4313      	orrs	r3, r2
 8002412:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	7f1b      	ldrb	r3, [r3, #28]
 8002418:	2b01      	cmp	r3, #1
 800241a:	d106      	bne.n	800242a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6a1b      	ldr	r3, [r3, #32]
 8002420:	3b01      	subs	r3, #1
 8002422:	045b      	lsls	r3, r3, #17
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	4313      	orrs	r3, r2
 8002428:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242e:	2b00      	cmp	r3, #0
 8002430:	d009      	beq.n	8002446 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002436:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	4313      	orrs	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	68da      	ldr	r2, [r3, #12]
 800244c:	4b3f      	ldr	r3, [pc, #252]	; (800254c <HAL_ADC_Init+0x2f8>)
 800244e:	4013      	ands	r3, r2
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	6812      	ldr	r2, [r2, #0]
 8002454:	69b9      	ldr	r1, [r7, #24]
 8002456:	430b      	orrs	r3, r1
 8002458:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4618      	mov	r0, r3
 8002460:	f7ff fed1 	bl	8002206 <LL_ADC_REG_IsConversionOngoing>
 8002464:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4618      	mov	r0, r3
 800246c:	f7ff fede 	bl	800222c <LL_ADC_INJ_IsConversionOngoing>
 8002470:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d14a      	bne.n	800250e <HAL_ADC_Init+0x2ba>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d147      	bne.n	800250e <HAL_ADC_Init+0x2ba>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	7d1b      	ldrb	r3, [r3, #20]
 8002482:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8002488:	4313      	orrs	r3, r2
 800248a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	68da      	ldr	r2, [r3, #12]
 8002492:	4b2f      	ldr	r3, [pc, #188]	; (8002550 <HAL_ADC_Init+0x2fc>)
 8002494:	4013      	ands	r3, r2
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	6812      	ldr	r2, [r2, #0]
 800249a:	69b9      	ldr	r1, [r7, #24]
 800249c:	430b      	orrs	r3, r1
 800249e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d11b      	bne.n	80024e2 <HAL_ADC_Init+0x28e>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ae:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	691a      	ldr	r2, [r3, #16]
 80024b6:	4b27      	ldr	r3, [pc, #156]	; (8002554 <HAL_ADC_Init+0x300>)
 80024b8:	4013      	ands	r3, r2
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80024be:	3a01      	subs	r2, #1
 80024c0:	0411      	lsls	r1, r2, #16
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80024c6:	4311      	orrs	r1, r2
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80024cc:	4311      	orrs	r1, r2
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80024d2:	430a      	orrs	r2, r1
 80024d4:	431a      	orrs	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f042 0201 	orr.w	r2, r2, #1
 80024de:	611a      	str	r2, [r3, #16]
 80024e0:	e007      	b.n	80024f2 <HAL_ADC_Init+0x29e>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	691a      	ldr	r2, [r3, #16]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f022 0201 	bic.w	r2, r2, #1
 80024f0:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	430a      	orrs	r2, r1
 8002506:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f000 fdeb 	bl	80030e4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	2b01      	cmp	r3, #1
 8002514:	d120      	bne.n	8002558 <HAL_ADC_Init+0x304>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251c:	f023 010f 	bic.w	r1, r3, #15
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	1e5a      	subs	r2, r3, #1
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	430a      	orrs	r2, r1
 800252c:	631a      	str	r2, [r3, #48]	; 0x30
 800252e:	e01b      	b.n	8002568 <HAL_ADC_Init+0x314>
 8002530:	24000008 	.word	0x24000008
 8002534:	053e2d63 	.word	0x053e2d63
 8002538:	40022000 	.word	0x40022000
 800253c:	40022100 	.word	0x40022100
 8002540:	58026000 	.word	0x58026000
 8002544:	40022300 	.word	0x40022300
 8002548:	58026300 	.word	0x58026300
 800254c:	fff0c003 	.word	0xfff0c003
 8002550:	ffffbffc 	.word	0xffffbffc
 8002554:	fc00f81e 	.word	0xfc00f81e
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f022 020f 	bic.w	r2, r2, #15
 8002566:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800256c:	f023 0303 	bic.w	r3, r3, #3
 8002570:	f043 0201 	orr.w	r2, r3, #1
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	655a      	str	r2, [r3, #84]	; 0x54
 8002578:	e007      	b.n	800258a <HAL_ADC_Init+0x336>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800257e:	f043 0210 	orr.w	r2, r3, #16
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800258a:	7ffb      	ldrb	r3, [r7, #31]
}
 800258c:	4618      	mov	r0, r3
 800258e:	3724      	adds	r7, #36	; 0x24
 8002590:	46bd      	mov	sp, r7
 8002592:	bd90      	pop	{r4, r7, pc}

08002594 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b08a      	sub	sp, #40	; 0x28
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800259c:	2300      	movs	r3, #0
 800259e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a87      	ldr	r2, [pc, #540]	; (80027d4 <HAL_ADC_IRQHandler+0x240>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d004      	beq.n	80025c4 <HAL_ADC_IRQHandler+0x30>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a86      	ldr	r2, [pc, #536]	; (80027d8 <HAL_ADC_IRQHandler+0x244>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d101      	bne.n	80025c8 <HAL_ADC_IRQHandler+0x34>
 80025c4:	4b85      	ldr	r3, [pc, #532]	; (80027dc <HAL_ADC_IRQHandler+0x248>)
 80025c6:	e000      	b.n	80025ca <HAL_ADC_IRQHandler+0x36>
 80025c8:	4b85      	ldr	r3, [pc, #532]	; (80027e0 <HAL_ADC_IRQHandler+0x24c>)
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff fd9e 	bl	800210c <LL_ADC_GetMultimode>
 80025d0:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	f003 0302 	and.w	r3, r3, #2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d017      	beq.n	800260c <HAL_ADC_IRQHandler+0x78>
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	f003 0302 	and.w	r3, r3, #2
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d012      	beq.n	800260c <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025ea:	f003 0310 	and.w	r3, r3, #16
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d105      	bne.n	80025fe <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025f6:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f000 fec8 	bl	8003394 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2202      	movs	r2, #2
 800260a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	f003 0304 	and.w	r3, r3, #4
 8002612:	2b00      	cmp	r3, #0
 8002614:	d004      	beq.n	8002620 <HAL_ADC_IRQHandler+0x8c>
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	f003 0304 	and.w	r3, r3, #4
 800261c:	2b00      	cmp	r3, #0
 800261e:	d10a      	bne.n	8002636 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002626:	2b00      	cmp	r3, #0
 8002628:	f000 8083 	beq.w	8002732 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	f003 0308 	and.w	r3, r3, #8
 8002632:	2b00      	cmp	r3, #0
 8002634:	d07d      	beq.n	8002732 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800263a:	f003 0310 	and.w	r3, r3, #16
 800263e:	2b00      	cmp	r3, #0
 8002640:	d105      	bne.n	800264e <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002646:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f7ff fcb8 	bl	8001fc8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d062      	beq.n	8002724 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a5d      	ldr	r2, [pc, #372]	; (80027d8 <HAL_ADC_IRQHandler+0x244>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d002      	beq.n	800266e <HAL_ADC_IRQHandler+0xda>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	e000      	b.n	8002670 <HAL_ADC_IRQHandler+0xdc>
 800266e:	4b59      	ldr	r3, [pc, #356]	; (80027d4 <HAL_ADC_IRQHandler+0x240>)
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	6812      	ldr	r2, [r2, #0]
 8002674:	4293      	cmp	r3, r2
 8002676:	d008      	beq.n	800268a <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d005      	beq.n	800268a <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	2b05      	cmp	r3, #5
 8002682:	d002      	beq.n	800268a <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	2b09      	cmp	r3, #9
 8002688:	d104      	bne.n	8002694 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	623b      	str	r3, [r7, #32]
 8002692:	e00c      	b.n	80026ae <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a4f      	ldr	r2, [pc, #316]	; (80027d8 <HAL_ADC_IRQHandler+0x244>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d002      	beq.n	80026a4 <HAL_ADC_IRQHandler+0x110>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	e000      	b.n	80026a6 <HAL_ADC_IRQHandler+0x112>
 80026a4:	4b4b      	ldr	r3, [pc, #300]	; (80027d4 <HAL_ADC_IRQHandler+0x240>)
 80026a6:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80026ae:	6a3b      	ldr	r3, [r7, #32]
 80026b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d135      	bne.n	8002724 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0308 	and.w	r3, r3, #8
 80026c2:	2b08      	cmp	r3, #8
 80026c4:	d12e      	bne.n	8002724 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff fd9b 	bl	8002206 <LL_ADC_REG_IsConversionOngoing>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d11a      	bne.n	800270c <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	685a      	ldr	r2, [r3, #4]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f022 020c 	bic.w	r2, r2, #12
 80026e4:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d112      	bne.n	8002724 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002702:	f043 0201 	orr.w	r2, r3, #1
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	655a      	str	r2, [r3, #84]	; 0x54
 800270a:	e00b      	b.n	8002724 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002710:	f043 0210 	orr.w	r2, r3, #16
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800271c:	f043 0201 	orr.w	r2, r3, #1
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f000 f96f 	bl	8002a08 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	220c      	movs	r2, #12
 8002730:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	f003 0320 	and.w	r3, r3, #32
 8002738:	2b00      	cmp	r3, #0
 800273a:	d004      	beq.n	8002746 <HAL_ADC_IRQHandler+0x1b2>
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	f003 0320 	and.w	r3, r3, #32
 8002742:	2b00      	cmp	r3, #0
 8002744:	d10b      	bne.n	800275e <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800274c:	2b00      	cmp	r3, #0
 800274e:	f000 80a0 	beq.w	8002892 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002758:	2b00      	cmp	r3, #0
 800275a:	f000 809a 	beq.w	8002892 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002762:	f003 0310 	and.w	r3, r3, #16
 8002766:	2b00      	cmp	r3, #0
 8002768:	d105      	bne.n	8002776 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800276e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4618      	mov	r0, r3
 800277c:	f7ff fc63 	bl	8002046 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002780:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4618      	mov	r0, r3
 8002788:	f7ff fc1e 	bl	8001fc8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800278c:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a11      	ldr	r2, [pc, #68]	; (80027d8 <HAL_ADC_IRQHandler+0x244>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d002      	beq.n	800279e <HAL_ADC_IRQHandler+0x20a>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	e000      	b.n	80027a0 <HAL_ADC_IRQHandler+0x20c>
 800279e:	4b0d      	ldr	r3, [pc, #52]	; (80027d4 <HAL_ADC_IRQHandler+0x240>)
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	6812      	ldr	r2, [r2, #0]
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d008      	beq.n	80027ba <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d005      	beq.n	80027ba <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	2b06      	cmp	r3, #6
 80027b2:	d002      	beq.n	80027ba <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	2b07      	cmp	r3, #7
 80027b8:	d104      	bne.n	80027c4 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	623b      	str	r3, [r7, #32]
 80027c2:	e014      	b.n	80027ee <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a03      	ldr	r2, [pc, #12]	; (80027d8 <HAL_ADC_IRQHandler+0x244>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d00a      	beq.n	80027e4 <HAL_ADC_IRQHandler+0x250>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	e008      	b.n	80027e6 <HAL_ADC_IRQHandler+0x252>
 80027d4:	40022000 	.word	0x40022000
 80027d8:	40022100 	.word	0x40022100
 80027dc:	40022300 	.word	0x40022300
 80027e0:	58026300 	.word	0x58026300
 80027e4:	4b84      	ldr	r3, [pc, #528]	; (80029f8 <HAL_ADC_IRQHandler+0x464>)
 80027e6:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d047      	beq.n	8002884 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80027f4:	6a3b      	ldr	r3, [r7, #32]
 80027f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d007      	beq.n	800280e <HAL_ADC_IRQHandler+0x27a>
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d03f      	beq.n	8002884 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002804:	6a3b      	ldr	r3, [r7, #32]
 8002806:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800280a:	2b00      	cmp	r3, #0
 800280c:	d13a      	bne.n	8002884 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002818:	2b40      	cmp	r3, #64	; 0x40
 800281a:	d133      	bne.n	8002884 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800281c:	6a3b      	ldr	r3, [r7, #32]
 800281e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d12e      	bne.n	8002884 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff fcfe 	bl	800222c <LL_ADC_INJ_IsConversionOngoing>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d11a      	bne.n	800286c <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	685a      	ldr	r2, [r3, #4]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002844:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800284a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800285a:	2b00      	cmp	r3, #0
 800285c:	d112      	bne.n	8002884 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002862:	f043 0201 	orr.w	r2, r3, #1
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	655a      	str	r2, [r3, #84]	; 0x54
 800286a:	e00b      	b.n	8002884 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002870:	f043 0210 	orr.w	r2, r3, #16
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800287c:	f043 0201 	orr.w	r2, r3, #1
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f000 fd5d 	bl	8003344 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2260      	movs	r2, #96	; 0x60
 8002890:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002892:	69fb      	ldr	r3, [r7, #28]
 8002894:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002898:	2b00      	cmp	r3, #0
 800289a:	d011      	beq.n	80028c0 <HAL_ADC_IRQHandler+0x32c>
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d00c      	beq.n	80028c0 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028aa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 f8b2 	bl	8002a1c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2280      	movs	r2, #128	; 0x80
 80028be:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d012      	beq.n	80028f0 <HAL_ADC_IRQHandler+0x35c>
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d00d      	beq.n	80028f0 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028d8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f000 fd43 	bl	800336c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028ee:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d012      	beq.n	8002920 <HAL_ADC_IRQHandler+0x38c>
 80028fa:	69bb      	ldr	r3, [r7, #24]
 80028fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002900:	2b00      	cmp	r3, #0
 8002902:	d00d      	beq.n	8002920 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002908:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f000 fd35 	bl	8003380 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800291e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	f003 0310 	and.w	r3, r3, #16
 8002926:	2b00      	cmp	r3, #0
 8002928:	d043      	beq.n	80029b2 <HAL_ADC_IRQHandler+0x41e>
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	f003 0310 	and.w	r3, r3, #16
 8002930:	2b00      	cmp	r3, #0
 8002932:	d03e      	beq.n	80029b2 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002938:	2b00      	cmp	r3, #0
 800293a:	d102      	bne.n	8002942 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 800293c:	2301      	movs	r3, #1
 800293e:	627b      	str	r3, [r7, #36]	; 0x24
 8002940:	e021      	b.n	8002986 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d015      	beq.n	8002974 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a2a      	ldr	r2, [pc, #168]	; (80029f8 <HAL_ADC_IRQHandler+0x464>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d004      	beq.n	800295c <HAL_ADC_IRQHandler+0x3c8>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a29      	ldr	r2, [pc, #164]	; (80029fc <HAL_ADC_IRQHandler+0x468>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d101      	bne.n	8002960 <HAL_ADC_IRQHandler+0x3cc>
 800295c:	4b28      	ldr	r3, [pc, #160]	; (8002a00 <HAL_ADC_IRQHandler+0x46c>)
 800295e:	e000      	b.n	8002962 <HAL_ADC_IRQHandler+0x3ce>
 8002960:	4b28      	ldr	r3, [pc, #160]	; (8002a04 <HAL_ADC_IRQHandler+0x470>)
 8002962:	4618      	mov	r0, r3
 8002964:	f7ff fbe0 	bl	8002128 <LL_ADC_GetMultiDMATransfer>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d00b      	beq.n	8002986 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800296e:	2301      	movs	r3, #1
 8002970:	627b      	str	r3, [r7, #36]	; 0x24
 8002972:	e008      	b.n	8002986 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	f003 0303 	and.w	r3, r3, #3
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002982:	2301      	movs	r3, #1
 8002984:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002988:	2b01      	cmp	r3, #1
 800298a:	d10e      	bne.n	80029aa <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002990:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800299c:	f043 0202 	orr.w	r2, r3, #2
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 f843 	bl	8002a30 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2210      	movs	r2, #16
 80029b0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d018      	beq.n	80029ee <HAL_ADC_IRQHandler+0x45a>
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d013      	beq.n	80029ee <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029ca:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029d6:	f043 0208 	orr.w	r2, r3, #8
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029e6:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f000 fcb5 	bl	8003358 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80029ee:	bf00      	nop
 80029f0:	3728      	adds	r7, #40	; 0x28
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	40022000 	.word	0x40022000
 80029fc:	40022100 	.word	0x40022100
 8002a00:	40022300 	.word	0x40022300
 8002a04:	58026300 	.word	0x58026300

08002a08 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002a10:	bf00      	nop
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002a24:	bf00      	nop
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002a38:	bf00      	nop
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr

08002a44 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002a44:	b590      	push	{r4, r7, lr}
 8002a46:	b0a1      	sub	sp, #132	; 0x84
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002a54:	2300      	movs	r3, #0
 8002a56:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	4a9d      	ldr	r2, [pc, #628]	; (8002cd4 <HAL_ADC_ConfigChannel+0x290>)
 8002a5e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d101      	bne.n	8002a6e <HAL_ADC_ConfigChannel+0x2a>
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	e321      	b.n	80030b2 <HAL_ADC_ConfigChannel+0x66e>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2201      	movs	r2, #1
 8002a72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7ff fbc3 	bl	8002206 <LL_ADC_REG_IsConversionOngoing>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f040 8306 	bne.w	8003094 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d108      	bne.n	8002aa6 <HAL_ADC_ConfigChannel+0x62>
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	0e9b      	lsrs	r3, r3, #26
 8002a9a:	f003 031f 	and.w	r3, r3, #31
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	e016      	b.n	8002ad4 <HAL_ADC_ConfigChannel+0x90>
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002aae:	fa93 f3a3 	rbit	r3, r3
 8002ab2:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ab4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ab6:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002ab8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8002abe:	2320      	movs	r3, #32
 8002ac0:	e003      	b.n	8002aca <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8002ac2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ac4:	fab3 f383 	clz	r3, r3
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	f003 031f 	and.w	r3, r3, #31
 8002ace:	2201      	movs	r2, #1
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	6812      	ldr	r2, [r2, #0]
 8002ad8:	69d1      	ldr	r1, [r2, #28]
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	6812      	ldr	r2, [r2, #0]
 8002ade:	430b      	orrs	r3, r1
 8002ae0:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6818      	ldr	r0, [r3, #0]
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	6859      	ldr	r1, [r3, #4]
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	461a      	mov	r2, r3
 8002af0:	f7ff fa7d 	bl	8001fee <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7ff fb84 	bl	8002206 <LL_ADC_REG_IsConversionOngoing>
 8002afe:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7ff fb91 	bl	800222c <LL_ADC_INJ_IsConversionOngoing>
 8002b0a:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f040 80b3 	bne.w	8002c7a <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f040 80af 	bne.w	8002c7a <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6818      	ldr	r0, [r3, #0]
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	6819      	ldr	r1, [r3, #0]
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	461a      	mov	r2, r3
 8002b2a:	f7ff fa9f 	bl	800206c <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b2e:	4b6a      	ldr	r3, [pc, #424]	; (8002cd8 <HAL_ADC_ConfigChannel+0x294>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8002b36:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b3a:	d10b      	bne.n	8002b54 <HAL_ADC_ConfigChannel+0x110>
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	695a      	ldr	r2, [r3, #20]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	089b      	lsrs	r3, r3, #2
 8002b48:	f003 0307 	and.w	r3, r3, #7
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b52:	e01d      	b.n	8002b90 <HAL_ADC_ConfigChannel+0x14c>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	f003 0310 	and.w	r3, r3, #16
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d10b      	bne.n	8002b7a <HAL_ADC_ConfigChannel+0x136>
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	695a      	ldr	r2, [r3, #20]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	089b      	lsrs	r3, r3, #2
 8002b6e:	f003 0307 	and.w	r3, r3, #7
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	e00a      	b.n	8002b90 <HAL_ADC_ConfigChannel+0x14c>
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	695a      	ldr	r2, [r3, #20]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	089b      	lsrs	r3, r3, #2
 8002b86:	f003 0304 	and.w	r3, r3, #4
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b90:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	691b      	ldr	r3, [r3, #16]
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	d027      	beq.n	8002bea <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6818      	ldr	r0, [r3, #0]
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	6919      	ldr	r1, [r3, #16]
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ba8:	f7ff f9ba 	bl	8001f20 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6818      	ldr	r0, [r3, #0]
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	6919      	ldr	r1, [r3, #16]
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	7e5b      	ldrb	r3, [r3, #25]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d102      	bne.n	8002bc2 <HAL_ADC_ConfigChannel+0x17e>
 8002bbc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002bc0:	e000      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x180>
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	f7ff f9e4 	bl	8001f92 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6818      	ldr	r0, [r3, #0]
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	6919      	ldr	r1, [r3, #16]
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	7e1b      	ldrb	r3, [r3, #24]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d102      	bne.n	8002be0 <HAL_ADC_ConfigChannel+0x19c>
 8002bda:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002bde:	e000      	b.n	8002be2 <HAL_ADC_ConfigChannel+0x19e>
 8002be0:	2300      	movs	r3, #0
 8002be2:	461a      	mov	r2, r3
 8002be4:	f7ff f9bc 	bl	8001f60 <LL_ADC_SetDataRightShift>
 8002be8:	e047      	b.n	8002c7a <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bf0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	069b      	lsls	r3, r3, #26
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d107      	bne.n	8002c0e <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c0c:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c14:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	069b      	lsls	r3, r3, #26
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d107      	bne.n	8002c32 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c30:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c38:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	069b      	lsls	r3, r3, #26
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d107      	bne.n	8002c56 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c54:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c5c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	069b      	lsls	r3, r3, #26
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d107      	bne.n	8002c7a <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c78:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7ff faae 	bl	80021e0 <LL_ADC_IsEnabled>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	f040 820d 	bne.w	80030a6 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6818      	ldr	r0, [r3, #0]
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	6819      	ldr	r1, [r3, #0]
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	461a      	mov	r2, r3
 8002c9a:	f7ff fa13 	bl	80020c4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	4a0c      	ldr	r2, [pc, #48]	; (8002cd4 <HAL_ADC_ConfigChannel+0x290>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	f040 8133 	bne.w	8002f10 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d110      	bne.n	8002cdc <HAL_ADC_ConfigChannel+0x298>
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	0e9b      	lsrs	r3, r3, #26
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	f003 031f 	and.w	r3, r3, #31
 8002cc6:	2b09      	cmp	r3, #9
 8002cc8:	bf94      	ite	ls
 8002cca:	2301      	movls	r3, #1
 8002ccc:	2300      	movhi	r3, #0
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	e01e      	b.n	8002d10 <HAL_ADC_ConfigChannel+0x2cc>
 8002cd2:	bf00      	nop
 8002cd4:	47ff0000 	.word	0x47ff0000
 8002cd8:	5c001000 	.word	0x5c001000
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ce4:	fa93 f3a3 	rbit	r3, r3
 8002ce8:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002cea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cec:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8002cee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d101      	bne.n	8002cf8 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8002cf4:	2320      	movs	r3, #32
 8002cf6:	e003      	b.n	8002d00 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8002cf8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cfa:	fab3 f383 	clz	r3, r3
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	3301      	adds	r3, #1
 8002d02:	f003 031f 	and.w	r3, r3, #31
 8002d06:	2b09      	cmp	r3, #9
 8002d08:	bf94      	ite	ls
 8002d0a:	2301      	movls	r3, #1
 8002d0c:	2300      	movhi	r3, #0
 8002d0e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d079      	beq.n	8002e08 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d107      	bne.n	8002d30 <HAL_ADC_ConfigChannel+0x2ec>
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	0e9b      	lsrs	r3, r3, #26
 8002d26:	3301      	adds	r3, #1
 8002d28:	069b      	lsls	r3, r3, #26
 8002d2a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d2e:	e015      	b.n	8002d5c <HAL_ADC_ConfigChannel+0x318>
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d38:	fa93 f3a3 	rbit	r3, r3
 8002d3c:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8002d3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d40:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8002d42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d101      	bne.n	8002d4c <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8002d48:	2320      	movs	r3, #32
 8002d4a:	e003      	b.n	8002d54 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002d4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d4e:	fab3 f383 	clz	r3, r3
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	3301      	adds	r3, #1
 8002d56:	069b      	lsls	r3, r3, #26
 8002d58:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d109      	bne.n	8002d7c <HAL_ADC_ConfigChannel+0x338>
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	0e9b      	lsrs	r3, r3, #26
 8002d6e:	3301      	adds	r3, #1
 8002d70:	f003 031f 	and.w	r3, r3, #31
 8002d74:	2101      	movs	r1, #1
 8002d76:	fa01 f303 	lsl.w	r3, r1, r3
 8002d7a:	e017      	b.n	8002dac <HAL_ADC_ConfigChannel+0x368>
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d84:	fa93 f3a3 	rbit	r3, r3
 8002d88:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002d8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d8c:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8002d8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d101      	bne.n	8002d98 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8002d94:	2320      	movs	r3, #32
 8002d96:	e003      	b.n	8002da0 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8002d98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d9a:	fab3 f383 	clz	r3, r3
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	3301      	adds	r3, #1
 8002da2:	f003 031f 	and.w	r3, r3, #31
 8002da6:	2101      	movs	r1, #1
 8002da8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dac:	ea42 0103 	orr.w	r1, r2, r3
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d10a      	bne.n	8002dd2 <HAL_ADC_ConfigChannel+0x38e>
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	0e9b      	lsrs	r3, r3, #26
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	f003 021f 	and.w	r2, r3, #31
 8002dc8:	4613      	mov	r3, r2
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	4413      	add	r3, r2
 8002dce:	051b      	lsls	r3, r3, #20
 8002dd0:	e018      	b.n	8002e04 <HAL_ADC_ConfigChannel+0x3c0>
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dda:	fa93 f3a3 	rbit	r3, r3
 8002dde:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8002de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8002dea:	2320      	movs	r3, #32
 8002dec:	e003      	b.n	8002df6 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8002dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002df0:	fab3 f383 	clz	r3, r3
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	3301      	adds	r3, #1
 8002df8:	f003 021f 	and.w	r2, r3, #31
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	005b      	lsls	r3, r3, #1
 8002e00:	4413      	add	r3, r2
 8002e02:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e04:	430b      	orrs	r3, r1
 8002e06:	e07e      	b.n	8002f06 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d107      	bne.n	8002e24 <HAL_ADC_ConfigChannel+0x3e0>
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	0e9b      	lsrs	r3, r3, #26
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	069b      	lsls	r3, r3, #26
 8002e1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e22:	e015      	b.n	8002e50 <HAL_ADC_ConfigChannel+0x40c>
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e2c:	fa93 f3a3 	rbit	r3, r3
 8002e30:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e34:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8002e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d101      	bne.n	8002e40 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002e3c:	2320      	movs	r3, #32
 8002e3e:	e003      	b.n	8002e48 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e42:	fab3 f383 	clz	r3, r3
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	3301      	adds	r3, #1
 8002e4a:	069b      	lsls	r3, r3, #26
 8002e4c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d109      	bne.n	8002e70 <HAL_ADC_ConfigChannel+0x42c>
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	0e9b      	lsrs	r3, r3, #26
 8002e62:	3301      	adds	r3, #1
 8002e64:	f003 031f 	and.w	r3, r3, #31
 8002e68:	2101      	movs	r1, #1
 8002e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e6e:	e017      	b.n	8002ea0 <HAL_ADC_ConfigChannel+0x45c>
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	fa93 f3a3 	rbit	r3, r3
 8002e7c:	61bb      	str	r3, [r7, #24]
  return result;
 8002e7e:	69bb      	ldr	r3, [r7, #24]
 8002e80:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002e82:	6a3b      	ldr	r3, [r7, #32]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8002e88:	2320      	movs	r3, #32
 8002e8a:	e003      	b.n	8002e94 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8002e8c:	6a3b      	ldr	r3, [r7, #32]
 8002e8e:	fab3 f383 	clz	r3, r3
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	3301      	adds	r3, #1
 8002e96:	f003 031f 	and.w	r3, r3, #31
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea0:	ea42 0103 	orr.w	r1, r2, r3
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d10d      	bne.n	8002ecc <HAL_ADC_ConfigChannel+0x488>
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	0e9b      	lsrs	r3, r3, #26
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	f003 021f 	and.w	r2, r3, #31
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	4413      	add	r3, r2
 8002ec2:	3b1e      	subs	r3, #30
 8002ec4:	051b      	lsls	r3, r3, #20
 8002ec6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002eca:	e01b      	b.n	8002f04 <HAL_ADC_ConfigChannel+0x4c0>
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	fa93 f3a3 	rbit	r3, r3
 8002ed8:	60fb      	str	r3, [r7, #12]
  return result;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d101      	bne.n	8002ee8 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8002ee4:	2320      	movs	r3, #32
 8002ee6:	e003      	b.n	8002ef0 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	fab3 f383 	clz	r3, r3
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	f003 021f 	and.w	r2, r3, #31
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	005b      	lsls	r3, r3, #1
 8002efa:	4413      	add	r3, r2
 8002efc:	3b1e      	subs	r3, #30
 8002efe:	051b      	lsls	r3, r3, #20
 8002f00:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f04:	430b      	orrs	r3, r1
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	6892      	ldr	r2, [r2, #8]
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	f7ff f8ae 	bl	800206c <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f280 80c6 	bge.w	80030a6 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a67      	ldr	r2, [pc, #412]	; (80030bc <HAL_ADC_ConfigChannel+0x678>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d004      	beq.n	8002f2e <HAL_ADC_ConfigChannel+0x4ea>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a65      	ldr	r2, [pc, #404]	; (80030c0 <HAL_ADC_ConfigChannel+0x67c>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d101      	bne.n	8002f32 <HAL_ADC_ConfigChannel+0x4ee>
 8002f2e:	4b65      	ldr	r3, [pc, #404]	; (80030c4 <HAL_ADC_ConfigChannel+0x680>)
 8002f30:	e000      	b.n	8002f34 <HAL_ADC_ConfigChannel+0x4f0>
 8002f32:	4b65      	ldr	r3, [pc, #404]	; (80030c8 <HAL_ADC_ConfigChannel+0x684>)
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7fe ffe5 	bl	8001f04 <LL_ADC_GetCommonPathInternalCh>
 8002f3a:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a5e      	ldr	r2, [pc, #376]	; (80030bc <HAL_ADC_ConfigChannel+0x678>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d004      	beq.n	8002f50 <HAL_ADC_ConfigChannel+0x50c>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a5d      	ldr	r2, [pc, #372]	; (80030c0 <HAL_ADC_ConfigChannel+0x67c>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d10e      	bne.n	8002f6e <HAL_ADC_ConfigChannel+0x52a>
 8002f50:	485a      	ldr	r0, [pc, #360]	; (80030bc <HAL_ADC_ConfigChannel+0x678>)
 8002f52:	f7ff f945 	bl	80021e0 <LL_ADC_IsEnabled>
 8002f56:	4604      	mov	r4, r0
 8002f58:	4859      	ldr	r0, [pc, #356]	; (80030c0 <HAL_ADC_ConfigChannel+0x67c>)
 8002f5a:	f7ff f941 	bl	80021e0 <LL_ADC_IsEnabled>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	4323      	orrs	r3, r4
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	bf0c      	ite	eq
 8002f66:	2301      	moveq	r3, #1
 8002f68:	2300      	movne	r3, #0
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	e008      	b.n	8002f80 <HAL_ADC_ConfigChannel+0x53c>
 8002f6e:	4857      	ldr	r0, [pc, #348]	; (80030cc <HAL_ADC_ConfigChannel+0x688>)
 8002f70:	f7ff f936 	bl	80021e0 <LL_ADC_IsEnabled>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	bf0c      	ite	eq
 8002f7a:	2301      	moveq	r3, #1
 8002f7c:	2300      	movne	r3, #0
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d07d      	beq.n	8003080 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a51      	ldr	r2, [pc, #324]	; (80030d0 <HAL_ADC_ConfigChannel+0x68c>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d130      	bne.n	8002ff0 <HAL_ADC_ConfigChannel+0x5ac>
 8002f8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d12b      	bne.n	8002ff0 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a4b      	ldr	r2, [pc, #300]	; (80030cc <HAL_ADC_ConfigChannel+0x688>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	f040 8081 	bne.w	80030a6 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a44      	ldr	r2, [pc, #272]	; (80030bc <HAL_ADC_ConfigChannel+0x678>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d004      	beq.n	8002fb8 <HAL_ADC_ConfigChannel+0x574>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a43      	ldr	r2, [pc, #268]	; (80030c0 <HAL_ADC_ConfigChannel+0x67c>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d101      	bne.n	8002fbc <HAL_ADC_ConfigChannel+0x578>
 8002fb8:	4a42      	ldr	r2, [pc, #264]	; (80030c4 <HAL_ADC_ConfigChannel+0x680>)
 8002fba:	e000      	b.n	8002fbe <HAL_ADC_ConfigChannel+0x57a>
 8002fbc:	4a42      	ldr	r2, [pc, #264]	; (80030c8 <HAL_ADC_ConfigChannel+0x684>)
 8002fbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fc0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	4610      	mov	r0, r2
 8002fc8:	f7fe ff89 	bl	8001ede <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002fcc:	4b41      	ldr	r3, [pc, #260]	; (80030d4 <HAL_ADC_ConfigChannel+0x690>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	099b      	lsrs	r3, r3, #6
 8002fd2:	4a41      	ldr	r2, [pc, #260]	; (80030d8 <HAL_ADC_ConfigChannel+0x694>)
 8002fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd8:	099b      	lsrs	r3, r3, #6
 8002fda:	3301      	adds	r3, #1
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002fe0:	e002      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1f9      	bne.n	8002fe2 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002fee:	e05a      	b.n	80030a6 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a39      	ldr	r2, [pc, #228]	; (80030dc <HAL_ADC_ConfigChannel+0x698>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d11e      	bne.n	8003038 <HAL_ADC_ConfigChannel+0x5f4>
 8002ffa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ffc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003000:	2b00      	cmp	r3, #0
 8003002:	d119      	bne.n	8003038 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a30      	ldr	r2, [pc, #192]	; (80030cc <HAL_ADC_ConfigChannel+0x688>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d14b      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a2a      	ldr	r2, [pc, #168]	; (80030bc <HAL_ADC_ConfigChannel+0x678>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d004      	beq.n	8003022 <HAL_ADC_ConfigChannel+0x5de>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a28      	ldr	r2, [pc, #160]	; (80030c0 <HAL_ADC_ConfigChannel+0x67c>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d101      	bne.n	8003026 <HAL_ADC_ConfigChannel+0x5e2>
 8003022:	4a28      	ldr	r2, [pc, #160]	; (80030c4 <HAL_ADC_ConfigChannel+0x680>)
 8003024:	e000      	b.n	8003028 <HAL_ADC_ConfigChannel+0x5e4>
 8003026:	4a28      	ldr	r2, [pc, #160]	; (80030c8 <HAL_ADC_ConfigChannel+0x684>)
 8003028:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800302a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800302e:	4619      	mov	r1, r3
 8003030:	4610      	mov	r0, r2
 8003032:	f7fe ff54 	bl	8001ede <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003036:	e036      	b.n	80030a6 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a28      	ldr	r2, [pc, #160]	; (80030e0 <HAL_ADC_ConfigChannel+0x69c>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d131      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0x662>
 8003042:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003044:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d12c      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a1e      	ldr	r2, [pc, #120]	; (80030cc <HAL_ADC_ConfigChannel+0x688>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d127      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a18      	ldr	r2, [pc, #96]	; (80030bc <HAL_ADC_ConfigChannel+0x678>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d004      	beq.n	800306a <HAL_ADC_ConfigChannel+0x626>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a16      	ldr	r2, [pc, #88]	; (80030c0 <HAL_ADC_ConfigChannel+0x67c>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d101      	bne.n	800306e <HAL_ADC_ConfigChannel+0x62a>
 800306a:	4a16      	ldr	r2, [pc, #88]	; (80030c4 <HAL_ADC_ConfigChannel+0x680>)
 800306c:	e000      	b.n	8003070 <HAL_ADC_ConfigChannel+0x62c>
 800306e:	4a16      	ldr	r2, [pc, #88]	; (80030c8 <HAL_ADC_ConfigChannel+0x684>)
 8003070:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003072:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003076:	4619      	mov	r1, r3
 8003078:	4610      	mov	r0, r2
 800307a:	f7fe ff30 	bl	8001ede <LL_ADC_SetCommonPathInternalCh>
 800307e:	e012      	b.n	80030a6 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003084:	f043 0220 	orr.w	r2, r3, #32
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003092:	e008      	b.n	80030a6 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003098:	f043 0220 	orr.w	r2, r3, #32
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80030ae:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3784      	adds	r7, #132	; 0x84
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd90      	pop	{r4, r7, pc}
 80030ba:	bf00      	nop
 80030bc:	40022000 	.word	0x40022000
 80030c0:	40022100 	.word	0x40022100
 80030c4:	40022300 	.word	0x40022300
 80030c8:	58026300 	.word	0x58026300
 80030cc:	58026000 	.word	0x58026000
 80030d0:	cb840000 	.word	0xcb840000
 80030d4:	24000008 	.word	0x24000008
 80030d8:	053e2d63 	.word	0x053e2d63
 80030dc:	c7520000 	.word	0xc7520000
 80030e0:	cfb80000 	.word	0xcfb80000

080030e4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a79      	ldr	r2, [pc, #484]	; (80032d8 <ADC_ConfigureBoostMode+0x1f4>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d004      	beq.n	8003100 <ADC_ConfigureBoostMode+0x1c>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a78      	ldr	r2, [pc, #480]	; (80032dc <ADC_ConfigureBoostMode+0x1f8>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d109      	bne.n	8003114 <ADC_ConfigureBoostMode+0x30>
 8003100:	4b77      	ldr	r3, [pc, #476]	; (80032e0 <ADC_ConfigureBoostMode+0x1fc>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003108:	2b00      	cmp	r3, #0
 800310a:	bf14      	ite	ne
 800310c:	2301      	movne	r3, #1
 800310e:	2300      	moveq	r3, #0
 8003110:	b2db      	uxtb	r3, r3
 8003112:	e008      	b.n	8003126 <ADC_ConfigureBoostMode+0x42>
 8003114:	4b73      	ldr	r3, [pc, #460]	; (80032e4 <ADC_ConfigureBoostMode+0x200>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800311c:	2b00      	cmp	r3, #0
 800311e:	bf14      	ite	ne
 8003120:	2301      	movne	r3, #1
 8003122:	2300      	moveq	r3, #0
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	d01c      	beq.n	8003164 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800312a:	f005 f8c1 	bl	80082b0 <HAL_RCC_GetHCLKFreq>
 800312e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003138:	d010      	beq.n	800315c <ADC_ConfigureBoostMode+0x78>
 800313a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800313e:	d871      	bhi.n	8003224 <ADC_ConfigureBoostMode+0x140>
 8003140:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003144:	d002      	beq.n	800314c <ADC_ConfigureBoostMode+0x68>
 8003146:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800314a:	d16b      	bne.n	8003224 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	0c1b      	lsrs	r3, r3, #16
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	fbb2 f3f3 	udiv	r3, r2, r3
 8003158:	60fb      	str	r3, [r7, #12]
        break;
 800315a:	e066      	b.n	800322a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	089b      	lsrs	r3, r3, #2
 8003160:	60fb      	str	r3, [r7, #12]
        break;
 8003162:	e062      	b.n	800322a <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003164:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003168:	f006 f812 	bl	8009190 <HAL_RCCEx_GetPeriphCLKFreq>
 800316c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003176:	d051      	beq.n	800321c <ADC_ConfigureBoostMode+0x138>
 8003178:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800317c:	d854      	bhi.n	8003228 <ADC_ConfigureBoostMode+0x144>
 800317e:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8003182:	d047      	beq.n	8003214 <ADC_ConfigureBoostMode+0x130>
 8003184:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8003188:	d84e      	bhi.n	8003228 <ADC_ConfigureBoostMode+0x144>
 800318a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800318e:	d03d      	beq.n	800320c <ADC_ConfigureBoostMode+0x128>
 8003190:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8003194:	d848      	bhi.n	8003228 <ADC_ConfigureBoostMode+0x144>
 8003196:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800319a:	d033      	beq.n	8003204 <ADC_ConfigureBoostMode+0x120>
 800319c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80031a0:	d842      	bhi.n	8003228 <ADC_ConfigureBoostMode+0x144>
 80031a2:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80031a6:	d029      	beq.n	80031fc <ADC_ConfigureBoostMode+0x118>
 80031a8:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80031ac:	d83c      	bhi.n	8003228 <ADC_ConfigureBoostMode+0x144>
 80031ae:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80031b2:	d01a      	beq.n	80031ea <ADC_ConfigureBoostMode+0x106>
 80031b4:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80031b8:	d836      	bhi.n	8003228 <ADC_ConfigureBoostMode+0x144>
 80031ba:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80031be:	d014      	beq.n	80031ea <ADC_ConfigureBoostMode+0x106>
 80031c0:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80031c4:	d830      	bhi.n	8003228 <ADC_ConfigureBoostMode+0x144>
 80031c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031ca:	d00e      	beq.n	80031ea <ADC_ConfigureBoostMode+0x106>
 80031cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031d0:	d82a      	bhi.n	8003228 <ADC_ConfigureBoostMode+0x144>
 80031d2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80031d6:	d008      	beq.n	80031ea <ADC_ConfigureBoostMode+0x106>
 80031d8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80031dc:	d824      	bhi.n	8003228 <ADC_ConfigureBoostMode+0x144>
 80031de:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80031e2:	d002      	beq.n	80031ea <ADC_ConfigureBoostMode+0x106>
 80031e4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80031e8:	d11e      	bne.n	8003228 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	0c9b      	lsrs	r3, r3, #18
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f8:	60fb      	str	r3, [r7, #12]
        break;
 80031fa:	e016      	b.n	800322a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	091b      	lsrs	r3, r3, #4
 8003200:	60fb      	str	r3, [r7, #12]
        break;
 8003202:	e012      	b.n	800322a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	095b      	lsrs	r3, r3, #5
 8003208:	60fb      	str	r3, [r7, #12]
        break;
 800320a:	e00e      	b.n	800322a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	099b      	lsrs	r3, r3, #6
 8003210:	60fb      	str	r3, [r7, #12]
        break;
 8003212:	e00a      	b.n	800322a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	09db      	lsrs	r3, r3, #7
 8003218:	60fb      	str	r3, [r7, #12]
        break;
 800321a:	e006      	b.n	800322a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	0a1b      	lsrs	r3, r3, #8
 8003220:	60fb      	str	r3, [r7, #12]
        break;
 8003222:	e002      	b.n	800322a <ADC_ConfigureBoostMode+0x146>
        break;
 8003224:	bf00      	nop
 8003226:	e000      	b.n	800322a <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8003228:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800322a:	f7fe fe39 	bl	8001ea0 <HAL_GetREVID>
 800322e:	4603      	mov	r3, r0
 8003230:	f241 0203 	movw	r2, #4099	; 0x1003
 8003234:	4293      	cmp	r3, r2
 8003236:	d815      	bhi.n	8003264 <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	4a2b      	ldr	r2, [pc, #172]	; (80032e8 <ADC_ConfigureBoostMode+0x204>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d908      	bls.n	8003252 <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	689a      	ldr	r2, [r3, #8]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800324e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003250:	e03e      	b.n	80032d0 <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689a      	ldr	r2, [r3, #8]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003260:	609a      	str	r2, [r3, #8]
}
 8003262:	e035      	b.n	80032d0 <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	085b      	lsrs	r3, r3, #1
 8003268:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	4a1f      	ldr	r2, [pc, #124]	; (80032ec <ADC_ConfigureBoostMode+0x208>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d808      	bhi.n	8003284 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	689a      	ldr	r2, [r3, #8]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003280:	609a      	str	r2, [r3, #8]
}
 8003282:	e025      	b.n	80032d0 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	4a1a      	ldr	r2, [pc, #104]	; (80032f0 <ADC_ConfigureBoostMode+0x20c>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d80a      	bhi.n	80032a2 <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800329e:	609a      	str	r2, [r3, #8]
}
 80032a0:	e016      	b.n	80032d0 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	4a13      	ldr	r2, [pc, #76]	; (80032f4 <ADC_ConfigureBoostMode+0x210>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d80a      	bhi.n	80032c0 <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032bc:	609a      	str	r2, [r3, #8]
}
 80032be:	e007      	b.n	80032d0 <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689a      	ldr	r2, [r3, #8]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80032ce:	609a      	str	r2, [r3, #8]
}
 80032d0:	bf00      	nop
 80032d2:	3710      	adds	r7, #16
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	40022000 	.word	0x40022000
 80032dc:	40022100 	.word	0x40022100
 80032e0:	40022300 	.word	0x40022300
 80032e4:	58026300 	.word	0x58026300
 80032e8:	01312d00 	.word	0x01312d00
 80032ec:	005f5e10 	.word	0x005f5e10
 80032f0:	00bebc20 	.word	0x00bebc20
 80032f4:	017d7840 	.word	0x017d7840

080032f8 <LL_ADC_IsEnabled>:
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f003 0301 	and.w	r3, r3, #1
 8003308:	2b01      	cmp	r3, #1
 800330a:	d101      	bne.n	8003310 <LL_ADC_IsEnabled+0x18>
 800330c:	2301      	movs	r3, #1
 800330e:	e000      	b.n	8003312 <LL_ADC_IsEnabled+0x1a>
 8003310:	2300      	movs	r3, #0
}
 8003312:	4618      	mov	r0, r3
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr

0800331e <LL_ADC_REG_IsConversionOngoing>:
{
 800331e:	b480      	push	{r7}
 8003320:	b083      	sub	sp, #12
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f003 0304 	and.w	r3, r3, #4
 800332e:	2b04      	cmp	r3, #4
 8003330:	d101      	bne.n	8003336 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003332:	2301      	movs	r3, #1
 8003334:	e000      	b.n	8003338 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003336:	2300      	movs	r3, #0
}
 8003338:	4618      	mov	r0, r3
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800334c:	bf00      	nop
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800339c:	bf00      	nop
 800339e:	370c      	adds	r7, #12
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr

080033a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80033a8:	b590      	push	{r4, r7, lr}
 80033aa:	b09f      	sub	sp, #124	; 0x7c
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033b2:	2300      	movs	r3, #0
 80033b4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d101      	bne.n	80033c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80033c2:	2302      	movs	r3, #2
 80033c4:	e0be      	b.n	8003544 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2201      	movs	r2, #1
 80033ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80033ce:	2300      	movs	r3, #0
 80033d0:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80033d2:	2300      	movs	r3, #0
 80033d4:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a5c      	ldr	r2, [pc, #368]	; (800354c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d102      	bne.n	80033e6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80033e0:	4b5b      	ldr	r3, [pc, #364]	; (8003550 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80033e2:	60bb      	str	r3, [r7, #8]
 80033e4:	e001      	b.n	80033ea <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80033e6:	2300      	movs	r3, #0
 80033e8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d10b      	bne.n	8003408 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f4:	f043 0220 	orr.w	r2, r3, #32
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e09d      	b.n	8003544 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff ff87 	bl	800331e <LL_ADC_REG_IsConversionOngoing>
 8003410:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff ff81 	bl	800331e <LL_ADC_REG_IsConversionOngoing>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d17f      	bne.n	8003522 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003422:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003424:	2b00      	cmp	r3, #0
 8003426:	d17c      	bne.n	8003522 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a47      	ldr	r2, [pc, #284]	; (800354c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d004      	beq.n	800343c <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a46      	ldr	r2, [pc, #280]	; (8003550 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d101      	bne.n	8003440 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 800343c:	4b45      	ldr	r3, [pc, #276]	; (8003554 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800343e:	e000      	b.n	8003442 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003440:	4b45      	ldr	r3, [pc, #276]	; (8003558 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003442:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d039      	beq.n	80034c0 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800344c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	431a      	orrs	r2, r3
 800345a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800345c:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a3a      	ldr	r2, [pc, #232]	; (800354c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d004      	beq.n	8003472 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a38      	ldr	r2, [pc, #224]	; (8003550 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d10e      	bne.n	8003490 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003472:	4836      	ldr	r0, [pc, #216]	; (800354c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003474:	f7ff ff40 	bl	80032f8 <LL_ADC_IsEnabled>
 8003478:	4604      	mov	r4, r0
 800347a:	4835      	ldr	r0, [pc, #212]	; (8003550 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800347c:	f7ff ff3c 	bl	80032f8 <LL_ADC_IsEnabled>
 8003480:	4603      	mov	r3, r0
 8003482:	4323      	orrs	r3, r4
 8003484:	2b00      	cmp	r3, #0
 8003486:	bf0c      	ite	eq
 8003488:	2301      	moveq	r3, #1
 800348a:	2300      	movne	r3, #0
 800348c:	b2db      	uxtb	r3, r3
 800348e:	e008      	b.n	80034a2 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003490:	4832      	ldr	r0, [pc, #200]	; (800355c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003492:	f7ff ff31 	bl	80032f8 <LL_ADC_IsEnabled>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	bf0c      	ite	eq
 800349c:	2301      	moveq	r3, #1
 800349e:	2300      	movne	r3, #0
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d047      	beq.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80034a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034a8:	689a      	ldr	r2, [r3, #8]
 80034aa:	4b2d      	ldr	r3, [pc, #180]	; (8003560 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80034ac:	4013      	ands	r3, r2
 80034ae:	683a      	ldr	r2, [r7, #0]
 80034b0:	6811      	ldr	r1, [r2, #0]
 80034b2:	683a      	ldr	r2, [r7, #0]
 80034b4:	6892      	ldr	r2, [r2, #8]
 80034b6:	430a      	orrs	r2, r1
 80034b8:	431a      	orrs	r2, r3
 80034ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034bc:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80034be:	e03a      	b.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80034c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80034c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034ca:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a1e      	ldr	r2, [pc, #120]	; (800354c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d004      	beq.n	80034e0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a1d      	ldr	r2, [pc, #116]	; (8003550 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d10e      	bne.n	80034fe <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80034e0:	481a      	ldr	r0, [pc, #104]	; (800354c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80034e2:	f7ff ff09 	bl	80032f8 <LL_ADC_IsEnabled>
 80034e6:	4604      	mov	r4, r0
 80034e8:	4819      	ldr	r0, [pc, #100]	; (8003550 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80034ea:	f7ff ff05 	bl	80032f8 <LL_ADC_IsEnabled>
 80034ee:	4603      	mov	r3, r0
 80034f0:	4323      	orrs	r3, r4
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	bf0c      	ite	eq
 80034f6:	2301      	moveq	r3, #1
 80034f8:	2300      	movne	r3, #0
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	e008      	b.n	8003510 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80034fe:	4817      	ldr	r0, [pc, #92]	; (800355c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003500:	f7ff fefa 	bl	80032f8 <LL_ADC_IsEnabled>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	bf0c      	ite	eq
 800350a:	2301      	moveq	r3, #1
 800350c:	2300      	movne	r3, #0
 800350e:	b2db      	uxtb	r3, r3
 8003510:	2b00      	cmp	r3, #0
 8003512:	d010      	beq.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003514:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	4b11      	ldr	r3, [pc, #68]	; (8003560 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800351a:	4013      	ands	r3, r2
 800351c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800351e:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003520:	e009      	b.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003526:	f043 0220 	orr.w	r2, r3, #32
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003534:	e000      	b.n	8003538 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003536:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003540:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8003544:	4618      	mov	r0, r3
 8003546:	377c      	adds	r7, #124	; 0x7c
 8003548:	46bd      	mov	sp, r7
 800354a:	bd90      	pop	{r4, r7, pc}
 800354c:	40022000 	.word	0x40022000
 8003550:	40022100 	.word	0x40022100
 8003554:	40022300 	.word	0x40022300
 8003558:	58026300 	.word	0x58026300
 800355c:	58026000 	.word	0x58026000
 8003560:	fffff0e0 	.word	0xfffff0e0

08003564 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f003 0307 	and.w	r3, r3, #7
 8003572:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003574:	4b0b      	ldr	r3, [pc, #44]	; (80035a4 <__NVIC_SetPriorityGrouping+0x40>)
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800357a:	68ba      	ldr	r2, [r7, #8]
 800357c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003580:	4013      	ands	r3, r2
 8003582:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800358c:	4b06      	ldr	r3, [pc, #24]	; (80035a8 <__NVIC_SetPriorityGrouping+0x44>)
 800358e:	4313      	orrs	r3, r2
 8003590:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003592:	4a04      	ldr	r2, [pc, #16]	; (80035a4 <__NVIC_SetPriorityGrouping+0x40>)
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	60d3      	str	r3, [r2, #12]
}
 8003598:	bf00      	nop
 800359a:	3714      	adds	r7, #20
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr
 80035a4:	e000ed00 	.word	0xe000ed00
 80035a8:	05fa0000 	.word	0x05fa0000

080035ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035ac:	b480      	push	{r7}
 80035ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035b0:	4b04      	ldr	r3, [pc, #16]	; (80035c4 <__NVIC_GetPriorityGrouping+0x18>)
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	0a1b      	lsrs	r3, r3, #8
 80035b6:	f003 0307 	and.w	r3, r3, #7
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr
 80035c4:	e000ed00 	.word	0xe000ed00

080035c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	4603      	mov	r3, r0
 80035d0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80035d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	db0b      	blt.n	80035f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035da:	88fb      	ldrh	r3, [r7, #6]
 80035dc:	f003 021f 	and.w	r2, r3, #31
 80035e0:	4907      	ldr	r1, [pc, #28]	; (8003600 <__NVIC_EnableIRQ+0x38>)
 80035e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035e6:	095b      	lsrs	r3, r3, #5
 80035e8:	2001      	movs	r0, #1
 80035ea:	fa00 f202 	lsl.w	r2, r0, r2
 80035ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035f2:	bf00      	nop
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	e000e100 	.word	0xe000e100

08003604 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	4603      	mov	r3, r0
 800360c:	6039      	str	r1, [r7, #0]
 800360e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003610:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003614:	2b00      	cmp	r3, #0
 8003616:	db0a      	blt.n	800362e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	b2da      	uxtb	r2, r3
 800361c:	490c      	ldr	r1, [pc, #48]	; (8003650 <__NVIC_SetPriority+0x4c>)
 800361e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003622:	0112      	lsls	r2, r2, #4
 8003624:	b2d2      	uxtb	r2, r2
 8003626:	440b      	add	r3, r1
 8003628:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800362c:	e00a      	b.n	8003644 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	b2da      	uxtb	r2, r3
 8003632:	4908      	ldr	r1, [pc, #32]	; (8003654 <__NVIC_SetPriority+0x50>)
 8003634:	88fb      	ldrh	r3, [r7, #6]
 8003636:	f003 030f 	and.w	r3, r3, #15
 800363a:	3b04      	subs	r3, #4
 800363c:	0112      	lsls	r2, r2, #4
 800363e:	b2d2      	uxtb	r2, r2
 8003640:	440b      	add	r3, r1
 8003642:	761a      	strb	r2, [r3, #24]
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	e000e100 	.word	0xe000e100
 8003654:	e000ed00 	.word	0xe000ed00

08003658 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003658:	b480      	push	{r7}
 800365a:	b089      	sub	sp, #36	; 0x24
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f003 0307 	and.w	r3, r3, #7
 800366a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	f1c3 0307 	rsb	r3, r3, #7
 8003672:	2b04      	cmp	r3, #4
 8003674:	bf28      	it	cs
 8003676:	2304      	movcs	r3, #4
 8003678:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	3304      	adds	r3, #4
 800367e:	2b06      	cmp	r3, #6
 8003680:	d902      	bls.n	8003688 <NVIC_EncodePriority+0x30>
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	3b03      	subs	r3, #3
 8003686:	e000      	b.n	800368a <NVIC_EncodePriority+0x32>
 8003688:	2300      	movs	r3, #0
 800368a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800368c:	f04f 32ff 	mov.w	r2, #4294967295
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	fa02 f303 	lsl.w	r3, r2, r3
 8003696:	43da      	mvns	r2, r3
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	401a      	ands	r2, r3
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036a0:	f04f 31ff 	mov.w	r1, #4294967295
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	fa01 f303 	lsl.w	r3, r1, r3
 80036aa:	43d9      	mvns	r1, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036b0:	4313      	orrs	r3, r2
         );
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3724      	adds	r7, #36	; 0x24
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr
	...

080036c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	3b01      	subs	r3, #1
 80036cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036d0:	d301      	bcc.n	80036d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036d2:	2301      	movs	r3, #1
 80036d4:	e00f      	b.n	80036f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036d6:	4a0a      	ldr	r2, [pc, #40]	; (8003700 <SysTick_Config+0x40>)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	3b01      	subs	r3, #1
 80036dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036de:	210f      	movs	r1, #15
 80036e0:	f04f 30ff 	mov.w	r0, #4294967295
 80036e4:	f7ff ff8e 	bl	8003604 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036e8:	4b05      	ldr	r3, [pc, #20]	; (8003700 <SysTick_Config+0x40>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036ee:	4b04      	ldr	r3, [pc, #16]	; (8003700 <SysTick_Config+0x40>)
 80036f0:	2207      	movs	r2, #7
 80036f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3708      	adds	r7, #8
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	e000e010 	.word	0xe000e010

08003704 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f7ff ff29 	bl	8003564 <__NVIC_SetPriorityGrouping>
}
 8003712:	bf00      	nop
 8003714:	3708      	adds	r7, #8
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}

0800371a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b086      	sub	sp, #24
 800371e:	af00      	add	r7, sp, #0
 8003720:	4603      	mov	r3, r0
 8003722:	60b9      	str	r1, [r7, #8]
 8003724:	607a      	str	r2, [r7, #4]
 8003726:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003728:	f7ff ff40 	bl	80035ac <__NVIC_GetPriorityGrouping>
 800372c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	68b9      	ldr	r1, [r7, #8]
 8003732:	6978      	ldr	r0, [r7, #20]
 8003734:	f7ff ff90 	bl	8003658 <NVIC_EncodePriority>
 8003738:	4602      	mov	r2, r0
 800373a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800373e:	4611      	mov	r1, r2
 8003740:	4618      	mov	r0, r3
 8003742:	f7ff ff5f 	bl	8003604 <__NVIC_SetPriority>
}
 8003746:	bf00      	nop
 8003748:	3718      	adds	r7, #24
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}

0800374e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800374e:	b580      	push	{r7, lr}
 8003750:	b082      	sub	sp, #8
 8003752:	af00      	add	r7, sp, #0
 8003754:	4603      	mov	r3, r0
 8003756:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003758:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800375c:	4618      	mov	r0, r3
 800375e:	f7ff ff33 	bl	80035c8 <__NVIC_EnableIRQ>
}
 8003762:	bf00      	nop
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}

0800376a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800376a:	b580      	push	{r7, lr}
 800376c:	b082      	sub	sp, #8
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f7ff ffa4 	bl	80036c0 <SysTick_Config>
 8003778:	4603      	mov	r3, r0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3708      	adds	r7, #8
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
	...

08003784 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b086      	sub	sp, #24
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800378c:	f7fe fb58 	bl	8001e40 <HAL_GetTick>
 8003790:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d101      	bne.n	800379c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e316      	b.n	8003dca <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a66      	ldr	r2, [pc, #408]	; (800393c <HAL_DMA_Init+0x1b8>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d04a      	beq.n	800383c <HAL_DMA_Init+0xb8>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a65      	ldr	r2, [pc, #404]	; (8003940 <HAL_DMA_Init+0x1bc>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d045      	beq.n	800383c <HAL_DMA_Init+0xb8>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a63      	ldr	r2, [pc, #396]	; (8003944 <HAL_DMA_Init+0x1c0>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d040      	beq.n	800383c <HAL_DMA_Init+0xb8>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a62      	ldr	r2, [pc, #392]	; (8003948 <HAL_DMA_Init+0x1c4>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d03b      	beq.n	800383c <HAL_DMA_Init+0xb8>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a60      	ldr	r2, [pc, #384]	; (800394c <HAL_DMA_Init+0x1c8>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d036      	beq.n	800383c <HAL_DMA_Init+0xb8>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a5f      	ldr	r2, [pc, #380]	; (8003950 <HAL_DMA_Init+0x1cc>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d031      	beq.n	800383c <HAL_DMA_Init+0xb8>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a5d      	ldr	r2, [pc, #372]	; (8003954 <HAL_DMA_Init+0x1d0>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d02c      	beq.n	800383c <HAL_DMA_Init+0xb8>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a5c      	ldr	r2, [pc, #368]	; (8003958 <HAL_DMA_Init+0x1d4>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d027      	beq.n	800383c <HAL_DMA_Init+0xb8>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a5a      	ldr	r2, [pc, #360]	; (800395c <HAL_DMA_Init+0x1d8>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d022      	beq.n	800383c <HAL_DMA_Init+0xb8>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a59      	ldr	r2, [pc, #356]	; (8003960 <HAL_DMA_Init+0x1dc>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d01d      	beq.n	800383c <HAL_DMA_Init+0xb8>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a57      	ldr	r2, [pc, #348]	; (8003964 <HAL_DMA_Init+0x1e0>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d018      	beq.n	800383c <HAL_DMA_Init+0xb8>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a56      	ldr	r2, [pc, #344]	; (8003968 <HAL_DMA_Init+0x1e4>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d013      	beq.n	800383c <HAL_DMA_Init+0xb8>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a54      	ldr	r2, [pc, #336]	; (800396c <HAL_DMA_Init+0x1e8>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d00e      	beq.n	800383c <HAL_DMA_Init+0xb8>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a53      	ldr	r2, [pc, #332]	; (8003970 <HAL_DMA_Init+0x1ec>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d009      	beq.n	800383c <HAL_DMA_Init+0xb8>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a51      	ldr	r2, [pc, #324]	; (8003974 <HAL_DMA_Init+0x1f0>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d004      	beq.n	800383c <HAL_DMA_Init+0xb8>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a50      	ldr	r2, [pc, #320]	; (8003978 <HAL_DMA_Init+0x1f4>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d101      	bne.n	8003840 <HAL_DMA_Init+0xbc>
 800383c:	2301      	movs	r3, #1
 800383e:	e000      	b.n	8003842 <HAL_DMA_Init+0xbe>
 8003840:	2300      	movs	r3, #0
 8003842:	2b00      	cmp	r3, #0
 8003844:	f000 813b 	beq.w	8003abe <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2202      	movs	r2, #2
 800384c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a37      	ldr	r2, [pc, #220]	; (800393c <HAL_DMA_Init+0x1b8>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d04a      	beq.n	80038f8 <HAL_DMA_Init+0x174>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a36      	ldr	r2, [pc, #216]	; (8003940 <HAL_DMA_Init+0x1bc>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d045      	beq.n	80038f8 <HAL_DMA_Init+0x174>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a34      	ldr	r2, [pc, #208]	; (8003944 <HAL_DMA_Init+0x1c0>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d040      	beq.n	80038f8 <HAL_DMA_Init+0x174>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a33      	ldr	r2, [pc, #204]	; (8003948 <HAL_DMA_Init+0x1c4>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d03b      	beq.n	80038f8 <HAL_DMA_Init+0x174>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a31      	ldr	r2, [pc, #196]	; (800394c <HAL_DMA_Init+0x1c8>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d036      	beq.n	80038f8 <HAL_DMA_Init+0x174>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a30      	ldr	r2, [pc, #192]	; (8003950 <HAL_DMA_Init+0x1cc>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d031      	beq.n	80038f8 <HAL_DMA_Init+0x174>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a2e      	ldr	r2, [pc, #184]	; (8003954 <HAL_DMA_Init+0x1d0>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d02c      	beq.n	80038f8 <HAL_DMA_Init+0x174>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a2d      	ldr	r2, [pc, #180]	; (8003958 <HAL_DMA_Init+0x1d4>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d027      	beq.n	80038f8 <HAL_DMA_Init+0x174>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a2b      	ldr	r2, [pc, #172]	; (800395c <HAL_DMA_Init+0x1d8>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d022      	beq.n	80038f8 <HAL_DMA_Init+0x174>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a2a      	ldr	r2, [pc, #168]	; (8003960 <HAL_DMA_Init+0x1dc>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d01d      	beq.n	80038f8 <HAL_DMA_Init+0x174>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a28      	ldr	r2, [pc, #160]	; (8003964 <HAL_DMA_Init+0x1e0>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d018      	beq.n	80038f8 <HAL_DMA_Init+0x174>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a27      	ldr	r2, [pc, #156]	; (8003968 <HAL_DMA_Init+0x1e4>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d013      	beq.n	80038f8 <HAL_DMA_Init+0x174>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a25      	ldr	r2, [pc, #148]	; (800396c <HAL_DMA_Init+0x1e8>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d00e      	beq.n	80038f8 <HAL_DMA_Init+0x174>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a24      	ldr	r2, [pc, #144]	; (8003970 <HAL_DMA_Init+0x1ec>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d009      	beq.n	80038f8 <HAL_DMA_Init+0x174>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a22      	ldr	r2, [pc, #136]	; (8003974 <HAL_DMA_Init+0x1f0>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d004      	beq.n	80038f8 <HAL_DMA_Init+0x174>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a21      	ldr	r2, [pc, #132]	; (8003978 <HAL_DMA_Init+0x1f4>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d108      	bne.n	800390a <HAL_DMA_Init+0x186>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f022 0201 	bic.w	r2, r2, #1
 8003906:	601a      	str	r2, [r3, #0]
 8003908:	e007      	b.n	800391a <HAL_DMA_Init+0x196>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 0201 	bic.w	r2, r2, #1
 8003918:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800391a:	e02f      	b.n	800397c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800391c:	f7fe fa90 	bl	8001e40 <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b05      	cmp	r3, #5
 8003928:	d928      	bls.n	800397c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2220      	movs	r2, #32
 800392e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2203      	movs	r2, #3
 8003934:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e246      	b.n	8003dca <HAL_DMA_Init+0x646>
 800393c:	40020010 	.word	0x40020010
 8003940:	40020028 	.word	0x40020028
 8003944:	40020040 	.word	0x40020040
 8003948:	40020058 	.word	0x40020058
 800394c:	40020070 	.word	0x40020070
 8003950:	40020088 	.word	0x40020088
 8003954:	400200a0 	.word	0x400200a0
 8003958:	400200b8 	.word	0x400200b8
 800395c:	40020410 	.word	0x40020410
 8003960:	40020428 	.word	0x40020428
 8003964:	40020440 	.word	0x40020440
 8003968:	40020458 	.word	0x40020458
 800396c:	40020470 	.word	0x40020470
 8003970:	40020488 	.word	0x40020488
 8003974:	400204a0 	.word	0x400204a0
 8003978:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0301 	and.w	r3, r3, #1
 8003986:	2b00      	cmp	r3, #0
 8003988:	d1c8      	bne.n	800391c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003992:	697a      	ldr	r2, [r7, #20]
 8003994:	4b83      	ldr	r3, [pc, #524]	; (8003ba4 <HAL_DMA_Init+0x420>)
 8003996:	4013      	ands	r3, r2
 8003998:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80039a2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	691b      	ldr	r3, [r3, #16]
 80039a8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039ae:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039ba:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a1b      	ldr	r3, [r3, #32]
 80039c0:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80039c2:	697a      	ldr	r2, [r7, #20]
 80039c4:	4313      	orrs	r3, r2
 80039c6:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039cc:	2b04      	cmp	r3, #4
 80039ce:	d107      	bne.n	80039e0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d8:	4313      	orrs	r3, r2
 80039da:	697a      	ldr	r2, [r7, #20]
 80039dc:	4313      	orrs	r3, r2
 80039de:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80039e0:	4b71      	ldr	r3, [pc, #452]	; (8003ba8 <HAL_DMA_Init+0x424>)
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	4b71      	ldr	r3, [pc, #452]	; (8003bac <HAL_DMA_Init+0x428>)
 80039e6:	4013      	ands	r3, r2
 80039e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039ec:	d328      	bcc.n	8003a40 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	2b28      	cmp	r3, #40	; 0x28
 80039f4:	d903      	bls.n	80039fe <HAL_DMA_Init+0x27a>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	2b2e      	cmp	r3, #46	; 0x2e
 80039fc:	d917      	bls.n	8003a2e <HAL_DMA_Init+0x2aa>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	2b3e      	cmp	r3, #62	; 0x3e
 8003a04:	d903      	bls.n	8003a0e <HAL_DMA_Init+0x28a>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	2b42      	cmp	r3, #66	; 0x42
 8003a0c:	d90f      	bls.n	8003a2e <HAL_DMA_Init+0x2aa>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	2b46      	cmp	r3, #70	; 0x46
 8003a14:	d903      	bls.n	8003a1e <HAL_DMA_Init+0x29a>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	2b48      	cmp	r3, #72	; 0x48
 8003a1c:	d907      	bls.n	8003a2e <HAL_DMA_Init+0x2aa>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	2b4e      	cmp	r3, #78	; 0x4e
 8003a24:	d905      	bls.n	8003a32 <HAL_DMA_Init+0x2ae>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	2b52      	cmp	r3, #82	; 0x52
 8003a2c:	d801      	bhi.n	8003a32 <HAL_DMA_Init+0x2ae>
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e000      	b.n	8003a34 <HAL_DMA_Init+0x2b0>
 8003a32:	2300      	movs	r3, #0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d003      	beq.n	8003a40 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a3e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	697a      	ldr	r2, [r7, #20]
 8003a46:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	f023 0307 	bic.w	r3, r3, #7
 8003a56:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5c:	697a      	ldr	r2, [r7, #20]
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a66:	2b04      	cmp	r3, #4
 8003a68:	d117      	bne.n	8003a9a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a6e:	697a      	ldr	r2, [r7, #20]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d00e      	beq.n	8003a9a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f001 f9b9 	bl	8004df4 <DMA_CheckFifoParam>
 8003a82:	4603      	mov	r3, r0
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d008      	beq.n	8003a9a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2240      	movs	r2, #64	; 0x40
 8003a8c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2201      	movs	r2, #1
 8003a92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e197      	b.n	8003dca <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	697a      	ldr	r2, [r7, #20]
 8003aa0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f001 f8f4 	bl	8004c90 <DMA_CalcBaseAndBitshift>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ab0:	f003 031f 	and.w	r3, r3, #31
 8003ab4:	223f      	movs	r2, #63	; 0x3f
 8003ab6:	409a      	lsls	r2, r3
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	609a      	str	r2, [r3, #8]
 8003abc:	e0cd      	b.n	8003c5a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a3b      	ldr	r2, [pc, #236]	; (8003bb0 <HAL_DMA_Init+0x42c>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d022      	beq.n	8003b0e <HAL_DMA_Init+0x38a>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a39      	ldr	r2, [pc, #228]	; (8003bb4 <HAL_DMA_Init+0x430>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d01d      	beq.n	8003b0e <HAL_DMA_Init+0x38a>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a38      	ldr	r2, [pc, #224]	; (8003bb8 <HAL_DMA_Init+0x434>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d018      	beq.n	8003b0e <HAL_DMA_Init+0x38a>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a36      	ldr	r2, [pc, #216]	; (8003bbc <HAL_DMA_Init+0x438>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d013      	beq.n	8003b0e <HAL_DMA_Init+0x38a>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a35      	ldr	r2, [pc, #212]	; (8003bc0 <HAL_DMA_Init+0x43c>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d00e      	beq.n	8003b0e <HAL_DMA_Init+0x38a>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a33      	ldr	r2, [pc, #204]	; (8003bc4 <HAL_DMA_Init+0x440>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d009      	beq.n	8003b0e <HAL_DMA_Init+0x38a>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a32      	ldr	r2, [pc, #200]	; (8003bc8 <HAL_DMA_Init+0x444>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d004      	beq.n	8003b0e <HAL_DMA_Init+0x38a>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a30      	ldr	r2, [pc, #192]	; (8003bcc <HAL_DMA_Init+0x448>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d101      	bne.n	8003b12 <HAL_DMA_Init+0x38e>
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e000      	b.n	8003b14 <HAL_DMA_Init+0x390>
 8003b12:	2300      	movs	r3, #0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	f000 8097 	beq.w	8003c48 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a24      	ldr	r2, [pc, #144]	; (8003bb0 <HAL_DMA_Init+0x42c>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d021      	beq.n	8003b68 <HAL_DMA_Init+0x3e4>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a22      	ldr	r2, [pc, #136]	; (8003bb4 <HAL_DMA_Init+0x430>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d01c      	beq.n	8003b68 <HAL_DMA_Init+0x3e4>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a21      	ldr	r2, [pc, #132]	; (8003bb8 <HAL_DMA_Init+0x434>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d017      	beq.n	8003b68 <HAL_DMA_Init+0x3e4>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a1f      	ldr	r2, [pc, #124]	; (8003bbc <HAL_DMA_Init+0x438>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d012      	beq.n	8003b68 <HAL_DMA_Init+0x3e4>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a1e      	ldr	r2, [pc, #120]	; (8003bc0 <HAL_DMA_Init+0x43c>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d00d      	beq.n	8003b68 <HAL_DMA_Init+0x3e4>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a1c      	ldr	r2, [pc, #112]	; (8003bc4 <HAL_DMA_Init+0x440>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d008      	beq.n	8003b68 <HAL_DMA_Init+0x3e4>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a1b      	ldr	r2, [pc, #108]	; (8003bc8 <HAL_DMA_Init+0x444>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d003      	beq.n	8003b68 <HAL_DMA_Init+0x3e4>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a19      	ldr	r2, [pc, #100]	; (8003bcc <HAL_DMA_Init+0x448>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2202      	movs	r2, #2
 8003b6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003b82:	697a      	ldr	r2, [r7, #20]
 8003b84:	4b12      	ldr	r3, [pc, #72]	; (8003bd0 <HAL_DMA_Init+0x44c>)
 8003b86:	4013      	ands	r3, r2
 8003b88:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	2b40      	cmp	r3, #64	; 0x40
 8003b90:	d020      	beq.n	8003bd4 <HAL_DMA_Init+0x450>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	2b80      	cmp	r3, #128	; 0x80
 8003b98:	d102      	bne.n	8003ba0 <HAL_DMA_Init+0x41c>
 8003b9a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003b9e:	e01a      	b.n	8003bd6 <HAL_DMA_Init+0x452>
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	e018      	b.n	8003bd6 <HAL_DMA_Init+0x452>
 8003ba4:	fe10803f 	.word	0xfe10803f
 8003ba8:	5c001000 	.word	0x5c001000
 8003bac:	ffff0000 	.word	0xffff0000
 8003bb0:	58025408 	.word	0x58025408
 8003bb4:	5802541c 	.word	0x5802541c
 8003bb8:	58025430 	.word	0x58025430
 8003bbc:	58025444 	.word	0x58025444
 8003bc0:	58025458 	.word	0x58025458
 8003bc4:	5802546c 	.word	0x5802546c
 8003bc8:	58025480 	.word	0x58025480
 8003bcc:	58025494 	.word	0x58025494
 8003bd0:	fffe000f 	.word	0xfffe000f
 8003bd4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	68d2      	ldr	r2, [r2, #12]
 8003bda:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003bdc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003be4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003bec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	699b      	ldr	r3, [r3, #24]
 8003bf2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003bf4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003bfc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a1b      	ldr	r3, [r3, #32]
 8003c02:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003c04:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003c06:	697a      	ldr	r2, [r7, #20]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	461a      	mov	r2, r3
 8003c1a:	4b6e      	ldr	r3, [pc, #440]	; (8003dd4 <HAL_DMA_Init+0x650>)
 8003c1c:	4413      	add	r3, r2
 8003c1e:	4a6e      	ldr	r2, [pc, #440]	; (8003dd8 <HAL_DMA_Init+0x654>)
 8003c20:	fba2 2303 	umull	r2, r3, r2, r3
 8003c24:	091b      	lsrs	r3, r3, #4
 8003c26:	009a      	lsls	r2, r3, #2
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f001 f82f 	bl	8004c90 <DMA_CalcBaseAndBitshift>
 8003c32:	4603      	mov	r3, r0
 8003c34:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c3a:	f003 031f 	and.w	r3, r3, #31
 8003c3e:	2201      	movs	r2, #1
 8003c40:	409a      	lsls	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	605a      	str	r2, [r3, #4]
 8003c46:	e008      	b.n	8003c5a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2240      	movs	r2, #64	; 0x40
 8003c4c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2203      	movs	r2, #3
 8003c52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e0b7      	b.n	8003dca <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a5f      	ldr	r2, [pc, #380]	; (8003ddc <HAL_DMA_Init+0x658>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d072      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a5d      	ldr	r2, [pc, #372]	; (8003de0 <HAL_DMA_Init+0x65c>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d06d      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a5c      	ldr	r2, [pc, #368]	; (8003de4 <HAL_DMA_Init+0x660>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d068      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a5a      	ldr	r2, [pc, #360]	; (8003de8 <HAL_DMA_Init+0x664>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d063      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a59      	ldr	r2, [pc, #356]	; (8003dec <HAL_DMA_Init+0x668>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d05e      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a57      	ldr	r2, [pc, #348]	; (8003df0 <HAL_DMA_Init+0x66c>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d059      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a56      	ldr	r2, [pc, #344]	; (8003df4 <HAL_DMA_Init+0x670>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d054      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a54      	ldr	r2, [pc, #336]	; (8003df8 <HAL_DMA_Init+0x674>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d04f      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a53      	ldr	r2, [pc, #332]	; (8003dfc <HAL_DMA_Init+0x678>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d04a      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a51      	ldr	r2, [pc, #324]	; (8003e00 <HAL_DMA_Init+0x67c>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d045      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a50      	ldr	r2, [pc, #320]	; (8003e04 <HAL_DMA_Init+0x680>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d040      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a4e      	ldr	r2, [pc, #312]	; (8003e08 <HAL_DMA_Init+0x684>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d03b      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a4d      	ldr	r2, [pc, #308]	; (8003e0c <HAL_DMA_Init+0x688>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d036      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a4b      	ldr	r2, [pc, #300]	; (8003e10 <HAL_DMA_Init+0x68c>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d031      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a4a      	ldr	r2, [pc, #296]	; (8003e14 <HAL_DMA_Init+0x690>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d02c      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a48      	ldr	r2, [pc, #288]	; (8003e18 <HAL_DMA_Init+0x694>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d027      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a47      	ldr	r2, [pc, #284]	; (8003e1c <HAL_DMA_Init+0x698>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d022      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a45      	ldr	r2, [pc, #276]	; (8003e20 <HAL_DMA_Init+0x69c>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d01d      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a44      	ldr	r2, [pc, #272]	; (8003e24 <HAL_DMA_Init+0x6a0>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d018      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a42      	ldr	r2, [pc, #264]	; (8003e28 <HAL_DMA_Init+0x6a4>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d013      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a41      	ldr	r2, [pc, #260]	; (8003e2c <HAL_DMA_Init+0x6a8>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d00e      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a3f      	ldr	r2, [pc, #252]	; (8003e30 <HAL_DMA_Init+0x6ac>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d009      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a3e      	ldr	r2, [pc, #248]	; (8003e34 <HAL_DMA_Init+0x6b0>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d004      	beq.n	8003d4a <HAL_DMA_Init+0x5c6>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a3c      	ldr	r2, [pc, #240]	; (8003e38 <HAL_DMA_Init+0x6b4>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d101      	bne.n	8003d4e <HAL_DMA_Init+0x5ca>
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e000      	b.n	8003d50 <HAL_DMA_Init+0x5cc>
 8003d4e:	2300      	movs	r3, #0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d032      	beq.n	8003dba <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f001 f8c9 	bl	8004eec <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	2b80      	cmp	r3, #128	; 0x80
 8003d60:	d102      	bne.n	8003d68 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685a      	ldr	r2, [r3, #4]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d70:	b2d2      	uxtb	r2, r2
 8003d72:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003d7c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d010      	beq.n	8003da8 <HAL_DMA_Init+0x624>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	2b08      	cmp	r3, #8
 8003d8c:	d80c      	bhi.n	8003da8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f001 f946 	bl	8005020 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d98:	2200      	movs	r2, #0
 8003d9a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003da4:	605a      	str	r2, [r3, #4]
 8003da6:	e008      	b.n	8003dba <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3718      	adds	r7, #24
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	a7fdabf8 	.word	0xa7fdabf8
 8003dd8:	cccccccd 	.word	0xcccccccd
 8003ddc:	40020010 	.word	0x40020010
 8003de0:	40020028 	.word	0x40020028
 8003de4:	40020040 	.word	0x40020040
 8003de8:	40020058 	.word	0x40020058
 8003dec:	40020070 	.word	0x40020070
 8003df0:	40020088 	.word	0x40020088
 8003df4:	400200a0 	.word	0x400200a0
 8003df8:	400200b8 	.word	0x400200b8
 8003dfc:	40020410 	.word	0x40020410
 8003e00:	40020428 	.word	0x40020428
 8003e04:	40020440 	.word	0x40020440
 8003e08:	40020458 	.word	0x40020458
 8003e0c:	40020470 	.word	0x40020470
 8003e10:	40020488 	.word	0x40020488
 8003e14:	400204a0 	.word	0x400204a0
 8003e18:	400204b8 	.word	0x400204b8
 8003e1c:	58025408 	.word	0x58025408
 8003e20:	5802541c 	.word	0x5802541c
 8003e24:	58025430 	.word	0x58025430
 8003e28:	58025444 	.word	0x58025444
 8003e2c:	58025458 	.word	0x58025458
 8003e30:	5802546c 	.word	0x5802546c
 8003e34:	58025480 	.word	0x58025480
 8003e38:	58025494 	.word	0x58025494

08003e3c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b08a      	sub	sp, #40	; 0x28
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003e44:	2300      	movs	r3, #0
 8003e46:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e48:	4b67      	ldr	r3, [pc, #412]	; (8003fe8 <HAL_DMA_IRQHandler+0x1ac>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a67      	ldr	r2, [pc, #412]	; (8003fec <HAL_DMA_IRQHandler+0x1b0>)
 8003e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e52:	0a9b      	lsrs	r3, r3, #10
 8003e54:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e5a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e60:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003e62:	6a3b      	ldr	r3, [r7, #32]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a5f      	ldr	r2, [pc, #380]	; (8003ff0 <HAL_DMA_IRQHandler+0x1b4>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d04a      	beq.n	8003f0e <HAL_DMA_IRQHandler+0xd2>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a5d      	ldr	r2, [pc, #372]	; (8003ff4 <HAL_DMA_IRQHandler+0x1b8>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d045      	beq.n	8003f0e <HAL_DMA_IRQHandler+0xd2>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a5c      	ldr	r2, [pc, #368]	; (8003ff8 <HAL_DMA_IRQHandler+0x1bc>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d040      	beq.n	8003f0e <HAL_DMA_IRQHandler+0xd2>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a5a      	ldr	r2, [pc, #360]	; (8003ffc <HAL_DMA_IRQHandler+0x1c0>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d03b      	beq.n	8003f0e <HAL_DMA_IRQHandler+0xd2>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a59      	ldr	r2, [pc, #356]	; (8004000 <HAL_DMA_IRQHandler+0x1c4>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d036      	beq.n	8003f0e <HAL_DMA_IRQHandler+0xd2>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a57      	ldr	r2, [pc, #348]	; (8004004 <HAL_DMA_IRQHandler+0x1c8>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d031      	beq.n	8003f0e <HAL_DMA_IRQHandler+0xd2>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a56      	ldr	r2, [pc, #344]	; (8004008 <HAL_DMA_IRQHandler+0x1cc>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d02c      	beq.n	8003f0e <HAL_DMA_IRQHandler+0xd2>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a54      	ldr	r2, [pc, #336]	; (800400c <HAL_DMA_IRQHandler+0x1d0>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d027      	beq.n	8003f0e <HAL_DMA_IRQHandler+0xd2>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a53      	ldr	r2, [pc, #332]	; (8004010 <HAL_DMA_IRQHandler+0x1d4>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d022      	beq.n	8003f0e <HAL_DMA_IRQHandler+0xd2>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a51      	ldr	r2, [pc, #324]	; (8004014 <HAL_DMA_IRQHandler+0x1d8>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d01d      	beq.n	8003f0e <HAL_DMA_IRQHandler+0xd2>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a50      	ldr	r2, [pc, #320]	; (8004018 <HAL_DMA_IRQHandler+0x1dc>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d018      	beq.n	8003f0e <HAL_DMA_IRQHandler+0xd2>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a4e      	ldr	r2, [pc, #312]	; (800401c <HAL_DMA_IRQHandler+0x1e0>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d013      	beq.n	8003f0e <HAL_DMA_IRQHandler+0xd2>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a4d      	ldr	r2, [pc, #308]	; (8004020 <HAL_DMA_IRQHandler+0x1e4>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d00e      	beq.n	8003f0e <HAL_DMA_IRQHandler+0xd2>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a4b      	ldr	r2, [pc, #300]	; (8004024 <HAL_DMA_IRQHandler+0x1e8>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d009      	beq.n	8003f0e <HAL_DMA_IRQHandler+0xd2>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a4a      	ldr	r2, [pc, #296]	; (8004028 <HAL_DMA_IRQHandler+0x1ec>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d004      	beq.n	8003f0e <HAL_DMA_IRQHandler+0xd2>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a48      	ldr	r2, [pc, #288]	; (800402c <HAL_DMA_IRQHandler+0x1f0>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d101      	bne.n	8003f12 <HAL_DMA_IRQHandler+0xd6>
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e000      	b.n	8003f14 <HAL_DMA_IRQHandler+0xd8>
 8003f12:	2300      	movs	r3, #0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f000 842b 	beq.w	8004770 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f1e:	f003 031f 	and.w	r3, r3, #31
 8003f22:	2208      	movs	r2, #8
 8003f24:	409a      	lsls	r2, r3
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	4013      	ands	r3, r2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	f000 80a2 	beq.w	8004074 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a2e      	ldr	r2, [pc, #184]	; (8003ff0 <HAL_DMA_IRQHandler+0x1b4>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d04a      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x194>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a2d      	ldr	r2, [pc, #180]	; (8003ff4 <HAL_DMA_IRQHandler+0x1b8>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d045      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x194>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a2b      	ldr	r2, [pc, #172]	; (8003ff8 <HAL_DMA_IRQHandler+0x1bc>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d040      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x194>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a2a      	ldr	r2, [pc, #168]	; (8003ffc <HAL_DMA_IRQHandler+0x1c0>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d03b      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x194>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a28      	ldr	r2, [pc, #160]	; (8004000 <HAL_DMA_IRQHandler+0x1c4>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d036      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x194>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a27      	ldr	r2, [pc, #156]	; (8004004 <HAL_DMA_IRQHandler+0x1c8>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d031      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x194>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a25      	ldr	r2, [pc, #148]	; (8004008 <HAL_DMA_IRQHandler+0x1cc>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d02c      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x194>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a24      	ldr	r2, [pc, #144]	; (800400c <HAL_DMA_IRQHandler+0x1d0>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d027      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x194>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a22      	ldr	r2, [pc, #136]	; (8004010 <HAL_DMA_IRQHandler+0x1d4>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d022      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x194>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a21      	ldr	r2, [pc, #132]	; (8004014 <HAL_DMA_IRQHandler+0x1d8>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d01d      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x194>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a1f      	ldr	r2, [pc, #124]	; (8004018 <HAL_DMA_IRQHandler+0x1dc>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d018      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x194>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a1e      	ldr	r2, [pc, #120]	; (800401c <HAL_DMA_IRQHandler+0x1e0>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d013      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x194>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a1c      	ldr	r2, [pc, #112]	; (8004020 <HAL_DMA_IRQHandler+0x1e4>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d00e      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x194>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a1b      	ldr	r2, [pc, #108]	; (8004024 <HAL_DMA_IRQHandler+0x1e8>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d009      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x194>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a19      	ldr	r2, [pc, #100]	; (8004028 <HAL_DMA_IRQHandler+0x1ec>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d004      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x194>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a18      	ldr	r2, [pc, #96]	; (800402c <HAL_DMA_IRQHandler+0x1f0>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d12f      	bne.n	8004030 <HAL_DMA_IRQHandler+0x1f4>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0304 	and.w	r3, r3, #4
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	bf14      	ite	ne
 8003fde:	2301      	movne	r3, #1
 8003fe0:	2300      	moveq	r3, #0
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	e02e      	b.n	8004044 <HAL_DMA_IRQHandler+0x208>
 8003fe6:	bf00      	nop
 8003fe8:	24000008 	.word	0x24000008
 8003fec:	1b4e81b5 	.word	0x1b4e81b5
 8003ff0:	40020010 	.word	0x40020010
 8003ff4:	40020028 	.word	0x40020028
 8003ff8:	40020040 	.word	0x40020040
 8003ffc:	40020058 	.word	0x40020058
 8004000:	40020070 	.word	0x40020070
 8004004:	40020088 	.word	0x40020088
 8004008:	400200a0 	.word	0x400200a0
 800400c:	400200b8 	.word	0x400200b8
 8004010:	40020410 	.word	0x40020410
 8004014:	40020428 	.word	0x40020428
 8004018:	40020440 	.word	0x40020440
 800401c:	40020458 	.word	0x40020458
 8004020:	40020470 	.word	0x40020470
 8004024:	40020488 	.word	0x40020488
 8004028:	400204a0 	.word	0x400204a0
 800402c:	400204b8 	.word	0x400204b8
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0308 	and.w	r3, r3, #8
 800403a:	2b00      	cmp	r3, #0
 800403c:	bf14      	ite	ne
 800403e:	2301      	movne	r3, #1
 8004040:	2300      	moveq	r3, #0
 8004042:	b2db      	uxtb	r3, r3
 8004044:	2b00      	cmp	r3, #0
 8004046:	d015      	beq.n	8004074 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f022 0204 	bic.w	r2, r2, #4
 8004056:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800405c:	f003 031f 	and.w	r3, r3, #31
 8004060:	2208      	movs	r2, #8
 8004062:	409a      	lsls	r2, r3
 8004064:	6a3b      	ldr	r3, [r7, #32]
 8004066:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800406c:	f043 0201 	orr.w	r2, r3, #1
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004078:	f003 031f 	and.w	r3, r3, #31
 800407c:	69ba      	ldr	r2, [r7, #24]
 800407e:	fa22 f303 	lsr.w	r3, r2, r3
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	2b00      	cmp	r3, #0
 8004088:	d06e      	beq.n	8004168 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a69      	ldr	r2, [pc, #420]	; (8004234 <HAL_DMA_IRQHandler+0x3f8>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d04a      	beq.n	800412a <HAL_DMA_IRQHandler+0x2ee>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a67      	ldr	r2, [pc, #412]	; (8004238 <HAL_DMA_IRQHandler+0x3fc>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d045      	beq.n	800412a <HAL_DMA_IRQHandler+0x2ee>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a66      	ldr	r2, [pc, #408]	; (800423c <HAL_DMA_IRQHandler+0x400>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d040      	beq.n	800412a <HAL_DMA_IRQHandler+0x2ee>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a64      	ldr	r2, [pc, #400]	; (8004240 <HAL_DMA_IRQHandler+0x404>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d03b      	beq.n	800412a <HAL_DMA_IRQHandler+0x2ee>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a63      	ldr	r2, [pc, #396]	; (8004244 <HAL_DMA_IRQHandler+0x408>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d036      	beq.n	800412a <HAL_DMA_IRQHandler+0x2ee>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a61      	ldr	r2, [pc, #388]	; (8004248 <HAL_DMA_IRQHandler+0x40c>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d031      	beq.n	800412a <HAL_DMA_IRQHandler+0x2ee>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a60      	ldr	r2, [pc, #384]	; (800424c <HAL_DMA_IRQHandler+0x410>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d02c      	beq.n	800412a <HAL_DMA_IRQHandler+0x2ee>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a5e      	ldr	r2, [pc, #376]	; (8004250 <HAL_DMA_IRQHandler+0x414>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d027      	beq.n	800412a <HAL_DMA_IRQHandler+0x2ee>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a5d      	ldr	r2, [pc, #372]	; (8004254 <HAL_DMA_IRQHandler+0x418>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d022      	beq.n	800412a <HAL_DMA_IRQHandler+0x2ee>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a5b      	ldr	r2, [pc, #364]	; (8004258 <HAL_DMA_IRQHandler+0x41c>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d01d      	beq.n	800412a <HAL_DMA_IRQHandler+0x2ee>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a5a      	ldr	r2, [pc, #360]	; (800425c <HAL_DMA_IRQHandler+0x420>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d018      	beq.n	800412a <HAL_DMA_IRQHandler+0x2ee>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a58      	ldr	r2, [pc, #352]	; (8004260 <HAL_DMA_IRQHandler+0x424>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d013      	beq.n	800412a <HAL_DMA_IRQHandler+0x2ee>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a57      	ldr	r2, [pc, #348]	; (8004264 <HAL_DMA_IRQHandler+0x428>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d00e      	beq.n	800412a <HAL_DMA_IRQHandler+0x2ee>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a55      	ldr	r2, [pc, #340]	; (8004268 <HAL_DMA_IRQHandler+0x42c>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d009      	beq.n	800412a <HAL_DMA_IRQHandler+0x2ee>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a54      	ldr	r2, [pc, #336]	; (800426c <HAL_DMA_IRQHandler+0x430>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d004      	beq.n	800412a <HAL_DMA_IRQHandler+0x2ee>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a52      	ldr	r2, [pc, #328]	; (8004270 <HAL_DMA_IRQHandler+0x434>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d10a      	bne.n	8004140 <HAL_DMA_IRQHandler+0x304>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	695b      	ldr	r3, [r3, #20]
 8004130:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004134:	2b00      	cmp	r3, #0
 8004136:	bf14      	ite	ne
 8004138:	2301      	movne	r3, #1
 800413a:	2300      	moveq	r3, #0
 800413c:	b2db      	uxtb	r3, r3
 800413e:	e003      	b.n	8004148 <HAL_DMA_IRQHandler+0x30c>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2300      	movs	r3, #0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d00d      	beq.n	8004168 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004150:	f003 031f 	and.w	r3, r3, #31
 8004154:	2201      	movs	r2, #1
 8004156:	409a      	lsls	r2, r3
 8004158:	6a3b      	ldr	r3, [r7, #32]
 800415a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004160:	f043 0202 	orr.w	r2, r3, #2
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800416c:	f003 031f 	and.w	r3, r3, #31
 8004170:	2204      	movs	r2, #4
 8004172:	409a      	lsls	r2, r3
 8004174:	69bb      	ldr	r3, [r7, #24]
 8004176:	4013      	ands	r3, r2
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 808f 	beq.w	800429c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a2c      	ldr	r2, [pc, #176]	; (8004234 <HAL_DMA_IRQHandler+0x3f8>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d04a      	beq.n	800421e <HAL_DMA_IRQHandler+0x3e2>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a2a      	ldr	r2, [pc, #168]	; (8004238 <HAL_DMA_IRQHandler+0x3fc>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d045      	beq.n	800421e <HAL_DMA_IRQHandler+0x3e2>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a29      	ldr	r2, [pc, #164]	; (800423c <HAL_DMA_IRQHandler+0x400>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d040      	beq.n	800421e <HAL_DMA_IRQHandler+0x3e2>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a27      	ldr	r2, [pc, #156]	; (8004240 <HAL_DMA_IRQHandler+0x404>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d03b      	beq.n	800421e <HAL_DMA_IRQHandler+0x3e2>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a26      	ldr	r2, [pc, #152]	; (8004244 <HAL_DMA_IRQHandler+0x408>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d036      	beq.n	800421e <HAL_DMA_IRQHandler+0x3e2>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a24      	ldr	r2, [pc, #144]	; (8004248 <HAL_DMA_IRQHandler+0x40c>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d031      	beq.n	800421e <HAL_DMA_IRQHandler+0x3e2>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a23      	ldr	r2, [pc, #140]	; (800424c <HAL_DMA_IRQHandler+0x410>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d02c      	beq.n	800421e <HAL_DMA_IRQHandler+0x3e2>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a21      	ldr	r2, [pc, #132]	; (8004250 <HAL_DMA_IRQHandler+0x414>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d027      	beq.n	800421e <HAL_DMA_IRQHandler+0x3e2>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a20      	ldr	r2, [pc, #128]	; (8004254 <HAL_DMA_IRQHandler+0x418>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d022      	beq.n	800421e <HAL_DMA_IRQHandler+0x3e2>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a1e      	ldr	r2, [pc, #120]	; (8004258 <HAL_DMA_IRQHandler+0x41c>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d01d      	beq.n	800421e <HAL_DMA_IRQHandler+0x3e2>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a1d      	ldr	r2, [pc, #116]	; (800425c <HAL_DMA_IRQHandler+0x420>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d018      	beq.n	800421e <HAL_DMA_IRQHandler+0x3e2>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a1b      	ldr	r2, [pc, #108]	; (8004260 <HAL_DMA_IRQHandler+0x424>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d013      	beq.n	800421e <HAL_DMA_IRQHandler+0x3e2>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a1a      	ldr	r2, [pc, #104]	; (8004264 <HAL_DMA_IRQHandler+0x428>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d00e      	beq.n	800421e <HAL_DMA_IRQHandler+0x3e2>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a18      	ldr	r2, [pc, #96]	; (8004268 <HAL_DMA_IRQHandler+0x42c>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d009      	beq.n	800421e <HAL_DMA_IRQHandler+0x3e2>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a17      	ldr	r2, [pc, #92]	; (800426c <HAL_DMA_IRQHandler+0x430>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d004      	beq.n	800421e <HAL_DMA_IRQHandler+0x3e2>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a15      	ldr	r2, [pc, #84]	; (8004270 <HAL_DMA_IRQHandler+0x434>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d12a      	bne.n	8004274 <HAL_DMA_IRQHandler+0x438>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0302 	and.w	r3, r3, #2
 8004228:	2b00      	cmp	r3, #0
 800422a:	bf14      	ite	ne
 800422c:	2301      	movne	r3, #1
 800422e:	2300      	moveq	r3, #0
 8004230:	b2db      	uxtb	r3, r3
 8004232:	e023      	b.n	800427c <HAL_DMA_IRQHandler+0x440>
 8004234:	40020010 	.word	0x40020010
 8004238:	40020028 	.word	0x40020028
 800423c:	40020040 	.word	0x40020040
 8004240:	40020058 	.word	0x40020058
 8004244:	40020070 	.word	0x40020070
 8004248:	40020088 	.word	0x40020088
 800424c:	400200a0 	.word	0x400200a0
 8004250:	400200b8 	.word	0x400200b8
 8004254:	40020410 	.word	0x40020410
 8004258:	40020428 	.word	0x40020428
 800425c:	40020440 	.word	0x40020440
 8004260:	40020458 	.word	0x40020458
 8004264:	40020470 	.word	0x40020470
 8004268:	40020488 	.word	0x40020488
 800426c:	400204a0 	.word	0x400204a0
 8004270:	400204b8 	.word	0x400204b8
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2300      	movs	r3, #0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d00d      	beq.n	800429c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004284:	f003 031f 	and.w	r3, r3, #31
 8004288:	2204      	movs	r2, #4
 800428a:	409a      	lsls	r2, r3
 800428c:	6a3b      	ldr	r3, [r7, #32]
 800428e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004294:	f043 0204 	orr.w	r2, r3, #4
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a0:	f003 031f 	and.w	r3, r3, #31
 80042a4:	2210      	movs	r2, #16
 80042a6:	409a      	lsls	r2, r3
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	4013      	ands	r3, r2
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	f000 80a6 	beq.w	80043fe <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a85      	ldr	r2, [pc, #532]	; (80044cc <HAL_DMA_IRQHandler+0x690>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d04a      	beq.n	8004352 <HAL_DMA_IRQHandler+0x516>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a83      	ldr	r2, [pc, #524]	; (80044d0 <HAL_DMA_IRQHandler+0x694>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d045      	beq.n	8004352 <HAL_DMA_IRQHandler+0x516>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a82      	ldr	r2, [pc, #520]	; (80044d4 <HAL_DMA_IRQHandler+0x698>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d040      	beq.n	8004352 <HAL_DMA_IRQHandler+0x516>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a80      	ldr	r2, [pc, #512]	; (80044d8 <HAL_DMA_IRQHandler+0x69c>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d03b      	beq.n	8004352 <HAL_DMA_IRQHandler+0x516>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a7f      	ldr	r2, [pc, #508]	; (80044dc <HAL_DMA_IRQHandler+0x6a0>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d036      	beq.n	8004352 <HAL_DMA_IRQHandler+0x516>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a7d      	ldr	r2, [pc, #500]	; (80044e0 <HAL_DMA_IRQHandler+0x6a4>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d031      	beq.n	8004352 <HAL_DMA_IRQHandler+0x516>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a7c      	ldr	r2, [pc, #496]	; (80044e4 <HAL_DMA_IRQHandler+0x6a8>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d02c      	beq.n	8004352 <HAL_DMA_IRQHandler+0x516>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a7a      	ldr	r2, [pc, #488]	; (80044e8 <HAL_DMA_IRQHandler+0x6ac>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d027      	beq.n	8004352 <HAL_DMA_IRQHandler+0x516>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a79      	ldr	r2, [pc, #484]	; (80044ec <HAL_DMA_IRQHandler+0x6b0>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d022      	beq.n	8004352 <HAL_DMA_IRQHandler+0x516>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a77      	ldr	r2, [pc, #476]	; (80044f0 <HAL_DMA_IRQHandler+0x6b4>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d01d      	beq.n	8004352 <HAL_DMA_IRQHandler+0x516>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a76      	ldr	r2, [pc, #472]	; (80044f4 <HAL_DMA_IRQHandler+0x6b8>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d018      	beq.n	8004352 <HAL_DMA_IRQHandler+0x516>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a74      	ldr	r2, [pc, #464]	; (80044f8 <HAL_DMA_IRQHandler+0x6bc>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d013      	beq.n	8004352 <HAL_DMA_IRQHandler+0x516>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a73      	ldr	r2, [pc, #460]	; (80044fc <HAL_DMA_IRQHandler+0x6c0>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d00e      	beq.n	8004352 <HAL_DMA_IRQHandler+0x516>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a71      	ldr	r2, [pc, #452]	; (8004500 <HAL_DMA_IRQHandler+0x6c4>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d009      	beq.n	8004352 <HAL_DMA_IRQHandler+0x516>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a70      	ldr	r2, [pc, #448]	; (8004504 <HAL_DMA_IRQHandler+0x6c8>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d004      	beq.n	8004352 <HAL_DMA_IRQHandler+0x516>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a6e      	ldr	r2, [pc, #440]	; (8004508 <HAL_DMA_IRQHandler+0x6cc>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d10a      	bne.n	8004368 <HAL_DMA_IRQHandler+0x52c>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f003 0308 	and.w	r3, r3, #8
 800435c:	2b00      	cmp	r3, #0
 800435e:	bf14      	ite	ne
 8004360:	2301      	movne	r3, #1
 8004362:	2300      	moveq	r3, #0
 8004364:	b2db      	uxtb	r3, r3
 8004366:	e009      	b.n	800437c <HAL_DMA_IRQHandler+0x540>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0304 	and.w	r3, r3, #4
 8004372:	2b00      	cmp	r3, #0
 8004374:	bf14      	ite	ne
 8004376:	2301      	movne	r3, #1
 8004378:	2300      	moveq	r3, #0
 800437a:	b2db      	uxtb	r3, r3
 800437c:	2b00      	cmp	r3, #0
 800437e:	d03e      	beq.n	80043fe <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004384:	f003 031f 	and.w	r3, r3, #31
 8004388:	2210      	movs	r2, #16
 800438a:	409a      	lsls	r2, r3
 800438c:	6a3b      	ldr	r3, [r7, #32]
 800438e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d018      	beq.n	80043d0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d108      	bne.n	80043be <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d024      	beq.n	80043fe <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	4798      	blx	r3
 80043bc:	e01f      	b.n	80043fe <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d01b      	beq.n	80043fe <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	4798      	blx	r3
 80043ce:	e016      	b.n	80043fe <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d107      	bne.n	80043ee <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f022 0208 	bic.w	r2, r2, #8
 80043ec:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d003      	beq.n	80043fe <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004402:	f003 031f 	and.w	r3, r3, #31
 8004406:	2220      	movs	r2, #32
 8004408:	409a      	lsls	r2, r3
 800440a:	69bb      	ldr	r3, [r7, #24]
 800440c:	4013      	ands	r3, r2
 800440e:	2b00      	cmp	r3, #0
 8004410:	f000 8110 	beq.w	8004634 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a2c      	ldr	r2, [pc, #176]	; (80044cc <HAL_DMA_IRQHandler+0x690>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d04a      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x678>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a2b      	ldr	r2, [pc, #172]	; (80044d0 <HAL_DMA_IRQHandler+0x694>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d045      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x678>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a29      	ldr	r2, [pc, #164]	; (80044d4 <HAL_DMA_IRQHandler+0x698>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d040      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x678>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a28      	ldr	r2, [pc, #160]	; (80044d8 <HAL_DMA_IRQHandler+0x69c>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d03b      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x678>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a26      	ldr	r2, [pc, #152]	; (80044dc <HAL_DMA_IRQHandler+0x6a0>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d036      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x678>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a25      	ldr	r2, [pc, #148]	; (80044e0 <HAL_DMA_IRQHandler+0x6a4>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d031      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x678>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a23      	ldr	r2, [pc, #140]	; (80044e4 <HAL_DMA_IRQHandler+0x6a8>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d02c      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x678>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a22      	ldr	r2, [pc, #136]	; (80044e8 <HAL_DMA_IRQHandler+0x6ac>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d027      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x678>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a20      	ldr	r2, [pc, #128]	; (80044ec <HAL_DMA_IRQHandler+0x6b0>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d022      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x678>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a1f      	ldr	r2, [pc, #124]	; (80044f0 <HAL_DMA_IRQHandler+0x6b4>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d01d      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x678>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a1d      	ldr	r2, [pc, #116]	; (80044f4 <HAL_DMA_IRQHandler+0x6b8>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d018      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x678>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a1c      	ldr	r2, [pc, #112]	; (80044f8 <HAL_DMA_IRQHandler+0x6bc>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d013      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x678>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a1a      	ldr	r2, [pc, #104]	; (80044fc <HAL_DMA_IRQHandler+0x6c0>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d00e      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x678>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a19      	ldr	r2, [pc, #100]	; (8004500 <HAL_DMA_IRQHandler+0x6c4>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d009      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x678>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a17      	ldr	r2, [pc, #92]	; (8004504 <HAL_DMA_IRQHandler+0x6c8>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d004      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x678>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a16      	ldr	r2, [pc, #88]	; (8004508 <HAL_DMA_IRQHandler+0x6cc>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d12b      	bne.n	800450c <HAL_DMA_IRQHandler+0x6d0>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0310 	and.w	r3, r3, #16
 80044be:	2b00      	cmp	r3, #0
 80044c0:	bf14      	ite	ne
 80044c2:	2301      	movne	r3, #1
 80044c4:	2300      	moveq	r3, #0
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	e02a      	b.n	8004520 <HAL_DMA_IRQHandler+0x6e4>
 80044ca:	bf00      	nop
 80044cc:	40020010 	.word	0x40020010
 80044d0:	40020028 	.word	0x40020028
 80044d4:	40020040 	.word	0x40020040
 80044d8:	40020058 	.word	0x40020058
 80044dc:	40020070 	.word	0x40020070
 80044e0:	40020088 	.word	0x40020088
 80044e4:	400200a0 	.word	0x400200a0
 80044e8:	400200b8 	.word	0x400200b8
 80044ec:	40020410 	.word	0x40020410
 80044f0:	40020428 	.word	0x40020428
 80044f4:	40020440 	.word	0x40020440
 80044f8:	40020458 	.word	0x40020458
 80044fc:	40020470 	.word	0x40020470
 8004500:	40020488 	.word	0x40020488
 8004504:	400204a0 	.word	0x400204a0
 8004508:	400204b8 	.word	0x400204b8
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b00      	cmp	r3, #0
 8004518:	bf14      	ite	ne
 800451a:	2301      	movne	r3, #1
 800451c:	2300      	moveq	r3, #0
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b00      	cmp	r3, #0
 8004522:	f000 8087 	beq.w	8004634 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800452a:	f003 031f 	and.w	r3, r3, #31
 800452e:	2220      	movs	r2, #32
 8004530:	409a      	lsls	r2, r3
 8004532:	6a3b      	ldr	r3, [r7, #32]
 8004534:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2b04      	cmp	r3, #4
 8004540:	d139      	bne.n	80045b6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 0216 	bic.w	r2, r2, #22
 8004550:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	695a      	ldr	r2, [r3, #20]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004560:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004566:	2b00      	cmp	r3, #0
 8004568:	d103      	bne.n	8004572 <HAL_DMA_IRQHandler+0x736>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800456e:	2b00      	cmp	r3, #0
 8004570:	d007      	beq.n	8004582 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f022 0208 	bic.w	r2, r2, #8
 8004580:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004586:	f003 031f 	and.w	r3, r3, #31
 800458a:	223f      	movs	r2, #63	; 0x3f
 800458c:	409a      	lsls	r2, r3
 800458e:	6a3b      	ldr	r3, [r7, #32]
 8004590:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2201      	movs	r2, #1
 8004596:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f000 834a 	beq.w	8004c40 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	4798      	blx	r3
          }
          return;
 80045b4:	e344      	b.n	8004c40 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d018      	beq.n	80045f6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d108      	bne.n	80045e4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d02c      	beq.n	8004634 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	4798      	blx	r3
 80045e2:	e027      	b.n	8004634 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d023      	beq.n	8004634 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	4798      	blx	r3
 80045f4:	e01e      	b.n	8004634 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10f      	bne.n	8004624 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f022 0210 	bic.w	r2, r2, #16
 8004612:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004628:	2b00      	cmp	r3, #0
 800462a:	d003      	beq.n	8004634 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004638:	2b00      	cmp	r3, #0
 800463a:	f000 8306 	beq.w	8004c4a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004642:	f003 0301 	and.w	r3, r3, #1
 8004646:	2b00      	cmp	r3, #0
 8004648:	f000 8088 	beq.w	800475c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2204      	movs	r2, #4
 8004650:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a7a      	ldr	r2, [pc, #488]	; (8004844 <HAL_DMA_IRQHandler+0xa08>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d04a      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x8b8>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a79      	ldr	r2, [pc, #484]	; (8004848 <HAL_DMA_IRQHandler+0xa0c>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d045      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x8b8>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a77      	ldr	r2, [pc, #476]	; (800484c <HAL_DMA_IRQHandler+0xa10>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d040      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x8b8>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a76      	ldr	r2, [pc, #472]	; (8004850 <HAL_DMA_IRQHandler+0xa14>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d03b      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x8b8>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a74      	ldr	r2, [pc, #464]	; (8004854 <HAL_DMA_IRQHandler+0xa18>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d036      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x8b8>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a73      	ldr	r2, [pc, #460]	; (8004858 <HAL_DMA_IRQHandler+0xa1c>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d031      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x8b8>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a71      	ldr	r2, [pc, #452]	; (800485c <HAL_DMA_IRQHandler+0xa20>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d02c      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x8b8>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a70      	ldr	r2, [pc, #448]	; (8004860 <HAL_DMA_IRQHandler+0xa24>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d027      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x8b8>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a6e      	ldr	r2, [pc, #440]	; (8004864 <HAL_DMA_IRQHandler+0xa28>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d022      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x8b8>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a6d      	ldr	r2, [pc, #436]	; (8004868 <HAL_DMA_IRQHandler+0xa2c>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d01d      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x8b8>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a6b      	ldr	r2, [pc, #428]	; (800486c <HAL_DMA_IRQHandler+0xa30>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d018      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x8b8>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a6a      	ldr	r2, [pc, #424]	; (8004870 <HAL_DMA_IRQHandler+0xa34>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d013      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x8b8>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a68      	ldr	r2, [pc, #416]	; (8004874 <HAL_DMA_IRQHandler+0xa38>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d00e      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x8b8>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a67      	ldr	r2, [pc, #412]	; (8004878 <HAL_DMA_IRQHandler+0xa3c>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d009      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x8b8>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a65      	ldr	r2, [pc, #404]	; (800487c <HAL_DMA_IRQHandler+0xa40>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d004      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x8b8>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a64      	ldr	r2, [pc, #400]	; (8004880 <HAL_DMA_IRQHandler+0xa44>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d108      	bne.n	8004706 <HAL_DMA_IRQHandler+0x8ca>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f022 0201 	bic.w	r2, r2, #1
 8004702:	601a      	str	r2, [r3, #0]
 8004704:	e007      	b.n	8004716 <HAL_DMA_IRQHandler+0x8da>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f022 0201 	bic.w	r2, r2, #1
 8004714:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	3301      	adds	r3, #1
 800471a:	60fb      	str	r3, [r7, #12]
 800471c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800471e:	429a      	cmp	r2, r3
 8004720:	d307      	bcc.n	8004732 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0301 	and.w	r3, r3, #1
 800472c:	2b00      	cmp	r3, #0
 800472e:	d1f2      	bne.n	8004716 <HAL_DMA_IRQHandler+0x8da>
 8004730:	e000      	b.n	8004734 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004732:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0301 	and.w	r3, r3, #1
 800473e:	2b00      	cmp	r3, #0
 8004740:	d004      	beq.n	800474c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2203      	movs	r2, #3
 8004746:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800474a:	e003      	b.n	8004754 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004760:	2b00      	cmp	r3, #0
 8004762:	f000 8272 	beq.w	8004c4a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	4798      	blx	r3
 800476e:	e26c      	b.n	8004c4a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a43      	ldr	r2, [pc, #268]	; (8004884 <HAL_DMA_IRQHandler+0xa48>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d022      	beq.n	80047c0 <HAL_DMA_IRQHandler+0x984>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a42      	ldr	r2, [pc, #264]	; (8004888 <HAL_DMA_IRQHandler+0xa4c>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d01d      	beq.n	80047c0 <HAL_DMA_IRQHandler+0x984>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a40      	ldr	r2, [pc, #256]	; (800488c <HAL_DMA_IRQHandler+0xa50>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d018      	beq.n	80047c0 <HAL_DMA_IRQHandler+0x984>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a3f      	ldr	r2, [pc, #252]	; (8004890 <HAL_DMA_IRQHandler+0xa54>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d013      	beq.n	80047c0 <HAL_DMA_IRQHandler+0x984>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a3d      	ldr	r2, [pc, #244]	; (8004894 <HAL_DMA_IRQHandler+0xa58>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d00e      	beq.n	80047c0 <HAL_DMA_IRQHandler+0x984>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a3c      	ldr	r2, [pc, #240]	; (8004898 <HAL_DMA_IRQHandler+0xa5c>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d009      	beq.n	80047c0 <HAL_DMA_IRQHandler+0x984>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a3a      	ldr	r2, [pc, #232]	; (800489c <HAL_DMA_IRQHandler+0xa60>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d004      	beq.n	80047c0 <HAL_DMA_IRQHandler+0x984>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a39      	ldr	r2, [pc, #228]	; (80048a0 <HAL_DMA_IRQHandler+0xa64>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d101      	bne.n	80047c4 <HAL_DMA_IRQHandler+0x988>
 80047c0:	2301      	movs	r3, #1
 80047c2:	e000      	b.n	80047c6 <HAL_DMA_IRQHandler+0x98a>
 80047c4:	2300      	movs	r3, #0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	f000 823f 	beq.w	8004c4a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047d8:	f003 031f 	and.w	r3, r3, #31
 80047dc:	2204      	movs	r2, #4
 80047de:	409a      	lsls	r2, r3
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	4013      	ands	r3, r2
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	f000 80cd 	beq.w	8004984 <HAL_DMA_IRQHandler+0xb48>
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	f003 0304 	and.w	r3, r3, #4
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	f000 80c7 	beq.w	8004984 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047fa:	f003 031f 	and.w	r3, r3, #31
 80047fe:	2204      	movs	r2, #4
 8004800:	409a      	lsls	r2, r3
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800480c:	2b00      	cmp	r3, #0
 800480e:	d049      	beq.n	80048a4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d109      	bne.n	800482e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800481e:	2b00      	cmp	r3, #0
 8004820:	f000 8210 	beq.w	8004c44 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800482c:	e20a      	b.n	8004c44 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004832:	2b00      	cmp	r3, #0
 8004834:	f000 8206 	beq.w	8004c44 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004840:	e200      	b.n	8004c44 <HAL_DMA_IRQHandler+0xe08>
 8004842:	bf00      	nop
 8004844:	40020010 	.word	0x40020010
 8004848:	40020028 	.word	0x40020028
 800484c:	40020040 	.word	0x40020040
 8004850:	40020058 	.word	0x40020058
 8004854:	40020070 	.word	0x40020070
 8004858:	40020088 	.word	0x40020088
 800485c:	400200a0 	.word	0x400200a0
 8004860:	400200b8 	.word	0x400200b8
 8004864:	40020410 	.word	0x40020410
 8004868:	40020428 	.word	0x40020428
 800486c:	40020440 	.word	0x40020440
 8004870:	40020458 	.word	0x40020458
 8004874:	40020470 	.word	0x40020470
 8004878:	40020488 	.word	0x40020488
 800487c:	400204a0 	.word	0x400204a0
 8004880:	400204b8 	.word	0x400204b8
 8004884:	58025408 	.word	0x58025408
 8004888:	5802541c 	.word	0x5802541c
 800488c:	58025430 	.word	0x58025430
 8004890:	58025444 	.word	0x58025444
 8004894:	58025458 	.word	0x58025458
 8004898:	5802546c 	.word	0x5802546c
 800489c:	58025480 	.word	0x58025480
 80048a0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	f003 0320 	and.w	r3, r3, #32
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d160      	bne.n	8004970 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a8c      	ldr	r2, [pc, #560]	; (8004ae4 <HAL_DMA_IRQHandler+0xca8>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d04a      	beq.n	800494e <HAL_DMA_IRQHandler+0xb12>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a8a      	ldr	r2, [pc, #552]	; (8004ae8 <HAL_DMA_IRQHandler+0xcac>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d045      	beq.n	800494e <HAL_DMA_IRQHandler+0xb12>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a89      	ldr	r2, [pc, #548]	; (8004aec <HAL_DMA_IRQHandler+0xcb0>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d040      	beq.n	800494e <HAL_DMA_IRQHandler+0xb12>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a87      	ldr	r2, [pc, #540]	; (8004af0 <HAL_DMA_IRQHandler+0xcb4>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d03b      	beq.n	800494e <HAL_DMA_IRQHandler+0xb12>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a86      	ldr	r2, [pc, #536]	; (8004af4 <HAL_DMA_IRQHandler+0xcb8>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d036      	beq.n	800494e <HAL_DMA_IRQHandler+0xb12>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a84      	ldr	r2, [pc, #528]	; (8004af8 <HAL_DMA_IRQHandler+0xcbc>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d031      	beq.n	800494e <HAL_DMA_IRQHandler+0xb12>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a83      	ldr	r2, [pc, #524]	; (8004afc <HAL_DMA_IRQHandler+0xcc0>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d02c      	beq.n	800494e <HAL_DMA_IRQHandler+0xb12>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a81      	ldr	r2, [pc, #516]	; (8004b00 <HAL_DMA_IRQHandler+0xcc4>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d027      	beq.n	800494e <HAL_DMA_IRQHandler+0xb12>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a80      	ldr	r2, [pc, #512]	; (8004b04 <HAL_DMA_IRQHandler+0xcc8>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d022      	beq.n	800494e <HAL_DMA_IRQHandler+0xb12>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a7e      	ldr	r2, [pc, #504]	; (8004b08 <HAL_DMA_IRQHandler+0xccc>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d01d      	beq.n	800494e <HAL_DMA_IRQHandler+0xb12>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a7d      	ldr	r2, [pc, #500]	; (8004b0c <HAL_DMA_IRQHandler+0xcd0>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d018      	beq.n	800494e <HAL_DMA_IRQHandler+0xb12>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a7b      	ldr	r2, [pc, #492]	; (8004b10 <HAL_DMA_IRQHandler+0xcd4>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d013      	beq.n	800494e <HAL_DMA_IRQHandler+0xb12>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a7a      	ldr	r2, [pc, #488]	; (8004b14 <HAL_DMA_IRQHandler+0xcd8>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d00e      	beq.n	800494e <HAL_DMA_IRQHandler+0xb12>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a78      	ldr	r2, [pc, #480]	; (8004b18 <HAL_DMA_IRQHandler+0xcdc>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d009      	beq.n	800494e <HAL_DMA_IRQHandler+0xb12>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a77      	ldr	r2, [pc, #476]	; (8004b1c <HAL_DMA_IRQHandler+0xce0>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d004      	beq.n	800494e <HAL_DMA_IRQHandler+0xb12>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a75      	ldr	r2, [pc, #468]	; (8004b20 <HAL_DMA_IRQHandler+0xce4>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d108      	bne.n	8004960 <HAL_DMA_IRQHandler+0xb24>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f022 0208 	bic.w	r2, r2, #8
 800495c:	601a      	str	r2, [r3, #0]
 800495e:	e007      	b.n	8004970 <HAL_DMA_IRQHandler+0xb34>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f022 0204 	bic.w	r2, r2, #4
 800496e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004974:	2b00      	cmp	r3, #0
 8004976:	f000 8165 	beq.w	8004c44 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004982:	e15f      	b.n	8004c44 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004988:	f003 031f 	and.w	r3, r3, #31
 800498c:	2202      	movs	r2, #2
 800498e:	409a      	lsls	r2, r3
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	4013      	ands	r3, r2
 8004994:	2b00      	cmp	r3, #0
 8004996:	f000 80c5 	beq.w	8004b24 <HAL_DMA_IRQHandler+0xce8>
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	f003 0302 	and.w	r3, r3, #2
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 80bf 	beq.w	8004b24 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049aa:	f003 031f 	and.w	r3, r3, #31
 80049ae:	2202      	movs	r2, #2
 80049b0:	409a      	lsls	r2, r3
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d018      	beq.n	80049f2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d109      	bne.n	80049de <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	f000 813a 	beq.w	8004c48 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80049dc:	e134      	b.n	8004c48 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	f000 8130 	beq.w	8004c48 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80049f0:	e12a      	b.n	8004c48 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	f003 0320 	and.w	r3, r3, #32
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d168      	bne.n	8004ace <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a38      	ldr	r2, [pc, #224]	; (8004ae4 <HAL_DMA_IRQHandler+0xca8>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d04a      	beq.n	8004a9c <HAL_DMA_IRQHandler+0xc60>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a37      	ldr	r2, [pc, #220]	; (8004ae8 <HAL_DMA_IRQHandler+0xcac>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d045      	beq.n	8004a9c <HAL_DMA_IRQHandler+0xc60>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a35      	ldr	r2, [pc, #212]	; (8004aec <HAL_DMA_IRQHandler+0xcb0>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d040      	beq.n	8004a9c <HAL_DMA_IRQHandler+0xc60>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a34      	ldr	r2, [pc, #208]	; (8004af0 <HAL_DMA_IRQHandler+0xcb4>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d03b      	beq.n	8004a9c <HAL_DMA_IRQHandler+0xc60>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a32      	ldr	r2, [pc, #200]	; (8004af4 <HAL_DMA_IRQHandler+0xcb8>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d036      	beq.n	8004a9c <HAL_DMA_IRQHandler+0xc60>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a31      	ldr	r2, [pc, #196]	; (8004af8 <HAL_DMA_IRQHandler+0xcbc>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d031      	beq.n	8004a9c <HAL_DMA_IRQHandler+0xc60>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a2f      	ldr	r2, [pc, #188]	; (8004afc <HAL_DMA_IRQHandler+0xcc0>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d02c      	beq.n	8004a9c <HAL_DMA_IRQHandler+0xc60>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a2e      	ldr	r2, [pc, #184]	; (8004b00 <HAL_DMA_IRQHandler+0xcc4>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d027      	beq.n	8004a9c <HAL_DMA_IRQHandler+0xc60>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a2c      	ldr	r2, [pc, #176]	; (8004b04 <HAL_DMA_IRQHandler+0xcc8>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d022      	beq.n	8004a9c <HAL_DMA_IRQHandler+0xc60>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a2b      	ldr	r2, [pc, #172]	; (8004b08 <HAL_DMA_IRQHandler+0xccc>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d01d      	beq.n	8004a9c <HAL_DMA_IRQHandler+0xc60>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a29      	ldr	r2, [pc, #164]	; (8004b0c <HAL_DMA_IRQHandler+0xcd0>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d018      	beq.n	8004a9c <HAL_DMA_IRQHandler+0xc60>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a28      	ldr	r2, [pc, #160]	; (8004b10 <HAL_DMA_IRQHandler+0xcd4>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d013      	beq.n	8004a9c <HAL_DMA_IRQHandler+0xc60>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a26      	ldr	r2, [pc, #152]	; (8004b14 <HAL_DMA_IRQHandler+0xcd8>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d00e      	beq.n	8004a9c <HAL_DMA_IRQHandler+0xc60>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a25      	ldr	r2, [pc, #148]	; (8004b18 <HAL_DMA_IRQHandler+0xcdc>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d009      	beq.n	8004a9c <HAL_DMA_IRQHandler+0xc60>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a23      	ldr	r2, [pc, #140]	; (8004b1c <HAL_DMA_IRQHandler+0xce0>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d004      	beq.n	8004a9c <HAL_DMA_IRQHandler+0xc60>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a22      	ldr	r2, [pc, #136]	; (8004b20 <HAL_DMA_IRQHandler+0xce4>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d108      	bne.n	8004aae <HAL_DMA_IRQHandler+0xc72>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f022 0214 	bic.w	r2, r2, #20
 8004aaa:	601a      	str	r2, [r3, #0]
 8004aac:	e007      	b.n	8004abe <HAL_DMA_IRQHandler+0xc82>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f022 020a 	bic.w	r2, r2, #10
 8004abc:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f000 80b8 	beq.w	8004c48 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ae0:	e0b2      	b.n	8004c48 <HAL_DMA_IRQHandler+0xe0c>
 8004ae2:	bf00      	nop
 8004ae4:	40020010 	.word	0x40020010
 8004ae8:	40020028 	.word	0x40020028
 8004aec:	40020040 	.word	0x40020040
 8004af0:	40020058 	.word	0x40020058
 8004af4:	40020070 	.word	0x40020070
 8004af8:	40020088 	.word	0x40020088
 8004afc:	400200a0 	.word	0x400200a0
 8004b00:	400200b8 	.word	0x400200b8
 8004b04:	40020410 	.word	0x40020410
 8004b08:	40020428 	.word	0x40020428
 8004b0c:	40020440 	.word	0x40020440
 8004b10:	40020458 	.word	0x40020458
 8004b14:	40020470 	.word	0x40020470
 8004b18:	40020488 	.word	0x40020488
 8004b1c:	400204a0 	.word	0x400204a0
 8004b20:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b28:	f003 031f 	and.w	r3, r3, #31
 8004b2c:	2208      	movs	r2, #8
 8004b2e:	409a      	lsls	r2, r3
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	4013      	ands	r3, r2
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	f000 8088 	beq.w	8004c4a <HAL_DMA_IRQHandler+0xe0e>
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	f003 0308 	and.w	r3, r3, #8
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	f000 8082 	beq.w	8004c4a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a41      	ldr	r2, [pc, #260]	; (8004c50 <HAL_DMA_IRQHandler+0xe14>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d04a      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xdaa>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a3f      	ldr	r2, [pc, #252]	; (8004c54 <HAL_DMA_IRQHandler+0xe18>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d045      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xdaa>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a3e      	ldr	r2, [pc, #248]	; (8004c58 <HAL_DMA_IRQHandler+0xe1c>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d040      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xdaa>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a3c      	ldr	r2, [pc, #240]	; (8004c5c <HAL_DMA_IRQHandler+0xe20>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d03b      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xdaa>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a3b      	ldr	r2, [pc, #236]	; (8004c60 <HAL_DMA_IRQHandler+0xe24>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d036      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xdaa>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a39      	ldr	r2, [pc, #228]	; (8004c64 <HAL_DMA_IRQHandler+0xe28>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d031      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xdaa>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a38      	ldr	r2, [pc, #224]	; (8004c68 <HAL_DMA_IRQHandler+0xe2c>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d02c      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xdaa>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a36      	ldr	r2, [pc, #216]	; (8004c6c <HAL_DMA_IRQHandler+0xe30>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d027      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xdaa>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a35      	ldr	r2, [pc, #212]	; (8004c70 <HAL_DMA_IRQHandler+0xe34>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d022      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xdaa>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a33      	ldr	r2, [pc, #204]	; (8004c74 <HAL_DMA_IRQHandler+0xe38>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d01d      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xdaa>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a32      	ldr	r2, [pc, #200]	; (8004c78 <HAL_DMA_IRQHandler+0xe3c>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d018      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xdaa>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a30      	ldr	r2, [pc, #192]	; (8004c7c <HAL_DMA_IRQHandler+0xe40>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d013      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xdaa>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a2f      	ldr	r2, [pc, #188]	; (8004c80 <HAL_DMA_IRQHandler+0xe44>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d00e      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xdaa>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a2d      	ldr	r2, [pc, #180]	; (8004c84 <HAL_DMA_IRQHandler+0xe48>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d009      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xdaa>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a2c      	ldr	r2, [pc, #176]	; (8004c88 <HAL_DMA_IRQHandler+0xe4c>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d004      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xdaa>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a2a      	ldr	r2, [pc, #168]	; (8004c8c <HAL_DMA_IRQHandler+0xe50>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d108      	bne.n	8004bf8 <HAL_DMA_IRQHandler+0xdbc>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f022 021c 	bic.w	r2, r2, #28
 8004bf4:	601a      	str	r2, [r3, #0]
 8004bf6:	e007      	b.n	8004c08 <HAL_DMA_IRQHandler+0xdcc>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f022 020e 	bic.w	r2, r2, #14
 8004c06:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c0c:	f003 031f 	and.w	r3, r3, #31
 8004c10:	2201      	movs	r2, #1
 8004c12:	409a      	lsls	r2, r3
 8004c14:	69fb      	ldr	r3, [r7, #28]
 8004c16:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2201      	movs	r2, #1
 8004c22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d009      	beq.n	8004c4a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	4798      	blx	r3
 8004c3e:	e004      	b.n	8004c4a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004c40:	bf00      	nop
 8004c42:	e002      	b.n	8004c4a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004c44:	bf00      	nop
 8004c46:	e000      	b.n	8004c4a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004c48:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004c4a:	3728      	adds	r7, #40	; 0x28
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	40020010 	.word	0x40020010
 8004c54:	40020028 	.word	0x40020028
 8004c58:	40020040 	.word	0x40020040
 8004c5c:	40020058 	.word	0x40020058
 8004c60:	40020070 	.word	0x40020070
 8004c64:	40020088 	.word	0x40020088
 8004c68:	400200a0 	.word	0x400200a0
 8004c6c:	400200b8 	.word	0x400200b8
 8004c70:	40020410 	.word	0x40020410
 8004c74:	40020428 	.word	0x40020428
 8004c78:	40020440 	.word	0x40020440
 8004c7c:	40020458 	.word	0x40020458
 8004c80:	40020470 	.word	0x40020470
 8004c84:	40020488 	.word	0x40020488
 8004c88:	400204a0 	.word	0x400204a0
 8004c8c:	400204b8 	.word	0x400204b8

08004c90 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b085      	sub	sp, #20
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a42      	ldr	r2, [pc, #264]	; (8004da8 <DMA_CalcBaseAndBitshift+0x118>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d04a      	beq.n	8004d38 <DMA_CalcBaseAndBitshift+0xa8>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a41      	ldr	r2, [pc, #260]	; (8004dac <DMA_CalcBaseAndBitshift+0x11c>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d045      	beq.n	8004d38 <DMA_CalcBaseAndBitshift+0xa8>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a3f      	ldr	r2, [pc, #252]	; (8004db0 <DMA_CalcBaseAndBitshift+0x120>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d040      	beq.n	8004d38 <DMA_CalcBaseAndBitshift+0xa8>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a3e      	ldr	r2, [pc, #248]	; (8004db4 <DMA_CalcBaseAndBitshift+0x124>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d03b      	beq.n	8004d38 <DMA_CalcBaseAndBitshift+0xa8>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a3c      	ldr	r2, [pc, #240]	; (8004db8 <DMA_CalcBaseAndBitshift+0x128>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d036      	beq.n	8004d38 <DMA_CalcBaseAndBitshift+0xa8>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a3b      	ldr	r2, [pc, #236]	; (8004dbc <DMA_CalcBaseAndBitshift+0x12c>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d031      	beq.n	8004d38 <DMA_CalcBaseAndBitshift+0xa8>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a39      	ldr	r2, [pc, #228]	; (8004dc0 <DMA_CalcBaseAndBitshift+0x130>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d02c      	beq.n	8004d38 <DMA_CalcBaseAndBitshift+0xa8>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a38      	ldr	r2, [pc, #224]	; (8004dc4 <DMA_CalcBaseAndBitshift+0x134>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d027      	beq.n	8004d38 <DMA_CalcBaseAndBitshift+0xa8>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a36      	ldr	r2, [pc, #216]	; (8004dc8 <DMA_CalcBaseAndBitshift+0x138>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d022      	beq.n	8004d38 <DMA_CalcBaseAndBitshift+0xa8>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a35      	ldr	r2, [pc, #212]	; (8004dcc <DMA_CalcBaseAndBitshift+0x13c>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d01d      	beq.n	8004d38 <DMA_CalcBaseAndBitshift+0xa8>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a33      	ldr	r2, [pc, #204]	; (8004dd0 <DMA_CalcBaseAndBitshift+0x140>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d018      	beq.n	8004d38 <DMA_CalcBaseAndBitshift+0xa8>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a32      	ldr	r2, [pc, #200]	; (8004dd4 <DMA_CalcBaseAndBitshift+0x144>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d013      	beq.n	8004d38 <DMA_CalcBaseAndBitshift+0xa8>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a30      	ldr	r2, [pc, #192]	; (8004dd8 <DMA_CalcBaseAndBitshift+0x148>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d00e      	beq.n	8004d38 <DMA_CalcBaseAndBitshift+0xa8>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a2f      	ldr	r2, [pc, #188]	; (8004ddc <DMA_CalcBaseAndBitshift+0x14c>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d009      	beq.n	8004d38 <DMA_CalcBaseAndBitshift+0xa8>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a2d      	ldr	r2, [pc, #180]	; (8004de0 <DMA_CalcBaseAndBitshift+0x150>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d004      	beq.n	8004d38 <DMA_CalcBaseAndBitshift+0xa8>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a2c      	ldr	r2, [pc, #176]	; (8004de4 <DMA_CalcBaseAndBitshift+0x154>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d101      	bne.n	8004d3c <DMA_CalcBaseAndBitshift+0xac>
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e000      	b.n	8004d3e <DMA_CalcBaseAndBitshift+0xae>
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d024      	beq.n	8004d8c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	3b10      	subs	r3, #16
 8004d4a:	4a27      	ldr	r2, [pc, #156]	; (8004de8 <DMA_CalcBaseAndBitshift+0x158>)
 8004d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d50:	091b      	lsrs	r3, r3, #4
 8004d52:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f003 0307 	and.w	r3, r3, #7
 8004d5a:	4a24      	ldr	r2, [pc, #144]	; (8004dec <DMA_CalcBaseAndBitshift+0x15c>)
 8004d5c:	5cd3      	ldrb	r3, [r2, r3]
 8004d5e:	461a      	mov	r2, r3
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2b03      	cmp	r3, #3
 8004d68:	d908      	bls.n	8004d7c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	461a      	mov	r2, r3
 8004d70:	4b1f      	ldr	r3, [pc, #124]	; (8004df0 <DMA_CalcBaseAndBitshift+0x160>)
 8004d72:	4013      	ands	r3, r2
 8004d74:	1d1a      	adds	r2, r3, #4
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	659a      	str	r2, [r3, #88]	; 0x58
 8004d7a:	e00d      	b.n	8004d98 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	461a      	mov	r2, r3
 8004d82:	4b1b      	ldr	r3, [pc, #108]	; (8004df0 <DMA_CalcBaseAndBitshift+0x160>)
 8004d84:	4013      	ands	r3, r2
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	6593      	str	r3, [r2, #88]	; 0x58
 8004d8a:	e005      	b.n	8004d98 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3714      	adds	r7, #20
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr
 8004da8:	40020010 	.word	0x40020010
 8004dac:	40020028 	.word	0x40020028
 8004db0:	40020040 	.word	0x40020040
 8004db4:	40020058 	.word	0x40020058
 8004db8:	40020070 	.word	0x40020070
 8004dbc:	40020088 	.word	0x40020088
 8004dc0:	400200a0 	.word	0x400200a0
 8004dc4:	400200b8 	.word	0x400200b8
 8004dc8:	40020410 	.word	0x40020410
 8004dcc:	40020428 	.word	0x40020428
 8004dd0:	40020440 	.word	0x40020440
 8004dd4:	40020458 	.word	0x40020458
 8004dd8:	40020470 	.word	0x40020470
 8004ddc:	40020488 	.word	0x40020488
 8004de0:	400204a0 	.word	0x400204a0
 8004de4:	400204b8 	.word	0x400204b8
 8004de8:	aaaaaaab 	.word	0xaaaaaaab
 8004dec:	080116c4 	.word	0x080116c4
 8004df0:	fffffc00 	.word	0xfffffc00

08004df4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b085      	sub	sp, #20
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	699b      	ldr	r3, [r3, #24]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d120      	bne.n	8004e4a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e0c:	2b03      	cmp	r3, #3
 8004e0e:	d858      	bhi.n	8004ec2 <DMA_CheckFifoParam+0xce>
 8004e10:	a201      	add	r2, pc, #4	; (adr r2, 8004e18 <DMA_CheckFifoParam+0x24>)
 8004e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e16:	bf00      	nop
 8004e18:	08004e29 	.word	0x08004e29
 8004e1c:	08004e3b 	.word	0x08004e3b
 8004e20:	08004e29 	.word	0x08004e29
 8004e24:	08004ec3 	.word	0x08004ec3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d048      	beq.n	8004ec6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004e38:	e045      	b.n	8004ec6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e3e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e42:	d142      	bne.n	8004eca <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004e48:	e03f      	b.n	8004eca <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	699b      	ldr	r3, [r3, #24]
 8004e4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e52:	d123      	bne.n	8004e9c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e58:	2b03      	cmp	r3, #3
 8004e5a:	d838      	bhi.n	8004ece <DMA_CheckFifoParam+0xda>
 8004e5c:	a201      	add	r2, pc, #4	; (adr r2, 8004e64 <DMA_CheckFifoParam+0x70>)
 8004e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e62:	bf00      	nop
 8004e64:	08004e75 	.word	0x08004e75
 8004e68:	08004e7b 	.word	0x08004e7b
 8004e6c:	08004e75 	.word	0x08004e75
 8004e70:	08004e8d 	.word	0x08004e8d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	73fb      	strb	r3, [r7, #15]
        break;
 8004e78:	e030      	b.n	8004edc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d025      	beq.n	8004ed2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004e8a:	e022      	b.n	8004ed2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e90:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e94:	d11f      	bne.n	8004ed6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004e9a:	e01c      	b.n	8004ed6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d902      	bls.n	8004eaa <DMA_CheckFifoParam+0xb6>
 8004ea4:	2b03      	cmp	r3, #3
 8004ea6:	d003      	beq.n	8004eb0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004ea8:	e018      	b.n	8004edc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	73fb      	strb	r3, [r7, #15]
        break;
 8004eae:	e015      	b.n	8004edc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eb4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00e      	beq.n	8004eda <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	73fb      	strb	r3, [r7, #15]
    break;
 8004ec0:	e00b      	b.n	8004eda <DMA_CheckFifoParam+0xe6>
        break;
 8004ec2:	bf00      	nop
 8004ec4:	e00a      	b.n	8004edc <DMA_CheckFifoParam+0xe8>
        break;
 8004ec6:	bf00      	nop
 8004ec8:	e008      	b.n	8004edc <DMA_CheckFifoParam+0xe8>
        break;
 8004eca:	bf00      	nop
 8004ecc:	e006      	b.n	8004edc <DMA_CheckFifoParam+0xe8>
        break;
 8004ece:	bf00      	nop
 8004ed0:	e004      	b.n	8004edc <DMA_CheckFifoParam+0xe8>
        break;
 8004ed2:	bf00      	nop
 8004ed4:	e002      	b.n	8004edc <DMA_CheckFifoParam+0xe8>
        break;
 8004ed6:	bf00      	nop
 8004ed8:	e000      	b.n	8004edc <DMA_CheckFifoParam+0xe8>
    break;
 8004eda:	bf00      	nop
    }
  }

  return status;
 8004edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3714      	adds	r7, #20
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop

08004eec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b085      	sub	sp, #20
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a38      	ldr	r2, [pc, #224]	; (8004fe0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d022      	beq.n	8004f4a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a36      	ldr	r2, [pc, #216]	; (8004fe4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d01d      	beq.n	8004f4a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a35      	ldr	r2, [pc, #212]	; (8004fe8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d018      	beq.n	8004f4a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a33      	ldr	r2, [pc, #204]	; (8004fec <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d013      	beq.n	8004f4a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a32      	ldr	r2, [pc, #200]	; (8004ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d00e      	beq.n	8004f4a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a30      	ldr	r2, [pc, #192]	; (8004ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d009      	beq.n	8004f4a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a2f      	ldr	r2, [pc, #188]	; (8004ff8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d004      	beq.n	8004f4a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a2d      	ldr	r2, [pc, #180]	; (8004ffc <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d101      	bne.n	8004f4e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e000      	b.n	8004f50 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004f4e:	2300      	movs	r3, #0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d01a      	beq.n	8004f8a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	3b08      	subs	r3, #8
 8004f5c:	4a28      	ldr	r2, [pc, #160]	; (8005000 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f62:	091b      	lsrs	r3, r3, #4
 8004f64:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004f66:	68fa      	ldr	r2, [r7, #12]
 8004f68:	4b26      	ldr	r3, [pc, #152]	; (8005004 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004f6a:	4413      	add	r3, r2
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	461a      	mov	r2, r3
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a24      	ldr	r2, [pc, #144]	; (8005008 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004f78:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f003 031f 	and.w	r3, r3, #31
 8004f80:	2201      	movs	r2, #1
 8004f82:	409a      	lsls	r2, r3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004f88:	e024      	b.n	8004fd4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	3b10      	subs	r3, #16
 8004f92:	4a1e      	ldr	r2, [pc, #120]	; (800500c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004f94:	fba2 2303 	umull	r2, r3, r2, r3
 8004f98:	091b      	lsrs	r3, r3, #4
 8004f9a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	4a1c      	ldr	r2, [pc, #112]	; (8005010 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d806      	bhi.n	8004fb2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	4a1b      	ldr	r2, [pc, #108]	; (8005014 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d902      	bls.n	8004fb2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	3308      	adds	r3, #8
 8004fb0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	4b18      	ldr	r3, [pc, #96]	; (8005018 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004fb6:	4413      	add	r3, r2
 8004fb8:	009b      	lsls	r3, r3, #2
 8004fba:	461a      	mov	r2, r3
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	4a16      	ldr	r2, [pc, #88]	; (800501c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004fc4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f003 031f 	and.w	r3, r3, #31
 8004fcc:	2201      	movs	r2, #1
 8004fce:	409a      	lsls	r2, r3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004fd4:	bf00      	nop
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr
 8004fe0:	58025408 	.word	0x58025408
 8004fe4:	5802541c 	.word	0x5802541c
 8004fe8:	58025430 	.word	0x58025430
 8004fec:	58025444 	.word	0x58025444
 8004ff0:	58025458 	.word	0x58025458
 8004ff4:	5802546c 	.word	0x5802546c
 8004ff8:	58025480 	.word	0x58025480
 8004ffc:	58025494 	.word	0x58025494
 8005000:	cccccccd 	.word	0xcccccccd
 8005004:	16009600 	.word	0x16009600
 8005008:	58025880 	.word	0x58025880
 800500c:	aaaaaaab 	.word	0xaaaaaaab
 8005010:	400204b8 	.word	0x400204b8
 8005014:	4002040f 	.word	0x4002040f
 8005018:	10008200 	.word	0x10008200
 800501c:	40020880 	.word	0x40020880

08005020 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005020:	b480      	push	{r7}
 8005022:	b085      	sub	sp, #20
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	b2db      	uxtb	r3, r3
 800502e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d04a      	beq.n	80050cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2b08      	cmp	r3, #8
 800503a:	d847      	bhi.n	80050cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a25      	ldr	r2, [pc, #148]	; (80050d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d022      	beq.n	800508c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a24      	ldr	r2, [pc, #144]	; (80050dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d01d      	beq.n	800508c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a22      	ldr	r2, [pc, #136]	; (80050e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d018      	beq.n	800508c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a21      	ldr	r2, [pc, #132]	; (80050e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d013      	beq.n	800508c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a1f      	ldr	r2, [pc, #124]	; (80050e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d00e      	beq.n	800508c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a1e      	ldr	r2, [pc, #120]	; (80050ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d009      	beq.n	800508c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a1c      	ldr	r2, [pc, #112]	; (80050f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d004      	beq.n	800508c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a1b      	ldr	r2, [pc, #108]	; (80050f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d101      	bne.n	8005090 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800508c:	2301      	movs	r3, #1
 800508e:	e000      	b.n	8005092 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005090:	2300      	movs	r3, #0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00a      	beq.n	80050ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	4b17      	ldr	r3, [pc, #92]	; (80050f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800509a:	4413      	add	r3, r2
 800509c:	009b      	lsls	r3, r3, #2
 800509e:	461a      	mov	r2, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a15      	ldr	r2, [pc, #84]	; (80050fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80050a8:	671a      	str	r2, [r3, #112]	; 0x70
 80050aa:	e009      	b.n	80050c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80050ac:	68fa      	ldr	r2, [r7, #12]
 80050ae:	4b14      	ldr	r3, [pc, #80]	; (8005100 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80050b0:	4413      	add	r3, r2
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	461a      	mov	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a11      	ldr	r2, [pc, #68]	; (8005104 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80050be:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	3b01      	subs	r3, #1
 80050c4:	2201      	movs	r2, #1
 80050c6:	409a      	lsls	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80050cc:	bf00      	nop
 80050ce:	3714      	adds	r7, #20
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr
 80050d8:	58025408 	.word	0x58025408
 80050dc:	5802541c 	.word	0x5802541c
 80050e0:	58025430 	.word	0x58025430
 80050e4:	58025444 	.word	0x58025444
 80050e8:	58025458 	.word	0x58025458
 80050ec:	5802546c 	.word	0x5802546c
 80050f0:	58025480 	.word	0x58025480
 80050f4:	58025494 	.word	0x58025494
 80050f8:	1600963f 	.word	0x1600963f
 80050fc:	58025940 	.word	0x58025940
 8005100:	1000823f 	.word	0x1000823f
 8005104:	40020940 	.word	0x40020940

08005108 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b098      	sub	sp, #96	; 0x60
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8005110:	4a84      	ldr	r2, [pc, #528]	; (8005324 <HAL_FDCAN_Init+0x21c>)
 8005112:	f107 030c 	add.w	r3, r7, #12
 8005116:	4611      	mov	r1, r2
 8005118:	224c      	movs	r2, #76	; 0x4c
 800511a:	4618      	mov	r0, r3
 800511c:	f00b fa9c 	bl	8010658 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d101      	bne.n	800512a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e1ca      	b.n	80054c0 <HAL_FDCAN_Init+0x3b8>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a7e      	ldr	r2, [pc, #504]	; (8005328 <HAL_FDCAN_Init+0x220>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d106      	bne.n	8005142 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800513c:	461a      	mov	r2, r3
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8005148:	b2db      	uxtb	r3, r3
 800514a:	2b00      	cmp	r3, #0
 800514c:	d106      	bne.n	800515c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f7fc fa04 	bl	8001564 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	699a      	ldr	r2, [r3, #24]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f022 0210 	bic.w	r2, r2, #16
 800516a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800516c:	f7fc fe68 	bl	8001e40 <HAL_GetTick>
 8005170:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005172:	e014      	b.n	800519e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005174:	f7fc fe64 	bl	8001e40 <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	2b0a      	cmp	r3, #10
 8005180:	d90d      	bls.n	800519e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005188:	f043 0201 	orr.w	r2, r3, #1
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2203      	movs	r2, #3
 8005196:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e190      	b.n	80054c0 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	699b      	ldr	r3, [r3, #24]
 80051a4:	f003 0308 	and.w	r3, r3, #8
 80051a8:	2b08      	cmp	r3, #8
 80051aa:	d0e3      	beq.n	8005174 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	699a      	ldr	r2, [r3, #24]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f042 0201 	orr.w	r2, r2, #1
 80051ba:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80051bc:	f7fc fe40 	bl	8001e40 <HAL_GetTick>
 80051c0:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80051c2:	e014      	b.n	80051ee <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80051c4:	f7fc fe3c 	bl	8001e40 <HAL_GetTick>
 80051c8:	4602      	mov	r2, r0
 80051ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051cc:	1ad3      	subs	r3, r2, r3
 80051ce:	2b0a      	cmp	r3, #10
 80051d0:	d90d      	bls.n	80051ee <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80051d8:	f043 0201 	orr.w	r2, r3, #1
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2203      	movs	r2, #3
 80051e6:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e168      	b.n	80054c0 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	699b      	ldr	r3, [r3, #24]
 80051f4:	f003 0301 	and.w	r3, r3, #1
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d0e3      	beq.n	80051c4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	699a      	ldr	r2, [r3, #24]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f042 0202 	orr.w	r2, r2, #2
 800520a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	7c1b      	ldrb	r3, [r3, #16]
 8005210:	2b01      	cmp	r3, #1
 8005212:	d108      	bne.n	8005226 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	699a      	ldr	r2, [r3, #24]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005222:	619a      	str	r2, [r3, #24]
 8005224:	e007      	b.n	8005236 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	699a      	ldr	r2, [r3, #24]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005234:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	7c5b      	ldrb	r3, [r3, #17]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d108      	bne.n	8005250 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	699a      	ldr	r2, [r3, #24]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800524c:	619a      	str	r2, [r3, #24]
 800524e:	e007      	b.n	8005260 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	699a      	ldr	r2, [r3, #24]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800525e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	7c9b      	ldrb	r3, [r3, #18]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d108      	bne.n	800527a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	699a      	ldr	r2, [r3, #24]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005276:	619a      	str	r2, [r3, #24]
 8005278:	e007      	b.n	800528a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	699a      	ldr	r2, [r3, #24]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005288:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	699b      	ldr	r3, [r3, #24]
 8005290:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689a      	ldr	r2, [r3, #8]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	430a      	orrs	r2, r1
 800529e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	699a      	ldr	r2, [r3, #24]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80052ae:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	691a      	ldr	r2, [r3, #16]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f022 0210 	bic.w	r2, r2, #16
 80052be:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d108      	bne.n	80052da <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	699a      	ldr	r2, [r3, #24]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f042 0204 	orr.w	r2, r2, #4
 80052d6:	619a      	str	r2, [r3, #24]
 80052d8:	e030      	b.n	800533c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	68db      	ldr	r3, [r3, #12]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d02c      	beq.n	800533c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d020      	beq.n	800532c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	699a      	ldr	r2, [r3, #24]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80052f8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	691a      	ldr	r2, [r3, #16]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f042 0210 	orr.w	r2, r2, #16
 8005308:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	2b03      	cmp	r3, #3
 8005310:	d114      	bne.n	800533c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	699a      	ldr	r2, [r3, #24]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f042 0220 	orr.w	r2, r2, #32
 8005320:	619a      	str	r2, [r3, #24]
 8005322:	e00b      	b.n	800533c <HAL_FDCAN_Init+0x234>
 8005324:	08011620 	.word	0x08011620
 8005328:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	699a      	ldr	r2, [r3, #24]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f042 0220 	orr.w	r2, r2, #32
 800533a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	699b      	ldr	r3, [r3, #24]
 8005340:	3b01      	subs	r3, #1
 8005342:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	69db      	ldr	r3, [r3, #28]
 8005348:	3b01      	subs	r3, #1
 800534a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800534c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a1b      	ldr	r3, [r3, #32]
 8005352:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005354:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	695b      	ldr	r3, [r3, #20]
 800535c:	3b01      	subs	r3, #1
 800535e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005364:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005366:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005370:	d115      	bne.n	800539e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005376:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800537c:	3b01      	subs	r3, #1
 800537e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8005380:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005386:	3b01      	subs	r3, #1
 8005388:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 800538a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005392:	3b01      	subs	r3, #1
 8005394:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 800539a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 800539c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00a      	beq.n	80053bc <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	430a      	orrs	r2, r1
 80053b8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053c4:	4413      	add	r3, r2
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d012      	beq.n	80053f0 <HAL_FDCAN_Init+0x2e8>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80053d2:	f023 0107 	bic.w	r1, r3, #7
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80053e0:	4413      	add	r3, r2
 80053e2:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	430a      	orrs	r2, r1
 80053ec:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d012      	beq.n	800541e <HAL_FDCAN_Init+0x316>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8005400:	f023 0107 	bic.w	r1, r3, #7
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005408:	009b      	lsls	r3, r3, #2
 800540a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800540e:	4413      	add	r3, r2
 8005410:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	430a      	orrs	r2, r1
 800541a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005422:	2b00      	cmp	r3, #0
 8005424:	d013      	beq.n	800544e <HAL_FDCAN_Init+0x346>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800542e:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800543c:	4413      	add	r3, r2
 800543e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8005442:	011a      	lsls	r2, r3, #4
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	430a      	orrs	r2, r1
 800544a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005452:	2b00      	cmp	r3, #0
 8005454:	d013      	beq.n	800547e <HAL_FDCAN_Init+0x376>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800545e:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800546c:	4413      	add	r3, r2
 800546e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8005472:	021a      	lsls	r2, r3, #8
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	430a      	orrs	r2, r1
 800547a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a11      	ldr	r2, [pc, #68]	; (80054c8 <HAL_FDCAN_Init+0x3c0>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d107      	bne.n	8005498 <HAL_FDCAN_Init+0x390>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	689a      	ldr	r2, [r3, #8]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	f022 0203 	bic.w	r2, r2, #3
 8005496:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f000 f80b 	bl	80054cc <FDCAN_CalcultateRamBlockAddresses>
 80054b6:	4603      	mov	r3, r0
 80054b8:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 80054bc:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3760      	adds	r7, #96	; 0x60
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	4000a000 	.word	0x4000a000

080054cc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b085      	sub	sp, #20
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054d8:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80054e2:	4ba7      	ldr	r3, [pc, #668]	; (8005780 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80054e4:	4013      	ands	r3, r2
 80054e6:	68ba      	ldr	r2, [r7, #8]
 80054e8:	0091      	lsls	r1, r2, #2
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	6812      	ldr	r2, [r2, #0]
 80054ee:	430b      	orrs	r3, r1
 80054f0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054fc:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005504:	041a      	lsls	r2, r3, #16
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	430a      	orrs	r2, r1
 800550c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005514:	68ba      	ldr	r2, [r7, #8]
 8005516:	4413      	add	r3, r2
 8005518:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005522:	4b97      	ldr	r3, [pc, #604]	; (8005780 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005524:	4013      	ands	r3, r2
 8005526:	68ba      	ldr	r2, [r7, #8]
 8005528:	0091      	lsls	r1, r2, #2
 800552a:	687a      	ldr	r2, [r7, #4]
 800552c:	6812      	ldr	r2, [r2, #0]
 800552e:	430b      	orrs	r3, r1
 8005530:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800553c:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005544:	041a      	lsls	r2, r3, #16
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	430a      	orrs	r2, r1
 800554c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005554:	005b      	lsls	r3, r3, #1
 8005556:	68ba      	ldr	r2, [r7, #8]
 8005558:	4413      	add	r3, r2
 800555a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8005564:	4b86      	ldr	r3, [pc, #536]	; (8005780 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005566:	4013      	ands	r3, r2
 8005568:	68ba      	ldr	r2, [r7, #8]
 800556a:	0091      	lsls	r1, r2, #2
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	6812      	ldr	r2, [r2, #0]
 8005570:	430b      	orrs	r3, r1
 8005572:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800557e:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005586:	041a      	lsls	r2, r3, #16
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	430a      	orrs	r2, r1
 800558e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800559a:	fb02 f303 	mul.w	r3, r2, r3
 800559e:	68ba      	ldr	r2, [r7, #8]
 80055a0:	4413      	add	r3, r2
 80055a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80055ac:	4b74      	ldr	r3, [pc, #464]	; (8005780 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80055ae:	4013      	ands	r3, r2
 80055b0:	68ba      	ldr	r2, [r7, #8]
 80055b2:	0091      	lsls	r1, r2, #2
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	6812      	ldr	r2, [r2, #0]
 80055b8:	430b      	orrs	r3, r1
 80055ba:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80055c6:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055ce:	041a      	lsls	r2, r3, #16
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	430a      	orrs	r2, r1
 80055d6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80055e2:	fb02 f303 	mul.w	r3, r2, r3
 80055e6:	68ba      	ldr	r2, [r7, #8]
 80055e8:	4413      	add	r3, r2
 80055ea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80055f4:	4b62      	ldr	r3, [pc, #392]	; (8005780 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80055f6:	4013      	ands	r3, r2
 80055f8:	68ba      	ldr	r2, [r7, #8]
 80055fa:	0091      	lsls	r1, r2, #2
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	6812      	ldr	r2, [r2, #0]
 8005600:	430b      	orrs	r3, r1
 8005602:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800560a:	687a      	ldr	r2, [r7, #4]
 800560c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800560e:	fb02 f303 	mul.w	r3, r2, r3
 8005612:	68ba      	ldr	r2, [r7, #8]
 8005614:	4413      	add	r3, r2
 8005616:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8005620:	4b57      	ldr	r3, [pc, #348]	; (8005780 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005622:	4013      	ands	r3, r2
 8005624:	68ba      	ldr	r2, [r7, #8]
 8005626:	0091      	lsls	r1, r2, #2
 8005628:	687a      	ldr	r2, [r7, #4]
 800562a:	6812      	ldr	r2, [r2, #0]
 800562c:	430b      	orrs	r3, r1
 800562e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800563a:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005642:	041a      	lsls	r2, r3, #16
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	430a      	orrs	r2, r1
 800564a:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005652:	005b      	lsls	r3, r3, #1
 8005654:	68ba      	ldr	r2, [r7, #8]
 8005656:	4413      	add	r3, r2
 8005658:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005662:	4b47      	ldr	r3, [pc, #284]	; (8005780 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005664:	4013      	ands	r3, r2
 8005666:	68ba      	ldr	r2, [r7, #8]
 8005668:	0091      	lsls	r1, r2, #2
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	6812      	ldr	r2, [r2, #0]
 800566e:	430b      	orrs	r3, r1
 8005670:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800567c:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005684:	041a      	lsls	r2, r3, #16
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	430a      	orrs	r2, r1
 800568c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005698:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056a0:	061a      	lsls	r2, r3, #24
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	430a      	orrs	r2, r1
 80056a8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056b0:	4b34      	ldr	r3, [pc, #208]	; (8005784 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80056b2:	4413      	add	r3, r2
 80056b4:	009a      	lsls	r2, r3, #2
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c2:	009b      	lsls	r3, r3, #2
 80056c4:	441a      	add	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056d2:	00db      	lsls	r3, r3, #3
 80056d4:	441a      	add	r2, r3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e2:	6879      	ldr	r1, [r7, #4]
 80056e4:	6c49      	ldr	r1, [r1, #68]	; 0x44
 80056e6:	fb01 f303 	mul.w	r3, r1, r3
 80056ea:	009b      	lsls	r3, r3, #2
 80056ec:	441a      	add	r2, r3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056fa:	6879      	ldr	r1, [r7, #4]
 80056fc:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 80056fe:	fb01 f303 	mul.w	r3, r1, r3
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	441a      	add	r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005712:	6879      	ldr	r1, [r7, #4]
 8005714:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8005716:	fb01 f303 	mul.w	r3, r1, r3
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	441a      	add	r2, r3
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800572e:	00db      	lsls	r3, r3, #3
 8005730:	441a      	add	r2, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005742:	6879      	ldr	r1, [r7, #4]
 8005744:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8005746:	fb01 f303 	mul.w	r3, r1, r3
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	441a      	add	r2, r3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800575e:	6879      	ldr	r1, [r7, #4]
 8005760:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8005762:	fb01 f303 	mul.w	r3, r1, r3
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	441a      	add	r2, r3
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005776:	4a04      	ldr	r2, [pc, #16]	; (8005788 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d915      	bls.n	80057a8 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800577c:	e006      	b.n	800578c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800577e:	bf00      	nop
 8005780:	ffff0003 	.word	0xffff0003
 8005784:	10002b00 	.word	0x10002b00
 8005788:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005792:	f043 0220 	orr.w	r2, r3, #32
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2203      	movs	r2, #3
 80057a0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e010      	b.n	80057ca <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057ac:	60fb      	str	r3, [r7, #12]
 80057ae:	e005      	b.n	80057bc <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	3304      	adds	r3, #4
 80057ba:	60fb      	str	r3, [r7, #12]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057c2:	68fa      	ldr	r2, [r7, #12]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d3f3      	bcc.n	80057b0 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80057c8:	2300      	movs	r3, #0
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3714      	adds	r7, #20
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop

080057d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80057d8:	b480      	push	{r7}
 80057da:	b089      	sub	sp, #36	; 0x24
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80057e2:	2300      	movs	r3, #0
 80057e4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80057e6:	4b89      	ldr	r3, [pc, #548]	; (8005a0c <HAL_GPIO_Init+0x234>)
 80057e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80057ea:	e194      	b.n	8005b16 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	2101      	movs	r1, #1
 80057f2:	69fb      	ldr	r3, [r7, #28]
 80057f4:	fa01 f303 	lsl.w	r3, r1, r3
 80057f8:	4013      	ands	r3, r2
 80057fa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	f000 8186 	beq.w	8005b10 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	f003 0303 	and.w	r3, r3, #3
 800580c:	2b01      	cmp	r3, #1
 800580e:	d005      	beq.n	800581c <HAL_GPIO_Init+0x44>
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	f003 0303 	and.w	r3, r3, #3
 8005818:	2b02      	cmp	r3, #2
 800581a:	d130      	bne.n	800587e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005822:	69fb      	ldr	r3, [r7, #28]
 8005824:	005b      	lsls	r3, r3, #1
 8005826:	2203      	movs	r2, #3
 8005828:	fa02 f303 	lsl.w	r3, r2, r3
 800582c:	43db      	mvns	r3, r3
 800582e:	69ba      	ldr	r2, [r7, #24]
 8005830:	4013      	ands	r3, r2
 8005832:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	68da      	ldr	r2, [r3, #12]
 8005838:	69fb      	ldr	r3, [r7, #28]
 800583a:	005b      	lsls	r3, r3, #1
 800583c:	fa02 f303 	lsl.w	r3, r2, r3
 8005840:	69ba      	ldr	r2, [r7, #24]
 8005842:	4313      	orrs	r3, r2
 8005844:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	69ba      	ldr	r2, [r7, #24]
 800584a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005852:	2201      	movs	r2, #1
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	fa02 f303 	lsl.w	r3, r2, r3
 800585a:	43db      	mvns	r3, r3
 800585c:	69ba      	ldr	r2, [r7, #24]
 800585e:	4013      	ands	r3, r2
 8005860:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	091b      	lsrs	r3, r3, #4
 8005868:	f003 0201 	and.w	r2, r3, #1
 800586c:	69fb      	ldr	r3, [r7, #28]
 800586e:	fa02 f303 	lsl.w	r3, r2, r3
 8005872:	69ba      	ldr	r2, [r7, #24]
 8005874:	4313      	orrs	r3, r2
 8005876:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	69ba      	ldr	r2, [r7, #24]
 800587c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	f003 0303 	and.w	r3, r3, #3
 8005886:	2b03      	cmp	r3, #3
 8005888:	d017      	beq.n	80058ba <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	68db      	ldr	r3, [r3, #12]
 800588e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	005b      	lsls	r3, r3, #1
 8005894:	2203      	movs	r2, #3
 8005896:	fa02 f303 	lsl.w	r3, r2, r3
 800589a:	43db      	mvns	r3, r3
 800589c:	69ba      	ldr	r2, [r7, #24]
 800589e:	4013      	ands	r3, r2
 80058a0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	689a      	ldr	r2, [r3, #8]
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	005b      	lsls	r3, r3, #1
 80058aa:	fa02 f303 	lsl.w	r3, r2, r3
 80058ae:	69ba      	ldr	r2, [r7, #24]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	69ba      	ldr	r2, [r7, #24]
 80058b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	f003 0303 	and.w	r3, r3, #3
 80058c2:	2b02      	cmp	r3, #2
 80058c4:	d123      	bne.n	800590e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	08da      	lsrs	r2, r3, #3
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	3208      	adds	r2, #8
 80058ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	f003 0307 	and.w	r3, r3, #7
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	220f      	movs	r2, #15
 80058de:	fa02 f303 	lsl.w	r3, r2, r3
 80058e2:	43db      	mvns	r3, r3
 80058e4:	69ba      	ldr	r2, [r7, #24]
 80058e6:	4013      	ands	r3, r2
 80058e8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	691a      	ldr	r2, [r3, #16]
 80058ee:	69fb      	ldr	r3, [r7, #28]
 80058f0:	f003 0307 	and.w	r3, r3, #7
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	fa02 f303 	lsl.w	r3, r2, r3
 80058fa:	69ba      	ldr	r2, [r7, #24]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005900:	69fb      	ldr	r3, [r7, #28]
 8005902:	08da      	lsrs	r2, r3, #3
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	3208      	adds	r2, #8
 8005908:	69b9      	ldr	r1, [r7, #24]
 800590a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	005b      	lsls	r3, r3, #1
 8005918:	2203      	movs	r2, #3
 800591a:	fa02 f303 	lsl.w	r3, r2, r3
 800591e:	43db      	mvns	r3, r3
 8005920:	69ba      	ldr	r2, [r7, #24]
 8005922:	4013      	ands	r3, r2
 8005924:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	f003 0203 	and.w	r2, r3, #3
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	005b      	lsls	r3, r3, #1
 8005932:	fa02 f303 	lsl.w	r3, r2, r3
 8005936:	69ba      	ldr	r2, [r7, #24]
 8005938:	4313      	orrs	r3, r2
 800593a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	69ba      	ldr	r2, [r7, #24]
 8005940:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800594a:	2b00      	cmp	r3, #0
 800594c:	f000 80e0 	beq.w	8005b10 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005950:	4b2f      	ldr	r3, [pc, #188]	; (8005a10 <HAL_GPIO_Init+0x238>)
 8005952:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005956:	4a2e      	ldr	r2, [pc, #184]	; (8005a10 <HAL_GPIO_Init+0x238>)
 8005958:	f043 0302 	orr.w	r3, r3, #2
 800595c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8005960:	4b2b      	ldr	r3, [pc, #172]	; (8005a10 <HAL_GPIO_Init+0x238>)
 8005962:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005966:	f003 0302 	and.w	r3, r3, #2
 800596a:	60fb      	str	r3, [r7, #12]
 800596c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800596e:	4a29      	ldr	r2, [pc, #164]	; (8005a14 <HAL_GPIO_Init+0x23c>)
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	089b      	lsrs	r3, r3, #2
 8005974:	3302      	adds	r3, #2
 8005976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800597a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	f003 0303 	and.w	r3, r3, #3
 8005982:	009b      	lsls	r3, r3, #2
 8005984:	220f      	movs	r2, #15
 8005986:	fa02 f303 	lsl.w	r3, r2, r3
 800598a:	43db      	mvns	r3, r3
 800598c:	69ba      	ldr	r2, [r7, #24]
 800598e:	4013      	ands	r3, r2
 8005990:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a20      	ldr	r2, [pc, #128]	; (8005a18 <HAL_GPIO_Init+0x240>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d052      	beq.n	8005a40 <HAL_GPIO_Init+0x268>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a1f      	ldr	r2, [pc, #124]	; (8005a1c <HAL_GPIO_Init+0x244>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d031      	beq.n	8005a06 <HAL_GPIO_Init+0x22e>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a1e      	ldr	r2, [pc, #120]	; (8005a20 <HAL_GPIO_Init+0x248>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d02b      	beq.n	8005a02 <HAL_GPIO_Init+0x22a>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a1d      	ldr	r2, [pc, #116]	; (8005a24 <HAL_GPIO_Init+0x24c>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d025      	beq.n	80059fe <HAL_GPIO_Init+0x226>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a1c      	ldr	r2, [pc, #112]	; (8005a28 <HAL_GPIO_Init+0x250>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d01f      	beq.n	80059fa <HAL_GPIO_Init+0x222>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a1b      	ldr	r2, [pc, #108]	; (8005a2c <HAL_GPIO_Init+0x254>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d019      	beq.n	80059f6 <HAL_GPIO_Init+0x21e>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a1a      	ldr	r2, [pc, #104]	; (8005a30 <HAL_GPIO_Init+0x258>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d013      	beq.n	80059f2 <HAL_GPIO_Init+0x21a>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a19      	ldr	r2, [pc, #100]	; (8005a34 <HAL_GPIO_Init+0x25c>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d00d      	beq.n	80059ee <HAL_GPIO_Init+0x216>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a18      	ldr	r2, [pc, #96]	; (8005a38 <HAL_GPIO_Init+0x260>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d007      	beq.n	80059ea <HAL_GPIO_Init+0x212>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a17      	ldr	r2, [pc, #92]	; (8005a3c <HAL_GPIO_Init+0x264>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d101      	bne.n	80059e6 <HAL_GPIO_Init+0x20e>
 80059e2:	2309      	movs	r3, #9
 80059e4:	e02d      	b.n	8005a42 <HAL_GPIO_Init+0x26a>
 80059e6:	230a      	movs	r3, #10
 80059e8:	e02b      	b.n	8005a42 <HAL_GPIO_Init+0x26a>
 80059ea:	2308      	movs	r3, #8
 80059ec:	e029      	b.n	8005a42 <HAL_GPIO_Init+0x26a>
 80059ee:	2307      	movs	r3, #7
 80059f0:	e027      	b.n	8005a42 <HAL_GPIO_Init+0x26a>
 80059f2:	2306      	movs	r3, #6
 80059f4:	e025      	b.n	8005a42 <HAL_GPIO_Init+0x26a>
 80059f6:	2305      	movs	r3, #5
 80059f8:	e023      	b.n	8005a42 <HAL_GPIO_Init+0x26a>
 80059fa:	2304      	movs	r3, #4
 80059fc:	e021      	b.n	8005a42 <HAL_GPIO_Init+0x26a>
 80059fe:	2303      	movs	r3, #3
 8005a00:	e01f      	b.n	8005a42 <HAL_GPIO_Init+0x26a>
 8005a02:	2302      	movs	r3, #2
 8005a04:	e01d      	b.n	8005a42 <HAL_GPIO_Init+0x26a>
 8005a06:	2301      	movs	r3, #1
 8005a08:	e01b      	b.n	8005a42 <HAL_GPIO_Init+0x26a>
 8005a0a:	bf00      	nop
 8005a0c:	58000080 	.word	0x58000080
 8005a10:	58024400 	.word	0x58024400
 8005a14:	58000400 	.word	0x58000400
 8005a18:	58020000 	.word	0x58020000
 8005a1c:	58020400 	.word	0x58020400
 8005a20:	58020800 	.word	0x58020800
 8005a24:	58020c00 	.word	0x58020c00
 8005a28:	58021000 	.word	0x58021000
 8005a2c:	58021400 	.word	0x58021400
 8005a30:	58021800 	.word	0x58021800
 8005a34:	58021c00 	.word	0x58021c00
 8005a38:	58022000 	.word	0x58022000
 8005a3c:	58022400 	.word	0x58022400
 8005a40:	2300      	movs	r3, #0
 8005a42:	69fa      	ldr	r2, [r7, #28]
 8005a44:	f002 0203 	and.w	r2, r2, #3
 8005a48:	0092      	lsls	r2, r2, #2
 8005a4a:	4093      	lsls	r3, r2
 8005a4c:	69ba      	ldr	r2, [r7, #24]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005a52:	4938      	ldr	r1, [pc, #224]	; (8005b34 <HAL_GPIO_Init+0x35c>)
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	089b      	lsrs	r3, r3, #2
 8005a58:	3302      	adds	r3, #2
 8005a5a:	69ba      	ldr	r2, [r7, #24]
 8005a5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	43db      	mvns	r3, r3
 8005a6c:	69ba      	ldr	r2, [r7, #24]
 8005a6e:	4013      	ands	r3, r2
 8005a70:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d003      	beq.n	8005a86 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005a7e:	69ba      	ldr	r2, [r7, #24]
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005a86:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a8a:	69bb      	ldr	r3, [r7, #24]
 8005a8c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005a8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	43db      	mvns	r3, r3
 8005a9a:	69ba      	ldr	r2, [r7, #24]
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d003      	beq.n	8005ab4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005aac:	69ba      	ldr	r2, [r7, #24]
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005ab4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ab8:	69bb      	ldr	r3, [r7, #24]
 8005aba:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	43db      	mvns	r3, r3
 8005ac6:	69ba      	ldr	r2, [r7, #24]
 8005ac8:	4013      	ands	r3, r2
 8005aca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d003      	beq.n	8005ae0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005ad8:	69ba      	ldr	r2, [r7, #24]
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	69ba      	ldr	r2, [r7, #24]
 8005ae4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	43db      	mvns	r3, r3
 8005af0:	69ba      	ldr	r2, [r7, #24]
 8005af2:	4013      	ands	r3, r2
 8005af4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d003      	beq.n	8005b0a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005b02:	69ba      	ldr	r2, [r7, #24]
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	69ba      	ldr	r2, [r7, #24]
 8005b0e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005b10:	69fb      	ldr	r3, [r7, #28]
 8005b12:	3301      	adds	r3, #1
 8005b14:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	f47f ae63 	bne.w	80057ec <HAL_GPIO_Init+0x14>
  }
}
 8005b26:	bf00      	nop
 8005b28:	bf00      	nop
 8005b2a:	3724      	adds	r7, #36	; 0x24
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr
 8005b34:	58000400 	.word	0x58000400

08005b38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b083      	sub	sp, #12
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	460b      	mov	r3, r1
 8005b42:	807b      	strh	r3, [r7, #2]
 8005b44:	4613      	mov	r3, r2
 8005b46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b48:	787b      	ldrb	r3, [r7, #1]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d003      	beq.n	8005b56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b4e:	887a      	ldrh	r2, [r7, #2]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005b54:	e003      	b.n	8005b5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005b56:	887b      	ldrh	r3, [r7, #2]
 8005b58:	041a      	lsls	r2, r3, #16
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	619a      	str	r2, [r3, #24]
}
 8005b5e:	bf00      	nop
 8005b60:	370c      	adds	r7, #12
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr
	...

08005b6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b082      	sub	sp, #8
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d101      	bne.n	8005b7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e07f      	b.n	8005c7e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d106      	bne.n	8005b98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f7fb fdae 	bl	80016f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2224      	movs	r2, #36	; 0x24
 8005b9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f022 0201 	bic.w	r2, r2, #1
 8005bae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	685a      	ldr	r2, [r3, #4]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005bbc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	689a      	ldr	r2, [r3, #8]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005bcc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d107      	bne.n	8005be6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	689a      	ldr	r2, [r3, #8]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005be2:	609a      	str	r2, [r3, #8]
 8005be4:	e006      	b.n	8005bf4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	689a      	ldr	r2, [r3, #8]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005bf2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	68db      	ldr	r3, [r3, #12]
 8005bf8:	2b02      	cmp	r3, #2
 8005bfa:	d104      	bne.n	8005c06 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c04:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	6859      	ldr	r1, [r3, #4]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	4b1d      	ldr	r3, [pc, #116]	; (8005c88 <HAL_I2C_Init+0x11c>)
 8005c12:	430b      	orrs	r3, r1
 8005c14:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68da      	ldr	r2, [r3, #12]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c24:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	691a      	ldr	r2, [r3, #16]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	695b      	ldr	r3, [r3, #20]
 8005c2e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	699b      	ldr	r3, [r3, #24]
 8005c36:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	430a      	orrs	r2, r1
 8005c3e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	69d9      	ldr	r1, [r3, #28]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a1a      	ldr	r2, [r3, #32]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	430a      	orrs	r2, r1
 8005c4e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f042 0201 	orr.w	r2, r2, #1
 8005c5e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2220      	movs	r2, #32
 8005c6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005c7c:	2300      	movs	r3, #0
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3708      	adds	r7, #8
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	02008000 	.word	0x02008000

08005c8c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	2b20      	cmp	r3, #32
 8005ca0:	d138      	bne.n	8005d14 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d101      	bne.n	8005cb0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005cac:	2302      	movs	r3, #2
 8005cae:	e032      	b.n	8005d16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2224      	movs	r2, #36	; 0x24
 8005cbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f022 0201 	bic.w	r2, r2, #1
 8005cce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005cde:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	6819      	ldr	r1, [r3, #0]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	683a      	ldr	r2, [r7, #0]
 8005cec:	430a      	orrs	r2, r1
 8005cee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f042 0201 	orr.w	r2, r2, #1
 8005cfe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2220      	movs	r2, #32
 8005d04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005d10:	2300      	movs	r3, #0
 8005d12:	e000      	b.n	8005d16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005d14:	2302      	movs	r3, #2
  }
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	370c      	adds	r7, #12
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d20:	4770      	bx	lr

08005d22 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005d22:	b480      	push	{r7}
 8005d24:	b085      	sub	sp, #20
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
 8005d2a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	2b20      	cmp	r3, #32
 8005d36:	d139      	bne.n	8005dac <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d101      	bne.n	8005d46 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005d42:	2302      	movs	r3, #2
 8005d44:	e033      	b.n	8005dae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2201      	movs	r2, #1
 8005d4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2224      	movs	r2, #36	; 0x24
 8005d52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f022 0201 	bic.w	r2, r2, #1
 8005d64:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005d74:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	021b      	lsls	r3, r3, #8
 8005d7a:	68fa      	ldr	r2, [r7, #12]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f042 0201 	orr.w	r2, r2, #1
 8005d96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2220      	movs	r2, #32
 8005d9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005da8:	2300      	movs	r3, #0
 8005daa:	e000      	b.n	8005dae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005dac:	2302      	movs	r3, #2
  }
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3714      	adds	r7, #20
 8005db2:	46bd      	mov	sp, r7
 8005db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db8:	4770      	bx	lr

08005dba <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005dba:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dbc:	b08f      	sub	sp, #60	; 0x3c
 8005dbe:	af0a      	add	r7, sp, #40	; 0x28
 8005dc0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d101      	bne.n	8005dcc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e116      	b.n	8005ffa <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d106      	bne.n	8005dec <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f00a f8c8 	bl	800ff7c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2203      	movs	r2, #3
 8005df0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005df8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d102      	bne.n	8005e06 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f006 fc11 	bl	800c632 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	603b      	str	r3, [r7, #0]
 8005e16:	687e      	ldr	r6, [r7, #4]
 8005e18:	466d      	mov	r5, sp
 8005e1a:	f106 0410 	add.w	r4, r6, #16
 8005e1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005e20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005e22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005e24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005e26:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005e2a:	e885 0003 	stmia.w	r5, {r0, r1}
 8005e2e:	1d33      	adds	r3, r6, #4
 8005e30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005e32:	6838      	ldr	r0, [r7, #0]
 8005e34:	f006 fadc 	bl	800c3f0 <USB_CoreInit>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d005      	beq.n	8005e4a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2202      	movs	r2, #2
 8005e42:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e0d7      	b.n	8005ffa <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	2100      	movs	r1, #0
 8005e50:	4618      	mov	r0, r3
 8005e52:	f006 fbff 	bl	800c654 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e56:	2300      	movs	r3, #0
 8005e58:	73fb      	strb	r3, [r7, #15]
 8005e5a:	e04a      	b.n	8005ef2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005e5c:	7bfa      	ldrb	r2, [r7, #15]
 8005e5e:	6879      	ldr	r1, [r7, #4]
 8005e60:	4613      	mov	r3, r2
 8005e62:	00db      	lsls	r3, r3, #3
 8005e64:	4413      	add	r3, r2
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	440b      	add	r3, r1
 8005e6a:	333d      	adds	r3, #61	; 0x3d
 8005e6c:	2201      	movs	r2, #1
 8005e6e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005e70:	7bfa      	ldrb	r2, [r7, #15]
 8005e72:	6879      	ldr	r1, [r7, #4]
 8005e74:	4613      	mov	r3, r2
 8005e76:	00db      	lsls	r3, r3, #3
 8005e78:	4413      	add	r3, r2
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	440b      	add	r3, r1
 8005e7e:	333c      	adds	r3, #60	; 0x3c
 8005e80:	7bfa      	ldrb	r2, [r7, #15]
 8005e82:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005e84:	7bfa      	ldrb	r2, [r7, #15]
 8005e86:	7bfb      	ldrb	r3, [r7, #15]
 8005e88:	b298      	uxth	r0, r3
 8005e8a:	6879      	ldr	r1, [r7, #4]
 8005e8c:	4613      	mov	r3, r2
 8005e8e:	00db      	lsls	r3, r3, #3
 8005e90:	4413      	add	r3, r2
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	440b      	add	r3, r1
 8005e96:	3344      	adds	r3, #68	; 0x44
 8005e98:	4602      	mov	r2, r0
 8005e9a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005e9c:	7bfa      	ldrb	r2, [r7, #15]
 8005e9e:	6879      	ldr	r1, [r7, #4]
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	00db      	lsls	r3, r3, #3
 8005ea4:	4413      	add	r3, r2
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	440b      	add	r3, r1
 8005eaa:	3340      	adds	r3, #64	; 0x40
 8005eac:	2200      	movs	r2, #0
 8005eae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005eb0:	7bfa      	ldrb	r2, [r7, #15]
 8005eb2:	6879      	ldr	r1, [r7, #4]
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	00db      	lsls	r3, r3, #3
 8005eb8:	4413      	add	r3, r2
 8005eba:	009b      	lsls	r3, r3, #2
 8005ebc:	440b      	add	r3, r1
 8005ebe:	3348      	adds	r3, #72	; 0x48
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005ec4:	7bfa      	ldrb	r2, [r7, #15]
 8005ec6:	6879      	ldr	r1, [r7, #4]
 8005ec8:	4613      	mov	r3, r2
 8005eca:	00db      	lsls	r3, r3, #3
 8005ecc:	4413      	add	r3, r2
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	440b      	add	r3, r1
 8005ed2:	334c      	adds	r3, #76	; 0x4c
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005ed8:	7bfa      	ldrb	r2, [r7, #15]
 8005eda:	6879      	ldr	r1, [r7, #4]
 8005edc:	4613      	mov	r3, r2
 8005ede:	00db      	lsls	r3, r3, #3
 8005ee0:	4413      	add	r3, r2
 8005ee2:	009b      	lsls	r3, r3, #2
 8005ee4:	440b      	add	r3, r1
 8005ee6:	3354      	adds	r3, #84	; 0x54
 8005ee8:	2200      	movs	r2, #0
 8005eea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005eec:	7bfb      	ldrb	r3, [r7, #15]
 8005eee:	3301      	adds	r3, #1
 8005ef0:	73fb      	strb	r3, [r7, #15]
 8005ef2:	7bfa      	ldrb	r2, [r7, #15]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d3af      	bcc.n	8005e5c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005efc:	2300      	movs	r3, #0
 8005efe:	73fb      	strb	r3, [r7, #15]
 8005f00:	e044      	b.n	8005f8c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005f02:	7bfa      	ldrb	r2, [r7, #15]
 8005f04:	6879      	ldr	r1, [r7, #4]
 8005f06:	4613      	mov	r3, r2
 8005f08:	00db      	lsls	r3, r3, #3
 8005f0a:	4413      	add	r3, r2
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	440b      	add	r3, r1
 8005f10:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8005f14:	2200      	movs	r2, #0
 8005f16:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005f18:	7bfa      	ldrb	r2, [r7, #15]
 8005f1a:	6879      	ldr	r1, [r7, #4]
 8005f1c:	4613      	mov	r3, r2
 8005f1e:	00db      	lsls	r3, r3, #3
 8005f20:	4413      	add	r3, r2
 8005f22:	009b      	lsls	r3, r3, #2
 8005f24:	440b      	add	r3, r1
 8005f26:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8005f2a:	7bfa      	ldrb	r2, [r7, #15]
 8005f2c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005f2e:	7bfa      	ldrb	r2, [r7, #15]
 8005f30:	6879      	ldr	r1, [r7, #4]
 8005f32:	4613      	mov	r3, r2
 8005f34:	00db      	lsls	r3, r3, #3
 8005f36:	4413      	add	r3, r2
 8005f38:	009b      	lsls	r3, r3, #2
 8005f3a:	440b      	add	r3, r1
 8005f3c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005f40:	2200      	movs	r2, #0
 8005f42:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005f44:	7bfa      	ldrb	r2, [r7, #15]
 8005f46:	6879      	ldr	r1, [r7, #4]
 8005f48:	4613      	mov	r3, r2
 8005f4a:	00db      	lsls	r3, r3, #3
 8005f4c:	4413      	add	r3, r2
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	440b      	add	r3, r1
 8005f52:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8005f56:	2200      	movs	r2, #0
 8005f58:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005f5a:	7bfa      	ldrb	r2, [r7, #15]
 8005f5c:	6879      	ldr	r1, [r7, #4]
 8005f5e:	4613      	mov	r3, r2
 8005f60:	00db      	lsls	r3, r3, #3
 8005f62:	4413      	add	r3, r2
 8005f64:	009b      	lsls	r3, r3, #2
 8005f66:	440b      	add	r3, r1
 8005f68:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005f70:	7bfa      	ldrb	r2, [r7, #15]
 8005f72:	6879      	ldr	r1, [r7, #4]
 8005f74:	4613      	mov	r3, r2
 8005f76:	00db      	lsls	r3, r3, #3
 8005f78:	4413      	add	r3, r2
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	440b      	add	r3, r1
 8005f7e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005f82:	2200      	movs	r2, #0
 8005f84:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f86:	7bfb      	ldrb	r3, [r7, #15]
 8005f88:	3301      	adds	r3, #1
 8005f8a:	73fb      	strb	r3, [r7, #15]
 8005f8c:	7bfa      	ldrb	r2, [r7, #15]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d3b5      	bcc.n	8005f02 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	603b      	str	r3, [r7, #0]
 8005f9c:	687e      	ldr	r6, [r7, #4]
 8005f9e:	466d      	mov	r5, sp
 8005fa0:	f106 0410 	add.w	r4, r6, #16
 8005fa4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005fa6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005fa8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005faa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005fac:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005fb0:	e885 0003 	stmia.w	r5, {r0, r1}
 8005fb4:	1d33      	adds	r3, r6, #4
 8005fb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005fb8:	6838      	ldr	r0, [r7, #0]
 8005fba:	f006 fb97 	bl	800c6ec <USB_DevInit>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d005      	beq.n	8005fd0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2202      	movs	r2, #2
 8005fc8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e014      	b.n	8005ffa <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d102      	bne.n	8005fee <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f001 f98b 	bl	8007304 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f007 fce5 	bl	800d9c2 <USB_DevDisconnect>

  return HAL_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3714      	adds	r7, #20
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006002 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b084      	sub	sp, #16
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006016:	2b01      	cmp	r3, #1
 8006018:	d101      	bne.n	800601e <HAL_PCD_Start+0x1c>
 800601a:	2302      	movs	r3, #2
 800601c:	e020      	b.n	8006060 <HAL_PCD_Start+0x5e>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2201      	movs	r2, #1
 8006022:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800602a:	2b01      	cmp	r3, #1
 800602c:	d109      	bne.n	8006042 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006032:	2b01      	cmp	r3, #1
 8006034:	d005      	beq.n	8006042 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800603a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4618      	mov	r0, r3
 8006048:	f006 fae2 	bl	800c610 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4618      	mov	r0, r3
 8006052:	f007 fc95 	bl	800d980 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2200      	movs	r2, #0
 800605a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	3710      	adds	r7, #16
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006068:	b590      	push	{r4, r7, lr}
 800606a:	b08d      	sub	sp, #52	; 0x34
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006076:	6a3b      	ldr	r3, [r7, #32]
 8006078:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4618      	mov	r0, r3
 8006080:	f007 fd53 	bl	800db2a <USB_GetMode>
 8006084:	4603      	mov	r3, r0
 8006086:	2b00      	cmp	r3, #0
 8006088:	f040 84b7 	bne.w	80069fa <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4618      	mov	r0, r3
 8006092:	f007 fcb7 	bl	800da04 <USB_ReadInterrupts>
 8006096:	4603      	mov	r3, r0
 8006098:	2b00      	cmp	r3, #0
 800609a:	f000 84ad 	beq.w	80069f8 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	0a1b      	lsrs	r3, r3, #8
 80060a8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4618      	mov	r0, r3
 80060b8:	f007 fca4 	bl	800da04 <USB_ReadInterrupts>
 80060bc:	4603      	mov	r3, r0
 80060be:	f003 0302 	and.w	r3, r3, #2
 80060c2:	2b02      	cmp	r3, #2
 80060c4:	d107      	bne.n	80060d6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	695a      	ldr	r2, [r3, #20]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f002 0202 	and.w	r2, r2, #2
 80060d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4618      	mov	r0, r3
 80060dc:	f007 fc92 	bl	800da04 <USB_ReadInterrupts>
 80060e0:	4603      	mov	r3, r0
 80060e2:	f003 0310 	and.w	r3, r3, #16
 80060e6:	2b10      	cmp	r3, #16
 80060e8:	d161      	bne.n	80061ae <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	699a      	ldr	r2, [r3, #24]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f022 0210 	bic.w	r2, r2, #16
 80060f8:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80060fa:	6a3b      	ldr	r3, [r7, #32]
 80060fc:	6a1b      	ldr	r3, [r3, #32]
 80060fe:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8006100:	69bb      	ldr	r3, [r7, #24]
 8006102:	f003 020f 	and.w	r2, r3, #15
 8006106:	4613      	mov	r3, r2
 8006108:	00db      	lsls	r3, r3, #3
 800610a:	4413      	add	r3, r2
 800610c:	009b      	lsls	r3, r3, #2
 800610e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	4413      	add	r3, r2
 8006116:	3304      	adds	r3, #4
 8006118:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800611a:	69bb      	ldr	r3, [r7, #24]
 800611c:	0c5b      	lsrs	r3, r3, #17
 800611e:	f003 030f 	and.w	r3, r3, #15
 8006122:	2b02      	cmp	r3, #2
 8006124:	d124      	bne.n	8006170 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006126:	69ba      	ldr	r2, [r7, #24]
 8006128:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800612c:	4013      	ands	r3, r2
 800612e:	2b00      	cmp	r3, #0
 8006130:	d035      	beq.n	800619e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	091b      	lsrs	r3, r3, #4
 800613a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800613c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006140:	b29b      	uxth	r3, r3
 8006142:	461a      	mov	r2, r3
 8006144:	6a38      	ldr	r0, [r7, #32]
 8006146:	f007 fac9 	bl	800d6dc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	691a      	ldr	r2, [r3, #16]
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	091b      	lsrs	r3, r3, #4
 8006152:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006156:	441a      	add	r2, r3
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	6a1a      	ldr	r2, [r3, #32]
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	091b      	lsrs	r3, r3, #4
 8006164:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006168:	441a      	add	r2, r3
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	621a      	str	r2, [r3, #32]
 800616e:	e016      	b.n	800619e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8006170:	69bb      	ldr	r3, [r7, #24]
 8006172:	0c5b      	lsrs	r3, r3, #17
 8006174:	f003 030f 	and.w	r3, r3, #15
 8006178:	2b06      	cmp	r3, #6
 800617a:	d110      	bne.n	800619e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006182:	2208      	movs	r2, #8
 8006184:	4619      	mov	r1, r3
 8006186:	6a38      	ldr	r0, [r7, #32]
 8006188:	f007 faa8 	bl	800d6dc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	6a1a      	ldr	r2, [r3, #32]
 8006190:	69bb      	ldr	r3, [r7, #24]
 8006192:	091b      	lsrs	r3, r3, #4
 8006194:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006198:	441a      	add	r2, r3
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	699a      	ldr	r2, [r3, #24]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f042 0210 	orr.w	r2, r2, #16
 80061ac:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4618      	mov	r0, r3
 80061b4:	f007 fc26 	bl	800da04 <USB_ReadInterrupts>
 80061b8:	4603      	mov	r3, r0
 80061ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80061be:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80061c2:	f040 80a7 	bne.w	8006314 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80061c6:	2300      	movs	r3, #0
 80061c8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4618      	mov	r0, r3
 80061d0:	f007 fc2b 	bl	800da2a <USB_ReadDevAllOutEpInterrupt>
 80061d4:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80061d6:	e099      	b.n	800630c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80061d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061da:	f003 0301 	and.w	r3, r3, #1
 80061de:	2b00      	cmp	r3, #0
 80061e0:	f000 808e 	beq.w	8006300 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061ea:	b2d2      	uxtb	r2, r2
 80061ec:	4611      	mov	r1, r2
 80061ee:	4618      	mov	r0, r3
 80061f0:	f007 fc4f 	bl	800da92 <USB_ReadDevOutEPInterrupt>
 80061f4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	f003 0301 	and.w	r3, r3, #1
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d00c      	beq.n	800621a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006202:	015a      	lsls	r2, r3, #5
 8006204:	69fb      	ldr	r3, [r7, #28]
 8006206:	4413      	add	r3, r2
 8006208:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800620c:	461a      	mov	r2, r3
 800620e:	2301      	movs	r3, #1
 8006210:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006212:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f000 feef 	bl	8006ff8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	f003 0308 	and.w	r3, r3, #8
 8006220:	2b00      	cmp	r3, #0
 8006222:	d00c      	beq.n	800623e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006226:	015a      	lsls	r2, r3, #5
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	4413      	add	r3, r2
 800622c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006230:	461a      	mov	r2, r3
 8006232:	2308      	movs	r3, #8
 8006234:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006236:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f000 ffc5 	bl	80071c8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	f003 0310 	and.w	r3, r3, #16
 8006244:	2b00      	cmp	r3, #0
 8006246:	d008      	beq.n	800625a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800624a:	015a      	lsls	r2, r3, #5
 800624c:	69fb      	ldr	r3, [r7, #28]
 800624e:	4413      	add	r3, r2
 8006250:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006254:	461a      	mov	r2, r3
 8006256:	2310      	movs	r3, #16
 8006258:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	f003 0302 	and.w	r3, r3, #2
 8006260:	2b00      	cmp	r3, #0
 8006262:	d030      	beq.n	80062c6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006264:	6a3b      	ldr	r3, [r7, #32]
 8006266:	695b      	ldr	r3, [r3, #20]
 8006268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800626c:	2b80      	cmp	r3, #128	; 0x80
 800626e:	d109      	bne.n	8006284 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	69fa      	ldr	r2, [r7, #28]
 800627a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800627e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006282:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8006284:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006286:	4613      	mov	r3, r2
 8006288:	00db      	lsls	r3, r3, #3
 800628a:	4413      	add	r3, r2
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	4413      	add	r3, r2
 8006296:	3304      	adds	r3, #4
 8006298:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	78db      	ldrb	r3, [r3, #3]
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d108      	bne.n	80062b4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	2200      	movs	r2, #0
 80062a6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80062a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062aa:	b2db      	uxtb	r3, r3
 80062ac:	4619      	mov	r1, r3
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f009 ff96 	bl	80101e0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80062b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062b6:	015a      	lsls	r2, r3, #5
 80062b8:	69fb      	ldr	r3, [r7, #28]
 80062ba:	4413      	add	r3, r2
 80062bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062c0:	461a      	mov	r2, r3
 80062c2:	2302      	movs	r3, #2
 80062c4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	f003 0320 	and.w	r3, r3, #32
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d008      	beq.n	80062e2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80062d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d2:	015a      	lsls	r2, r3, #5
 80062d4:	69fb      	ldr	r3, [r7, #28]
 80062d6:	4413      	add	r3, r2
 80062d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062dc:	461a      	mov	r2, r3
 80062de:	2320      	movs	r3, #32
 80062e0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d009      	beq.n	8006300 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80062ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ee:	015a      	lsls	r2, r3, #5
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	4413      	add	r3, r2
 80062f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062f8:	461a      	mov	r2, r3
 80062fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80062fe:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006302:	3301      	adds	r3, #1
 8006304:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006308:	085b      	lsrs	r3, r3, #1
 800630a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800630c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800630e:	2b00      	cmp	r3, #0
 8006310:	f47f af62 	bne.w	80061d8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4618      	mov	r0, r3
 800631a:	f007 fb73 	bl	800da04 <USB_ReadInterrupts>
 800631e:	4603      	mov	r3, r0
 8006320:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006324:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006328:	f040 80db 	bne.w	80064e2 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4618      	mov	r0, r3
 8006332:	f007 fb94 	bl	800da5e <USB_ReadDevAllInEpInterrupt>
 8006336:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8006338:	2300      	movs	r3, #0
 800633a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800633c:	e0cd      	b.n	80064da <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800633e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006340:	f003 0301 	and.w	r3, r3, #1
 8006344:	2b00      	cmp	r3, #0
 8006346:	f000 80c2 	beq.w	80064ce <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006350:	b2d2      	uxtb	r2, r2
 8006352:	4611      	mov	r1, r2
 8006354:	4618      	mov	r0, r3
 8006356:	f007 fbba 	bl	800dace <USB_ReadDevInEPInterrupt>
 800635a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	f003 0301 	and.w	r3, r3, #1
 8006362:	2b00      	cmp	r3, #0
 8006364:	d057      	beq.n	8006416 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006368:	f003 030f 	and.w	r3, r3, #15
 800636c:	2201      	movs	r2, #1
 800636e:	fa02 f303 	lsl.w	r3, r2, r3
 8006372:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006374:	69fb      	ldr	r3, [r7, #28]
 8006376:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800637a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	43db      	mvns	r3, r3
 8006380:	69f9      	ldr	r1, [r7, #28]
 8006382:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006386:	4013      	ands	r3, r2
 8006388:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800638a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800638c:	015a      	lsls	r2, r3, #5
 800638e:	69fb      	ldr	r3, [r7, #28]
 8006390:	4413      	add	r3, r2
 8006392:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006396:	461a      	mov	r2, r3
 8006398:	2301      	movs	r3, #1
 800639a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	691b      	ldr	r3, [r3, #16]
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d132      	bne.n	800640a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80063a4:	6879      	ldr	r1, [r7, #4]
 80063a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063a8:	4613      	mov	r3, r2
 80063aa:	00db      	lsls	r3, r3, #3
 80063ac:	4413      	add	r3, r2
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	440b      	add	r3, r1
 80063b2:	334c      	adds	r3, #76	; 0x4c
 80063b4:	6819      	ldr	r1, [r3, #0]
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063ba:	4613      	mov	r3, r2
 80063bc:	00db      	lsls	r3, r3, #3
 80063be:	4413      	add	r3, r2
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	4403      	add	r3, r0
 80063c4:	3348      	adds	r3, #72	; 0x48
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4419      	add	r1, r3
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063ce:	4613      	mov	r3, r2
 80063d0:	00db      	lsls	r3, r3, #3
 80063d2:	4413      	add	r3, r2
 80063d4:	009b      	lsls	r3, r3, #2
 80063d6:	4403      	add	r3, r0
 80063d8:	334c      	adds	r3, #76	; 0x4c
 80063da:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80063dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d113      	bne.n	800640a <HAL_PCD_IRQHandler+0x3a2>
 80063e2:	6879      	ldr	r1, [r7, #4]
 80063e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063e6:	4613      	mov	r3, r2
 80063e8:	00db      	lsls	r3, r3, #3
 80063ea:	4413      	add	r3, r2
 80063ec:	009b      	lsls	r3, r3, #2
 80063ee:	440b      	add	r3, r1
 80063f0:	3354      	adds	r3, #84	; 0x54
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d108      	bne.n	800640a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6818      	ldr	r0, [r3, #0]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006402:	461a      	mov	r2, r3
 8006404:	2101      	movs	r1, #1
 8006406:	f007 fbc3 	bl	800db90 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800640a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640c:	b2db      	uxtb	r3, r3
 800640e:	4619      	mov	r1, r3
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f009 fe60 	bl	80100d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	f003 0308 	and.w	r3, r3, #8
 800641c:	2b00      	cmp	r3, #0
 800641e:	d008      	beq.n	8006432 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006422:	015a      	lsls	r2, r3, #5
 8006424:	69fb      	ldr	r3, [r7, #28]
 8006426:	4413      	add	r3, r2
 8006428:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800642c:	461a      	mov	r2, r3
 800642e:	2308      	movs	r3, #8
 8006430:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	f003 0310 	and.w	r3, r3, #16
 8006438:	2b00      	cmp	r3, #0
 800643a:	d008      	beq.n	800644e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800643c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643e:	015a      	lsls	r2, r3, #5
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	4413      	add	r3, r2
 8006444:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006448:	461a      	mov	r2, r3
 800644a:	2310      	movs	r3, #16
 800644c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006454:	2b00      	cmp	r3, #0
 8006456:	d008      	beq.n	800646a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800645a:	015a      	lsls	r2, r3, #5
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	4413      	add	r3, r2
 8006460:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006464:	461a      	mov	r2, r3
 8006466:	2340      	movs	r3, #64	; 0x40
 8006468:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	f003 0302 	and.w	r3, r3, #2
 8006470:	2b00      	cmp	r3, #0
 8006472:	d023      	beq.n	80064bc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8006474:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006476:	6a38      	ldr	r0, [r7, #32]
 8006478:	f006 fa96 	bl	800c9a8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800647c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800647e:	4613      	mov	r3, r2
 8006480:	00db      	lsls	r3, r3, #3
 8006482:	4413      	add	r3, r2
 8006484:	009b      	lsls	r3, r3, #2
 8006486:	3338      	adds	r3, #56	; 0x38
 8006488:	687a      	ldr	r2, [r7, #4]
 800648a:	4413      	add	r3, r2
 800648c:	3304      	adds	r3, #4
 800648e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	78db      	ldrb	r3, [r3, #3]
 8006494:	2b01      	cmp	r3, #1
 8006496:	d108      	bne.n	80064aa <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	2200      	movs	r2, #0
 800649c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800649e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	4619      	mov	r1, r3
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f009 fead 	bl	8010204 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80064aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ac:	015a      	lsls	r2, r3, #5
 80064ae:	69fb      	ldr	r3, [r7, #28]
 80064b0:	4413      	add	r3, r2
 80064b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064b6:	461a      	mov	r2, r3
 80064b8:	2302      	movs	r3, #2
 80064ba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d003      	beq.n	80064ce <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80064c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f000 fd08 	bl	8006ede <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80064ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d0:	3301      	adds	r3, #1
 80064d2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80064d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d6:	085b      	lsrs	r3, r3, #1
 80064d8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80064da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f47f af2e 	bne.w	800633e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4618      	mov	r0, r3
 80064e8:	f007 fa8c 	bl	800da04 <USB_ReadInterrupts>
 80064ec:	4603      	mov	r3, r0
 80064ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80064f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80064f6:	d122      	bne.n	800653e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80064f8:	69fb      	ldr	r3, [r7, #28]
 80064fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	69fa      	ldr	r2, [r7, #28]
 8006502:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006506:	f023 0301 	bic.w	r3, r3, #1
 800650a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8006512:	2b01      	cmp	r3, #1
 8006514:	d108      	bne.n	8006528 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2200      	movs	r2, #0
 800651a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800651e:	2100      	movs	r1, #0
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f000 ff13 	bl	800734c <HAL_PCDEx_LPM_Callback>
 8006526:	e002      	b.n	800652e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f009 fe4b 	bl	80101c4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	695a      	ldr	r2, [r3, #20]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800653c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4618      	mov	r0, r3
 8006544:	f007 fa5e 	bl	800da04 <USB_ReadInterrupts>
 8006548:	4603      	mov	r3, r0
 800654a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800654e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006552:	d112      	bne.n	800657a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	f003 0301 	and.w	r3, r3, #1
 8006560:	2b01      	cmp	r3, #1
 8006562:	d102      	bne.n	800656a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f009 fe07 	bl	8010178 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	695a      	ldr	r2, [r3, #20]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8006578:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4618      	mov	r0, r3
 8006580:	f007 fa40 	bl	800da04 <USB_ReadInterrupts>
 8006584:	4603      	mov	r3, r0
 8006586:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800658a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800658e:	d121      	bne.n	80065d4 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	695a      	ldr	r2, [r3, #20]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800659e:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d111      	bne.n	80065ce <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2201      	movs	r2, #1
 80065ae:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065b8:	089b      	lsrs	r3, r3, #2
 80065ba:	f003 020f 	and.w	r2, r3, #15
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80065c4:	2101      	movs	r1, #1
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 fec0 	bl	800734c <HAL_PCDEx_LPM_Callback>
 80065cc:	e002      	b.n	80065d4 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f009 fdd2 	bl	8010178 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4618      	mov	r0, r3
 80065da:	f007 fa13 	bl	800da04 <USB_ReadInterrupts>
 80065de:	4603      	mov	r3, r0
 80065e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80065e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065e8:	f040 80b7 	bne.w	800675a <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80065ec:	69fb      	ldr	r3, [r7, #28]
 80065ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	69fa      	ldr	r2, [r7, #28]
 80065f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065fa:	f023 0301 	bic.w	r3, r3, #1
 80065fe:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	2110      	movs	r1, #16
 8006606:	4618      	mov	r0, r3
 8006608:	f006 f9ce 	bl	800c9a8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800660c:	2300      	movs	r3, #0
 800660e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006610:	e046      	b.n	80066a0 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006614:	015a      	lsls	r2, r3, #5
 8006616:	69fb      	ldr	r3, [r7, #28]
 8006618:	4413      	add	r3, r2
 800661a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800661e:	461a      	mov	r2, r3
 8006620:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006624:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006628:	015a      	lsls	r2, r3, #5
 800662a:	69fb      	ldr	r3, [r7, #28]
 800662c:	4413      	add	r3, r2
 800662e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006636:	0151      	lsls	r1, r2, #5
 8006638:	69fa      	ldr	r2, [r7, #28]
 800663a:	440a      	add	r2, r1
 800663c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006640:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006644:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006648:	015a      	lsls	r2, r3, #5
 800664a:	69fb      	ldr	r3, [r7, #28]
 800664c:	4413      	add	r3, r2
 800664e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006652:	461a      	mov	r2, r3
 8006654:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006658:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800665a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800665c:	015a      	lsls	r2, r3, #5
 800665e:	69fb      	ldr	r3, [r7, #28]
 8006660:	4413      	add	r3, r2
 8006662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800666a:	0151      	lsls	r1, r2, #5
 800666c:	69fa      	ldr	r2, [r7, #28]
 800666e:	440a      	add	r2, r1
 8006670:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006674:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006678:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800667a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800667c:	015a      	lsls	r2, r3, #5
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	4413      	add	r3, r2
 8006682:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800668a:	0151      	lsls	r1, r2, #5
 800668c:	69fa      	ldr	r2, [r7, #28]
 800668e:	440a      	add	r2, r1
 8006690:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006694:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006698:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800669a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800669c:	3301      	adds	r3, #1
 800669e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d3b3      	bcc.n	8006612 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80066aa:	69fb      	ldr	r3, [r7, #28]
 80066ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066b0:	69db      	ldr	r3, [r3, #28]
 80066b2:	69fa      	ldr	r2, [r7, #28]
 80066b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80066b8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80066bc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d016      	beq.n	80066f4 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80066d0:	69fa      	ldr	r2, [r7, #28]
 80066d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80066d6:	f043 030b 	orr.w	r3, r3, #11
 80066da:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80066de:	69fb      	ldr	r3, [r7, #28]
 80066e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066e6:	69fa      	ldr	r2, [r7, #28]
 80066e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80066ec:	f043 030b 	orr.w	r3, r3, #11
 80066f0:	6453      	str	r3, [r2, #68]	; 0x44
 80066f2:	e015      	b.n	8006720 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80066f4:	69fb      	ldr	r3, [r7, #28]
 80066f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066fa:	695a      	ldr	r2, [r3, #20]
 80066fc:	69fb      	ldr	r3, [r7, #28]
 80066fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006702:	4619      	mov	r1, r3
 8006704:	f242 032b 	movw	r3, #8235	; 0x202b
 8006708:	4313      	orrs	r3, r2
 800670a:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800670c:	69fb      	ldr	r3, [r7, #28]
 800670e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006712:	691b      	ldr	r3, [r3, #16]
 8006714:	69fa      	ldr	r2, [r7, #28]
 8006716:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800671a:	f043 030b 	orr.w	r3, r3, #11
 800671e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006720:	69fb      	ldr	r3, [r7, #28]
 8006722:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	69fa      	ldr	r2, [r7, #28]
 800672a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800672e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006732:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6818      	ldr	r0, [r3, #0]
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	691b      	ldr	r3, [r3, #16]
 800673c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006744:	461a      	mov	r2, r3
 8006746:	f007 fa23 	bl	800db90 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	695a      	ldr	r2, [r3, #20]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8006758:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4618      	mov	r0, r3
 8006760:	f007 f950 	bl	800da04 <USB_ReadInterrupts>
 8006764:	4603      	mov	r3, r0
 8006766:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800676a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800676e:	d124      	bne.n	80067ba <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4618      	mov	r0, r3
 8006776:	f007 f9e7 	bl	800db48 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4618      	mov	r0, r3
 8006780:	f006 f98f 	bl	800caa2 <USB_GetDevSpeed>
 8006784:	4603      	mov	r3, r0
 8006786:	461a      	mov	r2, r3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681c      	ldr	r4, [r3, #0]
 8006790:	f001 fd8e 	bl	80082b0 <HAL_RCC_GetHCLKFreq>
 8006794:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800679a:	b2db      	uxtb	r3, r3
 800679c:	461a      	mov	r2, r3
 800679e:	4620      	mov	r0, r4
 80067a0:	f005 fe94 	bl	800c4cc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80067a4:	6878      	ldr	r0, [r7, #4]
 80067a6:	f009 fcbe 	bl	8010126 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	695a      	ldr	r2, [r3, #20]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80067b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4618      	mov	r0, r3
 80067c0:	f007 f920 	bl	800da04 <USB_ReadInterrupts>
 80067c4:	4603      	mov	r3, r0
 80067c6:	f003 0308 	and.w	r3, r3, #8
 80067ca:	2b08      	cmp	r3, #8
 80067cc:	d10a      	bne.n	80067e4 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f009 fc9b 	bl	801010a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	695a      	ldr	r2, [r3, #20]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f002 0208 	and.w	r2, r2, #8
 80067e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4618      	mov	r0, r3
 80067ea:	f007 f90b 	bl	800da04 <USB_ReadInterrupts>
 80067ee:	4603      	mov	r3, r0
 80067f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067f4:	2b80      	cmp	r3, #128	; 0x80
 80067f6:	d122      	bne.n	800683e <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80067f8:	6a3b      	ldr	r3, [r7, #32]
 80067fa:	699b      	ldr	r3, [r3, #24]
 80067fc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006800:	6a3b      	ldr	r3, [r7, #32]
 8006802:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006804:	2301      	movs	r3, #1
 8006806:	627b      	str	r3, [r7, #36]	; 0x24
 8006808:	e014      	b.n	8006834 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800680a:	6879      	ldr	r1, [r7, #4]
 800680c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800680e:	4613      	mov	r3, r2
 8006810:	00db      	lsls	r3, r3, #3
 8006812:	4413      	add	r3, r2
 8006814:	009b      	lsls	r3, r3, #2
 8006816:	440b      	add	r3, r1
 8006818:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	2b01      	cmp	r3, #1
 8006820:	d105      	bne.n	800682e <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006824:	b2db      	uxtb	r3, r3
 8006826:	4619      	mov	r1, r3
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f000 fb27 	bl	8006e7c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800682e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006830:	3301      	adds	r3, #1
 8006832:	627b      	str	r3, [r7, #36]	; 0x24
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800683a:	429a      	cmp	r2, r3
 800683c:	d3e5      	bcc.n	800680a <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4618      	mov	r0, r3
 8006844:	f007 f8de 	bl	800da04 <USB_ReadInterrupts>
 8006848:	4603      	mov	r3, r0
 800684a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800684e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006852:	d13b      	bne.n	80068cc <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006854:	2301      	movs	r3, #1
 8006856:	627b      	str	r3, [r7, #36]	; 0x24
 8006858:	e02b      	b.n	80068b2 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800685a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800685c:	015a      	lsls	r2, r3, #5
 800685e:	69fb      	ldr	r3, [r7, #28]
 8006860:	4413      	add	r3, r2
 8006862:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800686a:	6879      	ldr	r1, [r7, #4]
 800686c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800686e:	4613      	mov	r3, r2
 8006870:	00db      	lsls	r3, r3, #3
 8006872:	4413      	add	r3, r2
 8006874:	009b      	lsls	r3, r3, #2
 8006876:	440b      	add	r3, r1
 8006878:	3340      	adds	r3, #64	; 0x40
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	2b01      	cmp	r3, #1
 800687e:	d115      	bne.n	80068ac <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006880:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006882:	2b00      	cmp	r3, #0
 8006884:	da12      	bge.n	80068ac <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006886:	6879      	ldr	r1, [r7, #4]
 8006888:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800688a:	4613      	mov	r3, r2
 800688c:	00db      	lsls	r3, r3, #3
 800688e:	4413      	add	r3, r2
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	440b      	add	r3, r1
 8006894:	333f      	adds	r3, #63	; 0x3f
 8006896:	2201      	movs	r2, #1
 8006898:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800689a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800689c:	b2db      	uxtb	r3, r3
 800689e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	4619      	mov	r1, r3
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f000 fae8 	bl	8006e7c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80068ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ae:	3301      	adds	r3, #1
 80068b0:	627b      	str	r3, [r7, #36]	; 0x24
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068b8:	429a      	cmp	r2, r3
 80068ba:	d3ce      	bcc.n	800685a <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	695a      	ldr	r2, [r3, #20]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80068ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4618      	mov	r0, r3
 80068d2:	f007 f897 	bl	800da04 <USB_ReadInterrupts>
 80068d6:	4603      	mov	r3, r0
 80068d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80068dc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80068e0:	d155      	bne.n	800698e <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80068e2:	2301      	movs	r3, #1
 80068e4:	627b      	str	r3, [r7, #36]	; 0x24
 80068e6:	e045      	b.n	8006974 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80068e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ea:	015a      	lsls	r2, r3, #5
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	4413      	add	r3, r2
 80068f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80068f8:	6879      	ldr	r1, [r7, #4]
 80068fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068fc:	4613      	mov	r3, r2
 80068fe:	00db      	lsls	r3, r3, #3
 8006900:	4413      	add	r3, r2
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	440b      	add	r3, r1
 8006906:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800690a:	781b      	ldrb	r3, [r3, #0]
 800690c:	2b01      	cmp	r3, #1
 800690e:	d12e      	bne.n	800696e <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006910:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006912:	2b00      	cmp	r3, #0
 8006914:	da2b      	bge.n	800696e <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8006922:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006926:	429a      	cmp	r2, r3
 8006928:	d121      	bne.n	800696e <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800692a:	6879      	ldr	r1, [r7, #4]
 800692c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800692e:	4613      	mov	r3, r2
 8006930:	00db      	lsls	r3, r3, #3
 8006932:	4413      	add	r3, r2
 8006934:	009b      	lsls	r3, r3, #2
 8006936:	440b      	add	r3, r1
 8006938:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800693c:	2201      	movs	r2, #1
 800693e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006940:	6a3b      	ldr	r3, [r7, #32]
 8006942:	699b      	ldr	r3, [r3, #24]
 8006944:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006948:	6a3b      	ldr	r3, [r7, #32]
 800694a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800694c:	6a3b      	ldr	r3, [r7, #32]
 800694e:	695b      	ldr	r3, [r3, #20]
 8006950:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006954:	2b00      	cmp	r3, #0
 8006956:	d10a      	bne.n	800696e <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006958:	69fb      	ldr	r3, [r7, #28]
 800695a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	69fa      	ldr	r2, [r7, #28]
 8006962:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006966:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800696a:	6053      	str	r3, [r2, #4]
            break;
 800696c:	e007      	b.n	800697e <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800696e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006970:	3301      	adds	r3, #1
 8006972:	627b      	str	r3, [r7, #36]	; 0x24
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800697a:	429a      	cmp	r2, r3
 800697c:	d3b4      	bcc.n	80068e8 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	695a      	ldr	r2, [r3, #20]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800698c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4618      	mov	r0, r3
 8006994:	f007 f836 	bl	800da04 <USB_ReadInterrupts>
 8006998:	4603      	mov	r3, r0
 800699a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800699e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069a2:	d10a      	bne.n	80069ba <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f009 fc3f 	bl	8010228 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	695a      	ldr	r2, [r3, #20]
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80069b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4618      	mov	r0, r3
 80069c0:	f007 f820 	bl	800da04 <USB_ReadInterrupts>
 80069c4:	4603      	mov	r3, r0
 80069c6:	f003 0304 	and.w	r3, r3, #4
 80069ca:	2b04      	cmp	r3, #4
 80069cc:	d115      	bne.n	80069fa <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80069d6:	69bb      	ldr	r3, [r7, #24]
 80069d8:	f003 0304 	and.w	r3, r3, #4
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d002      	beq.n	80069e6 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f009 fc2f 	bl	8010244 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	6859      	ldr	r1, [r3, #4]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	69ba      	ldr	r2, [r7, #24]
 80069f2:	430a      	orrs	r2, r1
 80069f4:	605a      	str	r2, [r3, #4]
 80069f6:	e000      	b.n	80069fa <HAL_PCD_IRQHandler+0x992>
      return;
 80069f8:	bf00      	nop
    }
  }
}
 80069fa:	3734      	adds	r7, #52	; 0x34
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd90      	pop	{r4, r7, pc}

08006a00 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b082      	sub	sp, #8
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	460b      	mov	r3, r1
 8006a0a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d101      	bne.n	8006a1a <HAL_PCD_SetAddress+0x1a>
 8006a16:	2302      	movs	r3, #2
 8006a18:	e013      	b.n	8006a42 <HAL_PCD_SetAddress+0x42>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	78fa      	ldrb	r2, [r7, #3]
 8006a26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	78fa      	ldrb	r2, [r7, #3]
 8006a30:	4611      	mov	r1, r2
 8006a32:	4618      	mov	r0, r3
 8006a34:	f006 ff7e 	bl	800d934 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006a40:	2300      	movs	r3, #0
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3708      	adds	r7, #8
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}

08006a4a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006a4a:	b580      	push	{r7, lr}
 8006a4c:	b084      	sub	sp, #16
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
 8006a52:	4608      	mov	r0, r1
 8006a54:	4611      	mov	r1, r2
 8006a56:	461a      	mov	r2, r3
 8006a58:	4603      	mov	r3, r0
 8006a5a:	70fb      	strb	r3, [r7, #3]
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	803b      	strh	r3, [r7, #0]
 8006a60:	4613      	mov	r3, r2
 8006a62:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006a64:	2300      	movs	r3, #0
 8006a66:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006a68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	da0f      	bge.n	8006a90 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006a70:	78fb      	ldrb	r3, [r7, #3]
 8006a72:	f003 020f 	and.w	r2, r3, #15
 8006a76:	4613      	mov	r3, r2
 8006a78:	00db      	lsls	r3, r3, #3
 8006a7a:	4413      	add	r3, r2
 8006a7c:	009b      	lsls	r3, r3, #2
 8006a7e:	3338      	adds	r3, #56	; 0x38
 8006a80:	687a      	ldr	r2, [r7, #4]
 8006a82:	4413      	add	r3, r2
 8006a84:	3304      	adds	r3, #4
 8006a86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	705a      	strb	r2, [r3, #1]
 8006a8e:	e00f      	b.n	8006ab0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006a90:	78fb      	ldrb	r3, [r7, #3]
 8006a92:	f003 020f 	and.w	r2, r3, #15
 8006a96:	4613      	mov	r3, r2
 8006a98:	00db      	lsls	r3, r3, #3
 8006a9a:	4413      	add	r3, r2
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006aa2:	687a      	ldr	r2, [r7, #4]
 8006aa4:	4413      	add	r3, r2
 8006aa6:	3304      	adds	r3, #4
 8006aa8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2200      	movs	r2, #0
 8006aae:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006ab0:	78fb      	ldrb	r3, [r7, #3]
 8006ab2:	f003 030f 	and.w	r3, r3, #15
 8006ab6:	b2da      	uxtb	r2, r3
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006abc:	883a      	ldrh	r2, [r7, #0]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	78ba      	ldrb	r2, [r7, #2]
 8006ac6:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	785b      	ldrb	r3, [r3, #1]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d004      	beq.n	8006ada <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	781b      	ldrb	r3, [r3, #0]
 8006ad4:	b29a      	uxth	r2, r3
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006ada:	78bb      	ldrb	r3, [r7, #2]
 8006adc:	2b02      	cmp	r3, #2
 8006ade:	d102      	bne.n	8006ae6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d101      	bne.n	8006af4 <HAL_PCD_EP_Open+0xaa>
 8006af0:	2302      	movs	r3, #2
 8006af2:	e00e      	b.n	8006b12 <HAL_PCD_EP_Open+0xc8>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	68f9      	ldr	r1, [r7, #12]
 8006b02:	4618      	mov	r0, r3
 8006b04:	f005 fff2 	bl	800caec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8006b10:	7afb      	ldrb	r3, [r7, #11]
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3710      	adds	r7, #16
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}

08006b1a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006b1a:	b580      	push	{r7, lr}
 8006b1c:	b084      	sub	sp, #16
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
 8006b22:	460b      	mov	r3, r1
 8006b24:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006b26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	da0f      	bge.n	8006b4e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006b2e:	78fb      	ldrb	r3, [r7, #3]
 8006b30:	f003 020f 	and.w	r2, r3, #15
 8006b34:	4613      	mov	r3, r2
 8006b36:	00db      	lsls	r3, r3, #3
 8006b38:	4413      	add	r3, r2
 8006b3a:	009b      	lsls	r3, r3, #2
 8006b3c:	3338      	adds	r3, #56	; 0x38
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	4413      	add	r3, r2
 8006b42:	3304      	adds	r3, #4
 8006b44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	705a      	strb	r2, [r3, #1]
 8006b4c:	e00f      	b.n	8006b6e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006b4e:	78fb      	ldrb	r3, [r7, #3]
 8006b50:	f003 020f 	and.w	r2, r3, #15
 8006b54:	4613      	mov	r3, r2
 8006b56:	00db      	lsls	r3, r3, #3
 8006b58:	4413      	add	r3, r2
 8006b5a:	009b      	lsls	r3, r3, #2
 8006b5c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	4413      	add	r3, r2
 8006b64:	3304      	adds	r3, #4
 8006b66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006b6e:	78fb      	ldrb	r3, [r7, #3]
 8006b70:	f003 030f 	and.w	r3, r3, #15
 8006b74:	b2da      	uxtb	r2, r3
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d101      	bne.n	8006b88 <HAL_PCD_EP_Close+0x6e>
 8006b84:	2302      	movs	r3, #2
 8006b86:	e00e      	b.n	8006ba6 <HAL_PCD_EP_Close+0x8c>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68f9      	ldr	r1, [r7, #12]
 8006b96:	4618      	mov	r0, r3
 8006b98:	f006 f830 	bl	800cbfc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8006ba4:	2300      	movs	r3, #0
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3710      	adds	r7, #16
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}

08006bae <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006bae:	b580      	push	{r7, lr}
 8006bb0:	b086      	sub	sp, #24
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	60f8      	str	r0, [r7, #12]
 8006bb6:	607a      	str	r2, [r7, #4]
 8006bb8:	603b      	str	r3, [r7, #0]
 8006bba:	460b      	mov	r3, r1
 8006bbc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006bbe:	7afb      	ldrb	r3, [r7, #11]
 8006bc0:	f003 020f 	and.w	r2, r3, #15
 8006bc4:	4613      	mov	r3, r2
 8006bc6:	00db      	lsls	r3, r3, #3
 8006bc8:	4413      	add	r3, r2
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006bd0:	68fa      	ldr	r2, [r7, #12]
 8006bd2:	4413      	add	r3, r2
 8006bd4:	3304      	adds	r3, #4
 8006bd6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	683a      	ldr	r2, [r7, #0]
 8006be2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	2200      	movs	r2, #0
 8006be8:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	2200      	movs	r2, #0
 8006bee:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006bf0:	7afb      	ldrb	r3, [r7, #11]
 8006bf2:	f003 030f 	and.w	r3, r3, #15
 8006bf6:	b2da      	uxtb	r2, r3
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	691b      	ldr	r3, [r3, #16]
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d102      	bne.n	8006c0a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006c04:	687a      	ldr	r2, [r7, #4]
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006c0a:	7afb      	ldrb	r3, [r7, #11]
 8006c0c:	f003 030f 	and.w	r3, r3, #15
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d109      	bne.n	8006c28 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	6818      	ldr	r0, [r3, #0]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	691b      	ldr	r3, [r3, #16]
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	461a      	mov	r2, r3
 8006c20:	6979      	ldr	r1, [r7, #20]
 8006c22:	f006 fb17 	bl	800d254 <USB_EP0StartXfer>
 8006c26:	e008      	b.n	8006c3a <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6818      	ldr	r0, [r3, #0]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	691b      	ldr	r3, [r3, #16]
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	461a      	mov	r2, r3
 8006c34:	6979      	ldr	r1, [r7, #20]
 8006c36:	f006 f8bd 	bl	800cdb4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006c3a:	2300      	movs	r3, #0
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3718      	adds	r7, #24
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}

08006c44 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	460b      	mov	r3, r1
 8006c4e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006c50:	78fb      	ldrb	r3, [r7, #3]
 8006c52:	f003 020f 	and.w	r2, r3, #15
 8006c56:	6879      	ldr	r1, [r7, #4]
 8006c58:	4613      	mov	r3, r2
 8006c5a:	00db      	lsls	r3, r3, #3
 8006c5c:	4413      	add	r3, r2
 8006c5e:	009b      	lsls	r3, r3, #2
 8006c60:	440b      	add	r3, r1
 8006c62:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8006c66:	681b      	ldr	r3, [r3, #0]
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	370c      	adds	r7, #12
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr

08006c74 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b086      	sub	sp, #24
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	60f8      	str	r0, [r7, #12]
 8006c7c:	607a      	str	r2, [r7, #4]
 8006c7e:	603b      	str	r3, [r7, #0]
 8006c80:	460b      	mov	r3, r1
 8006c82:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006c84:	7afb      	ldrb	r3, [r7, #11]
 8006c86:	f003 020f 	and.w	r2, r3, #15
 8006c8a:	4613      	mov	r3, r2
 8006c8c:	00db      	lsls	r3, r3, #3
 8006c8e:	4413      	add	r3, r2
 8006c90:	009b      	lsls	r3, r3, #2
 8006c92:	3338      	adds	r3, #56	; 0x38
 8006c94:	68fa      	ldr	r2, [r7, #12]
 8006c96:	4413      	add	r3, r2
 8006c98:	3304      	adds	r3, #4
 8006c9a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	683a      	ldr	r2, [r7, #0]
 8006ca6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	2200      	movs	r2, #0
 8006cac:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006cb4:	7afb      	ldrb	r3, [r7, #11]
 8006cb6:	f003 030f 	and.w	r3, r3, #15
 8006cba:	b2da      	uxtb	r2, r3
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	691b      	ldr	r3, [r3, #16]
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d102      	bne.n	8006cce <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006cce:	7afb      	ldrb	r3, [r7, #11]
 8006cd0:	f003 030f 	and.w	r3, r3, #15
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d109      	bne.n	8006cec <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	6818      	ldr	r0, [r3, #0]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	691b      	ldr	r3, [r3, #16]
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	461a      	mov	r2, r3
 8006ce4:	6979      	ldr	r1, [r7, #20]
 8006ce6:	f006 fab5 	bl	800d254 <USB_EP0StartXfer>
 8006cea:	e008      	b.n	8006cfe <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6818      	ldr	r0, [r3, #0]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	691b      	ldr	r3, [r3, #16]
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	6979      	ldr	r1, [r7, #20]
 8006cfa:	f006 f85b 	bl	800cdb4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3718      	adds	r7, #24
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b084      	sub	sp, #16
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
 8006d10:	460b      	mov	r3, r1
 8006d12:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006d14:	78fb      	ldrb	r3, [r7, #3]
 8006d16:	f003 020f 	and.w	r2, r3, #15
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	429a      	cmp	r2, r3
 8006d20:	d901      	bls.n	8006d26 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	e050      	b.n	8006dc8 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006d26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	da0f      	bge.n	8006d4e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d2e:	78fb      	ldrb	r3, [r7, #3]
 8006d30:	f003 020f 	and.w	r2, r3, #15
 8006d34:	4613      	mov	r3, r2
 8006d36:	00db      	lsls	r3, r3, #3
 8006d38:	4413      	add	r3, r2
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	3338      	adds	r3, #56	; 0x38
 8006d3e:	687a      	ldr	r2, [r7, #4]
 8006d40:	4413      	add	r3, r2
 8006d42:	3304      	adds	r3, #4
 8006d44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2201      	movs	r2, #1
 8006d4a:	705a      	strb	r2, [r3, #1]
 8006d4c:	e00d      	b.n	8006d6a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006d4e:	78fa      	ldrb	r2, [r7, #3]
 8006d50:	4613      	mov	r3, r2
 8006d52:	00db      	lsls	r3, r3, #3
 8006d54:	4413      	add	r3, r2
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006d5c:	687a      	ldr	r2, [r7, #4]
 8006d5e:	4413      	add	r3, r2
 8006d60:	3304      	adds	r3, #4
 8006d62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2200      	movs	r2, #0
 8006d68:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d70:	78fb      	ldrb	r3, [r7, #3]
 8006d72:	f003 030f 	and.w	r3, r3, #15
 8006d76:	b2da      	uxtb	r2, r3
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d101      	bne.n	8006d8a <HAL_PCD_EP_SetStall+0x82>
 8006d86:	2302      	movs	r3, #2
 8006d88:	e01e      	b.n	8006dc8 <HAL_PCD_EP_SetStall+0xc0>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	68f9      	ldr	r1, [r7, #12]
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f006 fcf7 	bl	800d78c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006d9e:	78fb      	ldrb	r3, [r7, #3]
 8006da0:	f003 030f 	and.w	r3, r3, #15
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d10a      	bne.n	8006dbe <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6818      	ldr	r0, [r3, #0]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	691b      	ldr	r3, [r3, #16]
 8006db0:	b2d9      	uxtb	r1, r3
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006db8:	461a      	mov	r2, r3
 8006dba:	f006 fee9 	bl	800db90 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006dc6:	2300      	movs	r3, #0
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3710      	adds	r7, #16
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}

08006dd0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b084      	sub	sp, #16
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
 8006dd8:	460b      	mov	r3, r1
 8006dda:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006ddc:	78fb      	ldrb	r3, [r7, #3]
 8006dde:	f003 020f 	and.w	r2, r3, #15
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d901      	bls.n	8006dee <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006dea:	2301      	movs	r3, #1
 8006dec:	e042      	b.n	8006e74 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006dee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	da0f      	bge.n	8006e16 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006df6:	78fb      	ldrb	r3, [r7, #3]
 8006df8:	f003 020f 	and.w	r2, r3, #15
 8006dfc:	4613      	mov	r3, r2
 8006dfe:	00db      	lsls	r3, r3, #3
 8006e00:	4413      	add	r3, r2
 8006e02:	009b      	lsls	r3, r3, #2
 8006e04:	3338      	adds	r3, #56	; 0x38
 8006e06:	687a      	ldr	r2, [r7, #4]
 8006e08:	4413      	add	r3, r2
 8006e0a:	3304      	adds	r3, #4
 8006e0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2201      	movs	r2, #1
 8006e12:	705a      	strb	r2, [r3, #1]
 8006e14:	e00f      	b.n	8006e36 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006e16:	78fb      	ldrb	r3, [r7, #3]
 8006e18:	f003 020f 	and.w	r2, r3, #15
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	00db      	lsls	r3, r3, #3
 8006e20:	4413      	add	r3, r2
 8006e22:	009b      	lsls	r3, r3, #2
 8006e24:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	4413      	add	r3, r2
 8006e2c:	3304      	adds	r3, #4
 8006e2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2200      	movs	r2, #0
 8006e34:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006e3c:	78fb      	ldrb	r3, [r7, #3]
 8006e3e:	f003 030f 	and.w	r3, r3, #15
 8006e42:	b2da      	uxtb	r2, r3
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d101      	bne.n	8006e56 <HAL_PCD_EP_ClrStall+0x86>
 8006e52:	2302      	movs	r3, #2
 8006e54:	e00e      	b.n	8006e74 <HAL_PCD_EP_ClrStall+0xa4>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	68f9      	ldr	r1, [r7, #12]
 8006e64:	4618      	mov	r0, r3
 8006e66:	f006 fcff 	bl	800d868 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006e72:	2300      	movs	r3, #0
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3710      	adds	r7, #16
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}

08006e7c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b084      	sub	sp, #16
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	460b      	mov	r3, r1
 8006e86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006e88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	da0c      	bge.n	8006eaa <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006e90:	78fb      	ldrb	r3, [r7, #3]
 8006e92:	f003 020f 	and.w	r2, r3, #15
 8006e96:	4613      	mov	r3, r2
 8006e98:	00db      	lsls	r3, r3, #3
 8006e9a:	4413      	add	r3, r2
 8006e9c:	009b      	lsls	r3, r3, #2
 8006e9e:	3338      	adds	r3, #56	; 0x38
 8006ea0:	687a      	ldr	r2, [r7, #4]
 8006ea2:	4413      	add	r3, r2
 8006ea4:	3304      	adds	r3, #4
 8006ea6:	60fb      	str	r3, [r7, #12]
 8006ea8:	e00c      	b.n	8006ec4 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006eaa:	78fb      	ldrb	r3, [r7, #3]
 8006eac:	f003 020f 	and.w	r2, r3, #15
 8006eb0:	4613      	mov	r3, r2
 8006eb2:	00db      	lsls	r3, r3, #3
 8006eb4:	4413      	add	r3, r2
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	4413      	add	r3, r2
 8006ec0:	3304      	adds	r3, #4
 8006ec2:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	68f9      	ldr	r1, [r7, #12]
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f006 fb1e 	bl	800d50c <USB_EPStopXfer>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006ed4:	7afb      	ldrb	r3, [r7, #11]
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3710      	adds	r7, #16
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}

08006ede <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006ede:	b580      	push	{r7, lr}
 8006ee0:	b08a      	sub	sp, #40	; 0x28
 8006ee2:	af02      	add	r7, sp, #8
 8006ee4:	6078      	str	r0, [r7, #4]
 8006ee6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006ef2:	683a      	ldr	r2, [r7, #0]
 8006ef4:	4613      	mov	r3, r2
 8006ef6:	00db      	lsls	r3, r3, #3
 8006ef8:	4413      	add	r3, r2
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	3338      	adds	r3, #56	; 0x38
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	4413      	add	r3, r2
 8006f02:	3304      	adds	r3, #4
 8006f04:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	6a1a      	ldr	r2, [r3, #32]
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	699b      	ldr	r3, [r3, #24]
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	d901      	bls.n	8006f16 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e06c      	b.n	8006ff0 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	699a      	ldr	r2, [r3, #24]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6a1b      	ldr	r3, [r3, #32]
 8006f1e:	1ad3      	subs	r3, r2, r3
 8006f20:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	68db      	ldr	r3, [r3, #12]
 8006f26:	69fa      	ldr	r2, [r7, #28]
 8006f28:	429a      	cmp	r2, r3
 8006f2a:	d902      	bls.n	8006f32 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	68db      	ldr	r3, [r3, #12]
 8006f30:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006f32:	69fb      	ldr	r3, [r7, #28]
 8006f34:	3303      	adds	r3, #3
 8006f36:	089b      	lsrs	r3, r3, #2
 8006f38:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006f3a:	e02b      	b.n	8006f94 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	699a      	ldr	r2, [r3, #24]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	6a1b      	ldr	r3, [r3, #32]
 8006f44:	1ad3      	subs	r3, r2, r3
 8006f46:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	69fa      	ldr	r2, [r7, #28]
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d902      	bls.n	8006f58 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	68db      	ldr	r3, [r3, #12]
 8006f56:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	3303      	adds	r3, #3
 8006f5c:	089b      	lsrs	r3, r3, #2
 8006f5e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	6919      	ldr	r1, [r3, #16]
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	b2da      	uxtb	r2, r3
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	9300      	str	r3, [sp, #0]
 8006f74:	4603      	mov	r3, r0
 8006f76:	6978      	ldr	r0, [r7, #20]
 8006f78:	f006 fb72 	bl	800d660 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	691a      	ldr	r2, [r3, #16]
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	441a      	add	r2, r3
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	6a1a      	ldr	r2, [r3, #32]
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	441a      	add	r2, r3
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	015a      	lsls	r2, r3, #5
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	4413      	add	r3, r2
 8006f9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fa0:	699b      	ldr	r3, [r3, #24]
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	69ba      	ldr	r2, [r7, #24]
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d809      	bhi.n	8006fbe <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6a1a      	ldr	r2, [r3, #32]
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d203      	bcs.n	8006fbe <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	699b      	ldr	r3, [r3, #24]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d1be      	bne.n	8006f3c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	699a      	ldr	r2, [r3, #24]
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	6a1b      	ldr	r3, [r3, #32]
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d811      	bhi.n	8006fee <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	f003 030f 	and.w	r3, r3, #15
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fde:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	43db      	mvns	r3, r3
 8006fe4:	6939      	ldr	r1, [r7, #16]
 8006fe6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006fea:	4013      	ands	r3, r2
 8006fec:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8006fee:	2300      	movs	r3, #0
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3720      	adds	r7, #32
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b088      	sub	sp, #32
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007008:	69fb      	ldr	r3, [r7, #28]
 800700a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800700c:	69fb      	ldr	r3, [r7, #28]
 800700e:	333c      	adds	r3, #60	; 0x3c
 8007010:	3304      	adds	r3, #4
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	015a      	lsls	r2, r3, #5
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	4413      	add	r3, r2
 800701e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	691b      	ldr	r3, [r3, #16]
 800702a:	2b01      	cmp	r3, #1
 800702c:	d17b      	bne.n	8007126 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	f003 0308 	and.w	r3, r3, #8
 8007034:	2b00      	cmp	r3, #0
 8007036:	d015      	beq.n	8007064 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	4a61      	ldr	r2, [pc, #388]	; (80071c0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800703c:	4293      	cmp	r3, r2
 800703e:	f240 80b9 	bls.w	80071b4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007048:	2b00      	cmp	r3, #0
 800704a:	f000 80b3 	beq.w	80071b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	015a      	lsls	r2, r3, #5
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	4413      	add	r3, r2
 8007056:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800705a:	461a      	mov	r2, r3
 800705c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007060:	6093      	str	r3, [r2, #8]
 8007062:	e0a7      	b.n	80071b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	f003 0320 	and.w	r3, r3, #32
 800706a:	2b00      	cmp	r3, #0
 800706c:	d009      	beq.n	8007082 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	015a      	lsls	r2, r3, #5
 8007072:	69bb      	ldr	r3, [r7, #24]
 8007074:	4413      	add	r3, r2
 8007076:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800707a:	461a      	mov	r2, r3
 800707c:	2320      	movs	r3, #32
 800707e:	6093      	str	r3, [r2, #8]
 8007080:	e098      	b.n	80071b4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007088:	2b00      	cmp	r3, #0
 800708a:	f040 8093 	bne.w	80071b4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	4a4b      	ldr	r2, [pc, #300]	; (80071c0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d90f      	bls.n	80070b6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800709c:	2b00      	cmp	r3, #0
 800709e:	d00a      	beq.n	80070b6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	015a      	lsls	r2, r3, #5
 80070a4:	69bb      	ldr	r3, [r7, #24]
 80070a6:	4413      	add	r3, r2
 80070a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070ac:	461a      	mov	r2, r3
 80070ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070b2:	6093      	str	r3, [r2, #8]
 80070b4:	e07e      	b.n	80071b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80070b6:	683a      	ldr	r2, [r7, #0]
 80070b8:	4613      	mov	r3, r2
 80070ba:	00db      	lsls	r3, r3, #3
 80070bc:	4413      	add	r3, r2
 80070be:	009b      	lsls	r3, r3, #2
 80070c0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	4413      	add	r3, r2
 80070c8:	3304      	adds	r3, #4
 80070ca:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	69da      	ldr	r2, [r3, #28]
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	0159      	lsls	r1, r3, #5
 80070d4:	69bb      	ldr	r3, [r7, #24]
 80070d6:	440b      	add	r3, r1
 80070d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070dc:	691b      	ldr	r3, [r3, #16]
 80070de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070e2:	1ad2      	subs	r2, r2, r3
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d114      	bne.n	8007118 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	699b      	ldr	r3, [r3, #24]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d109      	bne.n	800710a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6818      	ldr	r0, [r3, #0]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007100:	461a      	mov	r2, r3
 8007102:	2101      	movs	r1, #1
 8007104:	f006 fd44 	bl	800db90 <USB_EP0_OutStart>
 8007108:	e006      	b.n	8007118 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	691a      	ldr	r2, [r3, #16]
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	441a      	add	r2, r3
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	b2db      	uxtb	r3, r3
 800711c:	4619      	mov	r1, r3
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f008 ffbe 	bl	80100a0 <HAL_PCD_DataOutStageCallback>
 8007124:	e046      	b.n	80071b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	4a26      	ldr	r2, [pc, #152]	; (80071c4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d124      	bne.n	8007178 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007134:	2b00      	cmp	r3, #0
 8007136:	d00a      	beq.n	800714e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	015a      	lsls	r2, r3, #5
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	4413      	add	r3, r2
 8007140:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007144:	461a      	mov	r2, r3
 8007146:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800714a:	6093      	str	r3, [r2, #8]
 800714c:	e032      	b.n	80071b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	f003 0320 	and.w	r3, r3, #32
 8007154:	2b00      	cmp	r3, #0
 8007156:	d008      	beq.n	800716a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	015a      	lsls	r2, r3, #5
 800715c:	69bb      	ldr	r3, [r7, #24]
 800715e:	4413      	add	r3, r2
 8007160:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007164:	461a      	mov	r2, r3
 8007166:	2320      	movs	r3, #32
 8007168:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	b2db      	uxtb	r3, r3
 800716e:	4619      	mov	r1, r3
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f008 ff95 	bl	80100a0 <HAL_PCD_DataOutStageCallback>
 8007176:	e01d      	b.n	80071b4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d114      	bne.n	80071a8 <PCD_EP_OutXfrComplete_int+0x1b0>
 800717e:	6879      	ldr	r1, [r7, #4]
 8007180:	683a      	ldr	r2, [r7, #0]
 8007182:	4613      	mov	r3, r2
 8007184:	00db      	lsls	r3, r3, #3
 8007186:	4413      	add	r3, r2
 8007188:	009b      	lsls	r3, r3, #2
 800718a:	440b      	add	r3, r1
 800718c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d108      	bne.n	80071a8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6818      	ldr	r0, [r3, #0]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80071a0:	461a      	mov	r2, r3
 80071a2:	2100      	movs	r1, #0
 80071a4:	f006 fcf4 	bl	800db90 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	4619      	mov	r1, r3
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f008 ff76 	bl	80100a0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80071b4:	2300      	movs	r3, #0
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3720      	adds	r7, #32
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}
 80071be:	bf00      	nop
 80071c0:	4f54300a 	.word	0x4f54300a
 80071c4:	4f54310a 	.word	0x4f54310a

080071c8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b086      	sub	sp, #24
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	333c      	adds	r3, #60	; 0x3c
 80071e0:	3304      	adds	r3, #4
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	015a      	lsls	r2, r3, #5
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	4413      	add	r3, r2
 80071ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	4a15      	ldr	r2, [pc, #84]	; (8007250 <PCD_EP_OutSetupPacket_int+0x88>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d90e      	bls.n	800721c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007204:	2b00      	cmp	r3, #0
 8007206:	d009      	beq.n	800721c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	015a      	lsls	r2, r3, #5
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	4413      	add	r3, r2
 8007210:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007214:	461a      	mov	r2, r3
 8007216:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800721a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f008 ff2d 	bl	801007c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	4a0a      	ldr	r2, [pc, #40]	; (8007250 <PCD_EP_OutSetupPacket_int+0x88>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d90c      	bls.n	8007244 <PCD_EP_OutSetupPacket_int+0x7c>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	691b      	ldr	r3, [r3, #16]
 800722e:	2b01      	cmp	r3, #1
 8007230:	d108      	bne.n	8007244 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6818      	ldr	r0, [r3, #0]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800723c:	461a      	mov	r2, r3
 800723e:	2101      	movs	r1, #1
 8007240:	f006 fca6 	bl	800db90 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007244:	2300      	movs	r3, #0
}
 8007246:	4618      	mov	r0, r3
 8007248:	3718      	adds	r7, #24
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}
 800724e:	bf00      	nop
 8007250:	4f54300a 	.word	0x4f54300a

08007254 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007254:	b480      	push	{r7}
 8007256:	b085      	sub	sp, #20
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	460b      	mov	r3, r1
 800725e:	70fb      	strb	r3, [r7, #3]
 8007260:	4613      	mov	r3, r2
 8007262:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800726a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800726c:	78fb      	ldrb	r3, [r7, #3]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d107      	bne.n	8007282 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007272:	883b      	ldrh	r3, [r7, #0]
 8007274:	0419      	lsls	r1, r3, #16
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	68ba      	ldr	r2, [r7, #8]
 800727c:	430a      	orrs	r2, r1
 800727e:	629a      	str	r2, [r3, #40]	; 0x28
 8007280:	e028      	b.n	80072d4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007288:	0c1b      	lsrs	r3, r3, #16
 800728a:	68ba      	ldr	r2, [r7, #8]
 800728c:	4413      	add	r3, r2
 800728e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007290:	2300      	movs	r3, #0
 8007292:	73fb      	strb	r3, [r7, #15]
 8007294:	e00d      	b.n	80072b2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	7bfb      	ldrb	r3, [r7, #15]
 800729c:	3340      	adds	r3, #64	; 0x40
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	4413      	add	r3, r2
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	0c1b      	lsrs	r3, r3, #16
 80072a6:	68ba      	ldr	r2, [r7, #8]
 80072a8:	4413      	add	r3, r2
 80072aa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80072ac:	7bfb      	ldrb	r3, [r7, #15]
 80072ae:	3301      	adds	r3, #1
 80072b0:	73fb      	strb	r3, [r7, #15]
 80072b2:	7bfa      	ldrb	r2, [r7, #15]
 80072b4:	78fb      	ldrb	r3, [r7, #3]
 80072b6:	3b01      	subs	r3, #1
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d3ec      	bcc.n	8007296 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80072bc:	883b      	ldrh	r3, [r7, #0]
 80072be:	0418      	lsls	r0, r3, #16
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6819      	ldr	r1, [r3, #0]
 80072c4:	78fb      	ldrb	r3, [r7, #3]
 80072c6:	3b01      	subs	r3, #1
 80072c8:	68ba      	ldr	r2, [r7, #8]
 80072ca:	4302      	orrs	r2, r0
 80072cc:	3340      	adds	r3, #64	; 0x40
 80072ce:	009b      	lsls	r3, r3, #2
 80072d0:	440b      	add	r3, r1
 80072d2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80072d4:	2300      	movs	r3, #0
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3714      	adds	r7, #20
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr

080072e2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80072e2:	b480      	push	{r7}
 80072e4:	b083      	sub	sp, #12
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	6078      	str	r0, [r7, #4]
 80072ea:	460b      	mov	r3, r1
 80072ec:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	887a      	ldrh	r2, [r7, #2]
 80072f4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80072f6:	2300      	movs	r3, #0
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	370c      	adds	r7, #12
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2201      	movs	r2, #1
 8007316:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	699b      	ldr	r3, [r3, #24]
 8007326:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007332:	4b05      	ldr	r3, [pc, #20]	; (8007348 <HAL_PCDEx_ActivateLPM+0x44>)
 8007334:	4313      	orrs	r3, r2
 8007336:	68fa      	ldr	r2, [r7, #12]
 8007338:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800733a:	2300      	movs	r3, #0
}
 800733c:	4618      	mov	r0, r3
 800733e:	3714      	adds	r7, #20
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr
 8007348:	10000003 	.word	0x10000003

0800734c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800734c:	b480      	push	{r7}
 800734e:	b083      	sub	sp, #12
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
 8007354:	460b      	mov	r3, r1
 8007356:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007358:	bf00      	nop
 800735a:	370c      	adds	r7, #12
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b084      	sub	sp, #16
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800736c:	4b19      	ldr	r3, [pc, #100]	; (80073d4 <HAL_PWREx_ConfigSupply+0x70>)
 800736e:	68db      	ldr	r3, [r3, #12]
 8007370:	f003 0304 	and.w	r3, r3, #4
 8007374:	2b04      	cmp	r3, #4
 8007376:	d00a      	beq.n	800738e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007378:	4b16      	ldr	r3, [pc, #88]	; (80073d4 <HAL_PWREx_ConfigSupply+0x70>)
 800737a:	68db      	ldr	r3, [r3, #12]
 800737c:	f003 0307 	and.w	r3, r3, #7
 8007380:	687a      	ldr	r2, [r7, #4]
 8007382:	429a      	cmp	r2, r3
 8007384:	d001      	beq.n	800738a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	e01f      	b.n	80073ca <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800738a:	2300      	movs	r3, #0
 800738c:	e01d      	b.n	80073ca <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800738e:	4b11      	ldr	r3, [pc, #68]	; (80073d4 <HAL_PWREx_ConfigSupply+0x70>)
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	f023 0207 	bic.w	r2, r3, #7
 8007396:	490f      	ldr	r1, [pc, #60]	; (80073d4 <HAL_PWREx_ConfigSupply+0x70>)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	4313      	orrs	r3, r2
 800739c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800739e:	f7fa fd4f 	bl	8001e40 <HAL_GetTick>
 80073a2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80073a4:	e009      	b.n	80073ba <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80073a6:	f7fa fd4b 	bl	8001e40 <HAL_GetTick>
 80073aa:	4602      	mov	r2, r0
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	1ad3      	subs	r3, r2, r3
 80073b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80073b4:	d901      	bls.n	80073ba <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	e007      	b.n	80073ca <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80073ba:	4b06      	ldr	r3, [pc, #24]	; (80073d4 <HAL_PWREx_ConfigSupply+0x70>)
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80073c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073c6:	d1ee      	bne.n	80073a6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80073c8:	2300      	movs	r3, #0
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3710      	adds	r7, #16
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}
 80073d2:	bf00      	nop
 80073d4:	58024800 	.word	0x58024800

080073d8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80073d8:	b480      	push	{r7}
 80073da:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80073dc:	4b05      	ldr	r3, [pc, #20]	; (80073f4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80073de:	68db      	ldr	r3, [r3, #12]
 80073e0:	4a04      	ldr	r2, [pc, #16]	; (80073f4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80073e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80073e6:	60d3      	str	r3, [r2, #12]
}
 80073e8:	bf00      	nop
 80073ea:	46bd      	mov	sp, r7
 80073ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f0:	4770      	bx	lr
 80073f2:	bf00      	nop
 80073f4:	58024800 	.word	0x58024800

080073f8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b08c      	sub	sp, #48	; 0x30
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d102      	bne.n	800740c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007406:	2301      	movs	r3, #1
 8007408:	f000 bc1c 	b.w	8007c44 <HAL_RCC_OscConfig+0x84c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f003 0301 	and.w	r3, r3, #1
 8007414:	2b00      	cmp	r3, #0
 8007416:	f000 8087 	beq.w	8007528 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800741a:	4b9e      	ldr	r3, [pc, #632]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 800741c:	691b      	ldr	r3, [r3, #16]
 800741e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007422:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007424:	4b9b      	ldr	r3, [pc, #620]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 8007426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007428:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800742a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800742c:	2b10      	cmp	r3, #16
 800742e:	d007      	beq.n	8007440 <HAL_RCC_OscConfig+0x48>
 8007430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007432:	2b18      	cmp	r3, #24
 8007434:	d110      	bne.n	8007458 <HAL_RCC_OscConfig+0x60>
 8007436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007438:	f003 0303 	and.w	r3, r3, #3
 800743c:	2b02      	cmp	r3, #2
 800743e:	d10b      	bne.n	8007458 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007440:	4b94      	ldr	r3, [pc, #592]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007448:	2b00      	cmp	r3, #0
 800744a:	d06c      	beq.n	8007526 <HAL_RCC_OscConfig+0x12e>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d168      	bne.n	8007526 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8007454:	2301      	movs	r3, #1
 8007456:	e3f5      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007460:	d106      	bne.n	8007470 <HAL_RCC_OscConfig+0x78>
 8007462:	4b8c      	ldr	r3, [pc, #560]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a8b      	ldr	r2, [pc, #556]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 8007468:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800746c:	6013      	str	r3, [r2, #0]
 800746e:	e02e      	b.n	80074ce <HAL_RCC_OscConfig+0xd6>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d10c      	bne.n	8007492 <HAL_RCC_OscConfig+0x9a>
 8007478:	4b86      	ldr	r3, [pc, #536]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a85      	ldr	r2, [pc, #532]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 800747e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007482:	6013      	str	r3, [r2, #0]
 8007484:	4b83      	ldr	r3, [pc, #524]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a82      	ldr	r2, [pc, #520]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 800748a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800748e:	6013      	str	r3, [r2, #0]
 8007490:	e01d      	b.n	80074ce <HAL_RCC_OscConfig+0xd6>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800749a:	d10c      	bne.n	80074b6 <HAL_RCC_OscConfig+0xbe>
 800749c:	4b7d      	ldr	r3, [pc, #500]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a7c      	ldr	r2, [pc, #496]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 80074a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80074a6:	6013      	str	r3, [r2, #0]
 80074a8:	4b7a      	ldr	r3, [pc, #488]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4a79      	ldr	r2, [pc, #484]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 80074ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074b2:	6013      	str	r3, [r2, #0]
 80074b4:	e00b      	b.n	80074ce <HAL_RCC_OscConfig+0xd6>
 80074b6:	4b77      	ldr	r3, [pc, #476]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a76      	ldr	r2, [pc, #472]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 80074bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074c0:	6013      	str	r3, [r2, #0]
 80074c2:	4b74      	ldr	r3, [pc, #464]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a73      	ldr	r2, [pc, #460]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 80074c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80074cc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d013      	beq.n	80074fe <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074d6:	f7fa fcb3 	bl	8001e40 <HAL_GetTick>
 80074da:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80074dc:	e008      	b.n	80074f0 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80074de:	f7fa fcaf 	bl	8001e40 <HAL_GetTick>
 80074e2:	4602      	mov	r2, r0
 80074e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e6:	1ad3      	subs	r3, r2, r3
 80074e8:	2b64      	cmp	r3, #100	; 0x64
 80074ea:	d901      	bls.n	80074f0 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80074ec:	2303      	movs	r3, #3
 80074ee:	e3a9      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80074f0:	4b68      	ldr	r3, [pc, #416]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d0f0      	beq.n	80074de <HAL_RCC_OscConfig+0xe6>
 80074fc:	e014      	b.n	8007528 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074fe:	f7fa fc9f 	bl	8001e40 <HAL_GetTick>
 8007502:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007504:	e008      	b.n	8007518 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007506:	f7fa fc9b 	bl	8001e40 <HAL_GetTick>
 800750a:	4602      	mov	r2, r0
 800750c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800750e:	1ad3      	subs	r3, r2, r3
 8007510:	2b64      	cmp	r3, #100	; 0x64
 8007512:	d901      	bls.n	8007518 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8007514:	2303      	movs	r3, #3
 8007516:	e395      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007518:	4b5e      	ldr	r3, [pc, #376]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007520:	2b00      	cmp	r3, #0
 8007522:	d1f0      	bne.n	8007506 <HAL_RCC_OscConfig+0x10e>
 8007524:	e000      	b.n	8007528 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007526:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 0302 	and.w	r3, r3, #2
 8007530:	2b00      	cmp	r3, #0
 8007532:	f000 80ca 	beq.w	80076ca <HAL_RCC_OscConfig+0x2d2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007536:	4b57      	ldr	r3, [pc, #348]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 8007538:	691b      	ldr	r3, [r3, #16]
 800753a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800753e:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007540:	4b54      	ldr	r3, [pc, #336]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 8007542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007544:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007546:	6a3b      	ldr	r3, [r7, #32]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d007      	beq.n	800755c <HAL_RCC_OscConfig+0x164>
 800754c:	6a3b      	ldr	r3, [r7, #32]
 800754e:	2b18      	cmp	r3, #24
 8007550:	d156      	bne.n	8007600 <HAL_RCC_OscConfig+0x208>
 8007552:	69fb      	ldr	r3, [r7, #28]
 8007554:	f003 0303 	and.w	r3, r3, #3
 8007558:	2b00      	cmp	r3, #0
 800755a:	d151      	bne.n	8007600 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800755c:	4b4d      	ldr	r3, [pc, #308]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f003 0304 	and.w	r3, r3, #4
 8007564:	2b00      	cmp	r3, #0
 8007566:	d005      	beq.n	8007574 <HAL_RCC_OscConfig+0x17c>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	68db      	ldr	r3, [r3, #12]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d101      	bne.n	8007574 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8007570:	2301      	movs	r3, #1
 8007572:	e367      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007574:	4b47      	ldr	r3, [pc, #284]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f023 0219 	bic.w	r2, r3, #25
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	68db      	ldr	r3, [r3, #12]
 8007580:	4944      	ldr	r1, [pc, #272]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 8007582:	4313      	orrs	r3, r2
 8007584:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007586:	f7fa fc5b 	bl	8001e40 <HAL_GetTick>
 800758a:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800758c:	e008      	b.n	80075a0 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800758e:	f7fa fc57 	bl	8001e40 <HAL_GetTick>
 8007592:	4602      	mov	r2, r0
 8007594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	2b02      	cmp	r3, #2
 800759a:	d901      	bls.n	80075a0 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 800759c:	2303      	movs	r3, #3
 800759e:	e351      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80075a0:	4b3c      	ldr	r3, [pc, #240]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f003 0304 	and.w	r3, r3, #4
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d0f0      	beq.n	800758e <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075ac:	f7fa fc78 	bl	8001ea0 <HAL_GetREVID>
 80075b0:	4603      	mov	r3, r0
 80075b2:	f241 0203 	movw	r2, #4099	; 0x1003
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d817      	bhi.n	80075ea <HAL_RCC_OscConfig+0x1f2>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	691b      	ldr	r3, [r3, #16]
 80075be:	2b40      	cmp	r3, #64	; 0x40
 80075c0:	d108      	bne.n	80075d4 <HAL_RCC_OscConfig+0x1dc>
 80075c2:	4b34      	ldr	r3, [pc, #208]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 80075c4:	685b      	ldr	r3, [r3, #4]
 80075c6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80075ca:	4a32      	ldr	r2, [pc, #200]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 80075cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80075d0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80075d2:	e07a      	b.n	80076ca <HAL_RCC_OscConfig+0x2d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075d4:	4b2f      	ldr	r3, [pc, #188]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	691b      	ldr	r3, [r3, #16]
 80075e0:	031b      	lsls	r3, r3, #12
 80075e2:	492c      	ldr	r1, [pc, #176]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 80075e4:	4313      	orrs	r3, r2
 80075e6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80075e8:	e06f      	b.n	80076ca <HAL_RCC_OscConfig+0x2d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075ea:	4b2a      	ldr	r3, [pc, #168]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	691b      	ldr	r3, [r3, #16]
 80075f6:	061b      	lsls	r3, r3, #24
 80075f8:	4926      	ldr	r1, [pc, #152]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 80075fa:	4313      	orrs	r3, r2
 80075fc:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80075fe:	e064      	b.n	80076ca <HAL_RCC_OscConfig+0x2d2>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	68db      	ldr	r3, [r3, #12]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d047      	beq.n	8007698 <HAL_RCC_OscConfig+0x2a0>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007608:	4b22      	ldr	r3, [pc, #136]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f023 0219 	bic.w	r2, r3, #25
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	68db      	ldr	r3, [r3, #12]
 8007614:	491f      	ldr	r1, [pc, #124]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 8007616:	4313      	orrs	r3, r2
 8007618:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800761a:	f7fa fc11 	bl	8001e40 <HAL_GetTick>
 800761e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007620:	e008      	b.n	8007634 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007622:	f7fa fc0d 	bl	8001e40 <HAL_GetTick>
 8007626:	4602      	mov	r2, r0
 8007628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800762a:	1ad3      	subs	r3, r2, r3
 800762c:	2b02      	cmp	r3, #2
 800762e:	d901      	bls.n	8007634 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8007630:	2303      	movs	r3, #3
 8007632:	e307      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007634:	4b17      	ldr	r3, [pc, #92]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f003 0304 	and.w	r3, r3, #4
 800763c:	2b00      	cmp	r3, #0
 800763e:	d0f0      	beq.n	8007622 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007640:	f7fa fc2e 	bl	8001ea0 <HAL_GetREVID>
 8007644:	4603      	mov	r3, r0
 8007646:	f241 0203 	movw	r2, #4099	; 0x1003
 800764a:	4293      	cmp	r3, r2
 800764c:	d817      	bhi.n	800767e <HAL_RCC_OscConfig+0x286>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	691b      	ldr	r3, [r3, #16]
 8007652:	2b40      	cmp	r3, #64	; 0x40
 8007654:	d108      	bne.n	8007668 <HAL_RCC_OscConfig+0x270>
 8007656:	4b0f      	ldr	r3, [pc, #60]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800765e:	4a0d      	ldr	r2, [pc, #52]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 8007660:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007664:	6053      	str	r3, [r2, #4]
 8007666:	e030      	b.n	80076ca <HAL_RCC_OscConfig+0x2d2>
 8007668:	4b0a      	ldr	r3, [pc, #40]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	691b      	ldr	r3, [r3, #16]
 8007674:	031b      	lsls	r3, r3, #12
 8007676:	4907      	ldr	r1, [pc, #28]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 8007678:	4313      	orrs	r3, r2
 800767a:	604b      	str	r3, [r1, #4]
 800767c:	e025      	b.n	80076ca <HAL_RCC_OscConfig+0x2d2>
 800767e:	4b05      	ldr	r3, [pc, #20]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	691b      	ldr	r3, [r3, #16]
 800768a:	061b      	lsls	r3, r3, #24
 800768c:	4901      	ldr	r1, [pc, #4]	; (8007694 <HAL_RCC_OscConfig+0x29c>)
 800768e:	4313      	orrs	r3, r2
 8007690:	604b      	str	r3, [r1, #4]
 8007692:	e01a      	b.n	80076ca <HAL_RCC_OscConfig+0x2d2>
 8007694:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007698:	4b9e      	ldr	r3, [pc, #632]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a9d      	ldr	r2, [pc, #628]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 800769e:	f023 0301 	bic.w	r3, r3, #1
 80076a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076a4:	f7fa fbcc 	bl	8001e40 <HAL_GetTick>
 80076a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80076aa:	e008      	b.n	80076be <HAL_RCC_OscConfig+0x2c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80076ac:	f7fa fbc8 	bl	8001e40 <HAL_GetTick>
 80076b0:	4602      	mov	r2, r0
 80076b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b4:	1ad3      	subs	r3, r2, r3
 80076b6:	2b02      	cmp	r3, #2
 80076b8:	d901      	bls.n	80076be <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80076ba:	2303      	movs	r3, #3
 80076bc:	e2c2      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80076be:	4b95      	ldr	r3, [pc, #596]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f003 0304 	and.w	r3, r3, #4
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d1f0      	bne.n	80076ac <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f003 0310 	and.w	r3, r3, #16
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	f000 80a9 	beq.w	800782a <HAL_RCC_OscConfig+0x432>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80076d8:	4b8e      	ldr	r3, [pc, #568]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80076da:	691b      	ldr	r3, [r3, #16]
 80076dc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80076e0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80076e2:	4b8c      	ldr	r3, [pc, #560]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80076e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076e6:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80076e8:	69bb      	ldr	r3, [r7, #24]
 80076ea:	2b08      	cmp	r3, #8
 80076ec:	d007      	beq.n	80076fe <HAL_RCC_OscConfig+0x306>
 80076ee:	69bb      	ldr	r3, [r7, #24]
 80076f0:	2b18      	cmp	r3, #24
 80076f2:	d13a      	bne.n	800776a <HAL_RCC_OscConfig+0x372>
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	f003 0303 	and.w	r3, r3, #3
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	d135      	bne.n	800776a <HAL_RCC_OscConfig+0x372>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80076fe:	4b85      	ldr	r3, [pc, #532]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007706:	2b00      	cmp	r3, #0
 8007708:	d005      	beq.n	8007716 <HAL_RCC_OscConfig+0x31e>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	69db      	ldr	r3, [r3, #28]
 800770e:	2b80      	cmp	r3, #128	; 0x80
 8007710:	d001      	beq.n	8007716 <HAL_RCC_OscConfig+0x31e>
      {
        return HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	e296      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007716:	f7fa fbc3 	bl	8001ea0 <HAL_GetREVID>
 800771a:	4603      	mov	r3, r0
 800771c:	f241 0203 	movw	r2, #4099	; 0x1003
 8007720:	4293      	cmp	r3, r2
 8007722:	d817      	bhi.n	8007754 <HAL_RCC_OscConfig+0x35c>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6a1b      	ldr	r3, [r3, #32]
 8007728:	2b20      	cmp	r3, #32
 800772a:	d108      	bne.n	800773e <HAL_RCC_OscConfig+0x346>
 800772c:	4b79      	ldr	r3, [pc, #484]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007734:	4a77      	ldr	r2, [pc, #476]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 8007736:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800773a:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800773c:	e075      	b.n	800782a <HAL_RCC_OscConfig+0x432>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800773e:	4b75      	ldr	r3, [pc, #468]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6a1b      	ldr	r3, [r3, #32]
 800774a:	069b      	lsls	r3, r3, #26
 800774c:	4971      	ldr	r1, [pc, #452]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 800774e:	4313      	orrs	r3, r2
 8007750:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007752:	e06a      	b.n	800782a <HAL_RCC_OscConfig+0x432>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007754:	4b6f      	ldr	r3, [pc, #444]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 8007756:	68db      	ldr	r3, [r3, #12]
 8007758:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6a1b      	ldr	r3, [r3, #32]
 8007760:	061b      	lsls	r3, r3, #24
 8007762:	496c      	ldr	r1, [pc, #432]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 8007764:	4313      	orrs	r3, r2
 8007766:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007768:	e05f      	b.n	800782a <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	69db      	ldr	r3, [r3, #28]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d042      	beq.n	80077f8 <HAL_RCC_OscConfig+0x400>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007772:	4b68      	ldr	r3, [pc, #416]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a67      	ldr	r2, [pc, #412]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 8007778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800777c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800777e:	f7fa fb5f 	bl	8001e40 <HAL_GetTick>
 8007782:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007784:	e008      	b.n	8007798 <HAL_RCC_OscConfig+0x3a0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8007786:	f7fa fb5b 	bl	8001e40 <HAL_GetTick>
 800778a:	4602      	mov	r2, r0
 800778c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800778e:	1ad3      	subs	r3, r2, r3
 8007790:	2b02      	cmp	r3, #2
 8007792:	d901      	bls.n	8007798 <HAL_RCC_OscConfig+0x3a0>
          {
            return HAL_TIMEOUT;
 8007794:	2303      	movs	r3, #3
 8007796:	e255      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007798:	4b5e      	ldr	r3, [pc, #376]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d0f0      	beq.n	8007786 <HAL_RCC_OscConfig+0x38e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80077a4:	f7fa fb7c 	bl	8001ea0 <HAL_GetREVID>
 80077a8:	4603      	mov	r3, r0
 80077aa:	f241 0203 	movw	r2, #4099	; 0x1003
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d817      	bhi.n	80077e2 <HAL_RCC_OscConfig+0x3ea>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6a1b      	ldr	r3, [r3, #32]
 80077b6:	2b20      	cmp	r3, #32
 80077b8:	d108      	bne.n	80077cc <HAL_RCC_OscConfig+0x3d4>
 80077ba:	4b56      	ldr	r3, [pc, #344]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80077c2:	4a54      	ldr	r2, [pc, #336]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80077c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80077c8:	6053      	str	r3, [r2, #4]
 80077ca:	e02e      	b.n	800782a <HAL_RCC_OscConfig+0x432>
 80077cc:	4b51      	ldr	r3, [pc, #324]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6a1b      	ldr	r3, [r3, #32]
 80077d8:	069b      	lsls	r3, r3, #26
 80077da:	494e      	ldr	r1, [pc, #312]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80077dc:	4313      	orrs	r3, r2
 80077de:	604b      	str	r3, [r1, #4]
 80077e0:	e023      	b.n	800782a <HAL_RCC_OscConfig+0x432>
 80077e2:	4b4c      	ldr	r3, [pc, #304]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80077e4:	68db      	ldr	r3, [r3, #12]
 80077e6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a1b      	ldr	r3, [r3, #32]
 80077ee:	061b      	lsls	r3, r3, #24
 80077f0:	4948      	ldr	r1, [pc, #288]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80077f2:	4313      	orrs	r3, r2
 80077f4:	60cb      	str	r3, [r1, #12]
 80077f6:	e018      	b.n	800782a <HAL_RCC_OscConfig+0x432>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80077f8:	4b46      	ldr	r3, [pc, #280]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	4a45      	ldr	r2, [pc, #276]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80077fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007802:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007804:	f7fa fb1c 	bl	8001e40 <HAL_GetTick>
 8007808:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800780a:	e008      	b.n	800781e <HAL_RCC_OscConfig+0x426>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800780c:	f7fa fb18 	bl	8001e40 <HAL_GetTick>
 8007810:	4602      	mov	r2, r0
 8007812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007814:	1ad3      	subs	r3, r2, r3
 8007816:	2b02      	cmp	r3, #2
 8007818:	d901      	bls.n	800781e <HAL_RCC_OscConfig+0x426>
          {
            return HAL_TIMEOUT;
 800781a:	2303      	movs	r3, #3
 800781c:	e212      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800781e:	4b3d      	ldr	r3, [pc, #244]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007826:	2b00      	cmp	r3, #0
 8007828:	d1f0      	bne.n	800780c <HAL_RCC_OscConfig+0x414>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f003 0308 	and.w	r3, r3, #8
 8007832:	2b00      	cmp	r3, #0
 8007834:	d036      	beq.n	80078a4 <HAL_RCC_OscConfig+0x4ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	695b      	ldr	r3, [r3, #20]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d019      	beq.n	8007872 <HAL_RCC_OscConfig+0x47a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800783e:	4b35      	ldr	r3, [pc, #212]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 8007840:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007842:	4a34      	ldr	r2, [pc, #208]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 8007844:	f043 0301 	orr.w	r3, r3, #1
 8007848:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800784a:	f7fa faf9 	bl	8001e40 <HAL_GetTick>
 800784e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007850:	e008      	b.n	8007864 <HAL_RCC_OscConfig+0x46c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007852:	f7fa faf5 	bl	8001e40 <HAL_GetTick>
 8007856:	4602      	mov	r2, r0
 8007858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800785a:	1ad3      	subs	r3, r2, r3
 800785c:	2b02      	cmp	r3, #2
 800785e:	d901      	bls.n	8007864 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8007860:	2303      	movs	r3, #3
 8007862:	e1ef      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007864:	4b2b      	ldr	r3, [pc, #172]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 8007866:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007868:	f003 0302 	and.w	r3, r3, #2
 800786c:	2b00      	cmp	r3, #0
 800786e:	d0f0      	beq.n	8007852 <HAL_RCC_OscConfig+0x45a>
 8007870:	e018      	b.n	80078a4 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007872:	4b28      	ldr	r3, [pc, #160]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 8007874:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007876:	4a27      	ldr	r2, [pc, #156]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 8007878:	f023 0301 	bic.w	r3, r3, #1
 800787c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800787e:	f7fa fadf 	bl	8001e40 <HAL_GetTick>
 8007882:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007884:	e008      	b.n	8007898 <HAL_RCC_OscConfig+0x4a0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007886:	f7fa fadb 	bl	8001e40 <HAL_GetTick>
 800788a:	4602      	mov	r2, r0
 800788c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788e:	1ad3      	subs	r3, r2, r3
 8007890:	2b02      	cmp	r3, #2
 8007892:	d901      	bls.n	8007898 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8007894:	2303      	movs	r3, #3
 8007896:	e1d5      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007898:	4b1e      	ldr	r3, [pc, #120]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 800789a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800789c:	f003 0302 	and.w	r3, r3, #2
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d1f0      	bne.n	8007886 <HAL_RCC_OscConfig+0x48e>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f003 0320 	and.w	r3, r3, #32
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d039      	beq.n	8007924 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	699b      	ldr	r3, [r3, #24]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d019      	beq.n	80078ec <HAL_RCC_OscConfig+0x4f4>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80078b8:	4b16      	ldr	r3, [pc, #88]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a15      	ldr	r2, [pc, #84]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80078be:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80078c2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80078c4:	f7fa fabc 	bl	8001e40 <HAL_GetTick>
 80078c8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80078ca:	e008      	b.n	80078de <HAL_RCC_OscConfig+0x4e6>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80078cc:	f7fa fab8 	bl	8001e40 <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	2b02      	cmp	r3, #2
 80078d8:	d901      	bls.n	80078de <HAL_RCC_OscConfig+0x4e6>
        {
          return HAL_TIMEOUT;
 80078da:	2303      	movs	r3, #3
 80078dc:	e1b2      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80078de:	4b0d      	ldr	r3, [pc, #52]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d0f0      	beq.n	80078cc <HAL_RCC_OscConfig+0x4d4>
 80078ea:	e01b      	b.n	8007924 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80078ec:	4b09      	ldr	r3, [pc, #36]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a08      	ldr	r2, [pc, #32]	; (8007914 <HAL_RCC_OscConfig+0x51c>)
 80078f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80078f6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80078f8:	f7fa faa2 	bl	8001e40 <HAL_GetTick>
 80078fc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80078fe:	e00b      	b.n	8007918 <HAL_RCC_OscConfig+0x520>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007900:	f7fa fa9e 	bl	8001e40 <HAL_GetTick>
 8007904:	4602      	mov	r2, r0
 8007906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007908:	1ad3      	subs	r3, r2, r3
 800790a:	2b02      	cmp	r3, #2
 800790c:	d904      	bls.n	8007918 <HAL_RCC_OscConfig+0x520>
        {
          return HAL_TIMEOUT;
 800790e:	2303      	movs	r3, #3
 8007910:	e198      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
 8007912:	bf00      	nop
 8007914:	58024400 	.word	0x58024400
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007918:	4ba3      	ldr	r3, [pc, #652]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007920:	2b00      	cmp	r3, #0
 8007922:	d1ed      	bne.n	8007900 <HAL_RCC_OscConfig+0x508>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f003 0304 	and.w	r3, r3, #4
 800792c:	2b00      	cmp	r3, #0
 800792e:	f000 8081 	beq.w	8007a34 <HAL_RCC_OscConfig+0x63c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007932:	4b9e      	ldr	r3, [pc, #632]	; (8007bac <HAL_RCC_OscConfig+0x7b4>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4a9d      	ldr	r2, [pc, #628]	; (8007bac <HAL_RCC_OscConfig+0x7b4>)
 8007938:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800793c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800793e:	f7fa fa7f 	bl	8001e40 <HAL_GetTick>
 8007942:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007944:	e008      	b.n	8007958 <HAL_RCC_OscConfig+0x560>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007946:	f7fa fa7b 	bl	8001e40 <HAL_GetTick>
 800794a:	4602      	mov	r2, r0
 800794c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800794e:	1ad3      	subs	r3, r2, r3
 8007950:	2b64      	cmp	r3, #100	; 0x64
 8007952:	d901      	bls.n	8007958 <HAL_RCC_OscConfig+0x560>
      {
        return HAL_TIMEOUT;
 8007954:	2303      	movs	r3, #3
 8007956:	e175      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007958:	4b94      	ldr	r3, [pc, #592]	; (8007bac <HAL_RCC_OscConfig+0x7b4>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007960:	2b00      	cmp	r3, #0
 8007962:	d0f0      	beq.n	8007946 <HAL_RCC_OscConfig+0x54e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	689b      	ldr	r3, [r3, #8]
 8007968:	2b01      	cmp	r3, #1
 800796a:	d106      	bne.n	800797a <HAL_RCC_OscConfig+0x582>
 800796c:	4b8e      	ldr	r3, [pc, #568]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 800796e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007970:	4a8d      	ldr	r2, [pc, #564]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007972:	f043 0301 	orr.w	r3, r3, #1
 8007976:	6713      	str	r3, [r2, #112]	; 0x70
 8007978:	e02d      	b.n	80079d6 <HAL_RCC_OscConfig+0x5de>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d10c      	bne.n	800799c <HAL_RCC_OscConfig+0x5a4>
 8007982:	4b89      	ldr	r3, [pc, #548]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007986:	4a88      	ldr	r2, [pc, #544]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007988:	f023 0301 	bic.w	r3, r3, #1
 800798c:	6713      	str	r3, [r2, #112]	; 0x70
 800798e:	4b86      	ldr	r3, [pc, #536]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007990:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007992:	4a85      	ldr	r2, [pc, #532]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007994:	f023 0304 	bic.w	r3, r3, #4
 8007998:	6713      	str	r3, [r2, #112]	; 0x70
 800799a:	e01c      	b.n	80079d6 <HAL_RCC_OscConfig+0x5de>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	2b05      	cmp	r3, #5
 80079a2:	d10c      	bne.n	80079be <HAL_RCC_OscConfig+0x5c6>
 80079a4:	4b80      	ldr	r3, [pc, #512]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 80079a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079a8:	4a7f      	ldr	r2, [pc, #508]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 80079aa:	f043 0304 	orr.w	r3, r3, #4
 80079ae:	6713      	str	r3, [r2, #112]	; 0x70
 80079b0:	4b7d      	ldr	r3, [pc, #500]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 80079b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079b4:	4a7c      	ldr	r2, [pc, #496]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 80079b6:	f043 0301 	orr.w	r3, r3, #1
 80079ba:	6713      	str	r3, [r2, #112]	; 0x70
 80079bc:	e00b      	b.n	80079d6 <HAL_RCC_OscConfig+0x5de>
 80079be:	4b7a      	ldr	r3, [pc, #488]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 80079c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079c2:	4a79      	ldr	r2, [pc, #484]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 80079c4:	f023 0301 	bic.w	r3, r3, #1
 80079c8:	6713      	str	r3, [r2, #112]	; 0x70
 80079ca:	4b77      	ldr	r3, [pc, #476]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 80079cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079ce:	4a76      	ldr	r2, [pc, #472]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 80079d0:	f023 0304 	bic.w	r3, r3, #4
 80079d4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d015      	beq.n	8007a0a <HAL_RCC_OscConfig+0x612>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079de:	f7fa fa2f 	bl	8001e40 <HAL_GetTick>
 80079e2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80079e4:	e00a      	b.n	80079fc <HAL_RCC_OscConfig+0x604>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80079e6:	f7fa fa2b 	bl	8001e40 <HAL_GetTick>
 80079ea:	4602      	mov	r2, r0
 80079ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ee:	1ad3      	subs	r3, r2, r3
 80079f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d901      	bls.n	80079fc <HAL_RCC_OscConfig+0x604>
        {
          return HAL_TIMEOUT;
 80079f8:	2303      	movs	r3, #3
 80079fa:	e123      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80079fc:	4b6a      	ldr	r3, [pc, #424]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 80079fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a00:	f003 0302 	and.w	r3, r3, #2
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d0ee      	beq.n	80079e6 <HAL_RCC_OscConfig+0x5ee>
 8007a08:	e014      	b.n	8007a34 <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a0a:	f7fa fa19 	bl	8001e40 <HAL_GetTick>
 8007a0e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007a10:	e00a      	b.n	8007a28 <HAL_RCC_OscConfig+0x630>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a12:	f7fa fa15 	bl	8001e40 <HAL_GetTick>
 8007a16:	4602      	mov	r2, r0
 8007a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a1a:	1ad3      	subs	r3, r2, r3
 8007a1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d901      	bls.n	8007a28 <HAL_RCC_OscConfig+0x630>
        {
          return HAL_TIMEOUT;
 8007a24:	2303      	movs	r3, #3
 8007a26:	e10d      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007a28:	4b5f      	ldr	r3, [pc, #380]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a2c:	f003 0302 	and.w	r3, r3, #2
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d1ee      	bne.n	8007a12 <HAL_RCC_OscConfig+0x61a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	f000 8102 	beq.w	8007c42 <HAL_RCC_OscConfig+0x84a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007a3e:	4b5a      	ldr	r3, [pc, #360]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007a40:	691b      	ldr	r3, [r3, #16]
 8007a42:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007a46:	2b18      	cmp	r3, #24
 8007a48:	f000 80bd 	beq.w	8007bc6 <HAL_RCC_OscConfig+0x7ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a50:	2b02      	cmp	r3, #2
 8007a52:	f040 8095 	bne.w	8007b80 <HAL_RCC_OscConfig+0x788>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a56:	4b54      	ldr	r3, [pc, #336]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a53      	ldr	r2, [pc, #332]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007a5c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007a60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a62:	f7fa f9ed 	bl	8001e40 <HAL_GetTick>
 8007a66:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007a68:	e008      	b.n	8007a7c <HAL_RCC_OscConfig+0x684>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007a6a:	f7fa f9e9 	bl	8001e40 <HAL_GetTick>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a72:	1ad3      	subs	r3, r2, r3
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	d901      	bls.n	8007a7c <HAL_RCC_OscConfig+0x684>
          {
            return HAL_TIMEOUT;
 8007a78:	2303      	movs	r3, #3
 8007a7a:	e0e3      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007a7c:	4b4a      	ldr	r3, [pc, #296]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d1f0      	bne.n	8007a6a <HAL_RCC_OscConfig+0x672>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007a88:	4b47      	ldr	r3, [pc, #284]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007a8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a8c:	4b48      	ldr	r3, [pc, #288]	; (8007bb0 <HAL_RCC_OscConfig+0x7b8>)
 8007a8e:	4013      	ands	r3, r2
 8007a90:	687a      	ldr	r2, [r7, #4]
 8007a92:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007a98:	0112      	lsls	r2, r2, #4
 8007a9a:	430a      	orrs	r2, r1
 8007a9c:	4942      	ldr	r1, [pc, #264]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	628b      	str	r3, [r1, #40]	; 0x28
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aa6:	3b01      	subs	r3, #1
 8007aa8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ab0:	3b01      	subs	r3, #1
 8007ab2:	025b      	lsls	r3, r3, #9
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	431a      	orrs	r2, r3
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007abc:	3b01      	subs	r3, #1
 8007abe:	041b      	lsls	r3, r3, #16
 8007ac0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007ac4:	431a      	orrs	r2, r3
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aca:	3b01      	subs	r3, #1
 8007acc:	061b      	lsls	r3, r3, #24
 8007ace:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007ad2:	4935      	ldr	r1, [pc, #212]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8007ad8:	4b33      	ldr	r3, [pc, #204]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007adc:	4a32      	ldr	r2, [pc, #200]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007ade:	f023 0301 	bic.w	r3, r3, #1
 8007ae2:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007ae4:	4b30      	ldr	r3, [pc, #192]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007ae6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ae8:	4b32      	ldr	r3, [pc, #200]	; (8007bb4 <HAL_RCC_OscConfig+0x7bc>)
 8007aea:	4013      	ands	r3, r2
 8007aec:	687a      	ldr	r2, [r7, #4]
 8007aee:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007af0:	00d2      	lsls	r2, r2, #3
 8007af2:	492d      	ldr	r1, [pc, #180]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007af4:	4313      	orrs	r3, r2
 8007af6:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007af8:	4b2b      	ldr	r3, [pc, #172]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007afc:	f023 020c 	bic.w	r2, r3, #12
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b04:	4928      	ldr	r1, [pc, #160]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b06:	4313      	orrs	r3, r2
 8007b08:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007b0a:	4b27      	ldr	r3, [pc, #156]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b0e:	f023 0202 	bic.w	r2, r3, #2
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b16:	4924      	ldr	r1, [pc, #144]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007b1c:	4b22      	ldr	r3, [pc, #136]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b20:	4a21      	ldr	r2, [pc, #132]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b26:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b28:	4b1f      	ldr	r3, [pc, #124]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b2c:	4a1e      	ldr	r2, [pc, #120]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007b32:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007b34:	4b1c      	ldr	r3, [pc, #112]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b38:	4a1b      	ldr	r2, [pc, #108]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007b3e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8007b40:	4b19      	ldr	r3, [pc, #100]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b44:	4a18      	ldr	r2, [pc, #96]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b46:	f043 0301 	orr.w	r3, r3, #1
 8007b4a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007b4c:	4b16      	ldr	r3, [pc, #88]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a15      	ldr	r2, [pc, #84]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007b56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b58:	f7fa f972 	bl	8001e40 <HAL_GetTick>
 8007b5c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007b5e:	e008      	b.n	8007b72 <HAL_RCC_OscConfig+0x77a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b60:	f7fa f96e 	bl	8001e40 <HAL_GetTick>
 8007b64:	4602      	mov	r2, r0
 8007b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b68:	1ad3      	subs	r3, r2, r3
 8007b6a:	2b02      	cmp	r3, #2
 8007b6c:	d901      	bls.n	8007b72 <HAL_RCC_OscConfig+0x77a>
          {
            return HAL_TIMEOUT;
 8007b6e:	2303      	movs	r3, #3
 8007b70:	e068      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007b72:	4b0d      	ldr	r3, [pc, #52]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d0f0      	beq.n	8007b60 <HAL_RCC_OscConfig+0x768>
 8007b7e:	e060      	b.n	8007c42 <HAL_RCC_OscConfig+0x84a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b80:	4b09      	ldr	r3, [pc, #36]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a08      	ldr	r2, [pc, #32]	; (8007ba8 <HAL_RCC_OscConfig+0x7b0>)
 8007b86:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007b8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b8c:	f7fa f958 	bl	8001e40 <HAL_GetTick>
 8007b90:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007b92:	e011      	b.n	8007bb8 <HAL_RCC_OscConfig+0x7c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b94:	f7fa f954 	bl	8001e40 <HAL_GetTick>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	2b02      	cmp	r3, #2
 8007ba0:	d90a      	bls.n	8007bb8 <HAL_RCC_OscConfig+0x7c0>
          {
            return HAL_TIMEOUT;
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	e04e      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
 8007ba6:	bf00      	nop
 8007ba8:	58024400 	.word	0x58024400
 8007bac:	58024800 	.word	0x58024800
 8007bb0:	fffffc0c 	.word	0xfffffc0c
 8007bb4:	ffff0007 	.word	0xffff0007
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007bb8:	4b24      	ldr	r3, [pc, #144]	; (8007c4c <HAL_RCC_OscConfig+0x854>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d1e7      	bne.n	8007b94 <HAL_RCC_OscConfig+0x79c>
 8007bc4:	e03d      	b.n	8007c42 <HAL_RCC_OscConfig+0x84a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007bc6:	4b21      	ldr	r3, [pc, #132]	; (8007c4c <HAL_RCC_OscConfig+0x854>)
 8007bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bca:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007bcc:	4b1f      	ldr	r3, [pc, #124]	; (8007c4c <HAL_RCC_OscConfig+0x854>)
 8007bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bd0:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bd6:	2b01      	cmp	r3, #1
 8007bd8:	d031      	beq.n	8007c3e <HAL_RCC_OscConfig+0x846>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	f003 0203 	and.w	r2, r3, #3
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d12a      	bne.n	8007c3e <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	091b      	lsrs	r3, r3, #4
 8007bec:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007bf4:	429a      	cmp	r2, r3
 8007bf6:	d122      	bne.n	8007c3e <HAL_RCC_OscConfig+0x846>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c02:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007c04:	429a      	cmp	r2, r3
 8007c06:	d11a      	bne.n	8007c3e <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	0a5b      	lsrs	r3, r3, #9
 8007c0c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c14:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007c16:	429a      	cmp	r2, r3
 8007c18:	d111      	bne.n	8007c3e <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	0c1b      	lsrs	r3, r3, #16
 8007c1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c26:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d108      	bne.n	8007c3e <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	0e1b      	lsrs	r3, r3, #24
 8007c30:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c38:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d001      	beq.n	8007c42 <HAL_RCC_OscConfig+0x84a>
      {
        return HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	e000      	b.n	8007c44 <HAL_RCC_OscConfig+0x84c>
      }
    }
  }
  return HAL_OK;
 8007c42:	2300      	movs	r3, #0
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	3730      	adds	r7, #48	; 0x30
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}
 8007c4c:	58024400 	.word	0x58024400

08007c50 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b086      	sub	sp, #24
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
 8007c58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d101      	bne.n	8007c64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007c60:	2301      	movs	r3, #1
 8007c62:	e19c      	b.n	8007f9e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007c64:	4b8a      	ldr	r3, [pc, #552]	; (8007e90 <HAL_RCC_ClockConfig+0x240>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f003 030f 	and.w	r3, r3, #15
 8007c6c:	683a      	ldr	r2, [r7, #0]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	d910      	bls.n	8007c94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c72:	4b87      	ldr	r3, [pc, #540]	; (8007e90 <HAL_RCC_ClockConfig+0x240>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f023 020f 	bic.w	r2, r3, #15
 8007c7a:	4985      	ldr	r1, [pc, #532]	; (8007e90 <HAL_RCC_ClockConfig+0x240>)
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c82:	4b83      	ldr	r3, [pc, #524]	; (8007e90 <HAL_RCC_ClockConfig+0x240>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f003 030f 	and.w	r3, r3, #15
 8007c8a:	683a      	ldr	r2, [r7, #0]
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d001      	beq.n	8007c94 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007c90:	2301      	movs	r3, #1
 8007c92:	e184      	b.n	8007f9e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f003 0304 	and.w	r3, r3, #4
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d010      	beq.n	8007cc2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	691a      	ldr	r2, [r3, #16]
 8007ca4:	4b7b      	ldr	r3, [pc, #492]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007ca6:	699b      	ldr	r3, [r3, #24]
 8007ca8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d908      	bls.n	8007cc2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007cb0:	4b78      	ldr	r3, [pc, #480]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007cb2:	699b      	ldr	r3, [r3, #24]
 8007cb4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	691b      	ldr	r3, [r3, #16]
 8007cbc:	4975      	ldr	r1, [pc, #468]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f003 0308 	and.w	r3, r3, #8
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d010      	beq.n	8007cf0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	695a      	ldr	r2, [r3, #20]
 8007cd2:	4b70      	ldr	r3, [pc, #448]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007cd4:	69db      	ldr	r3, [r3, #28]
 8007cd6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d908      	bls.n	8007cf0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007cde:	4b6d      	ldr	r3, [pc, #436]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007ce0:	69db      	ldr	r3, [r3, #28]
 8007ce2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	695b      	ldr	r3, [r3, #20]
 8007cea:	496a      	ldr	r1, [pc, #424]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007cec:	4313      	orrs	r3, r2
 8007cee:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f003 0310 	and.w	r3, r3, #16
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d010      	beq.n	8007d1e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	699a      	ldr	r2, [r3, #24]
 8007d00:	4b64      	ldr	r3, [pc, #400]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007d02:	69db      	ldr	r3, [r3, #28]
 8007d04:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007d08:	429a      	cmp	r2, r3
 8007d0a:	d908      	bls.n	8007d1e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007d0c:	4b61      	ldr	r3, [pc, #388]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007d0e:	69db      	ldr	r3, [r3, #28]
 8007d10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	699b      	ldr	r3, [r3, #24]
 8007d18:	495e      	ldr	r1, [pc, #376]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f003 0320 	and.w	r3, r3, #32
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d010      	beq.n	8007d4c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	69da      	ldr	r2, [r3, #28]
 8007d2e:	4b59      	ldr	r3, [pc, #356]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007d30:	6a1b      	ldr	r3, [r3, #32]
 8007d32:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d908      	bls.n	8007d4c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007d3a:	4b56      	ldr	r3, [pc, #344]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007d3c:	6a1b      	ldr	r3, [r3, #32]
 8007d3e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	69db      	ldr	r3, [r3, #28]
 8007d46:	4953      	ldr	r1, [pc, #332]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f003 0302 	and.w	r3, r3, #2
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d010      	beq.n	8007d7a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	68da      	ldr	r2, [r3, #12]
 8007d5c:	4b4d      	ldr	r3, [pc, #308]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007d5e:	699b      	ldr	r3, [r3, #24]
 8007d60:	f003 030f 	and.w	r3, r3, #15
 8007d64:	429a      	cmp	r2, r3
 8007d66:	d908      	bls.n	8007d7a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007d68:	4b4a      	ldr	r3, [pc, #296]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007d6a:	699b      	ldr	r3, [r3, #24]
 8007d6c:	f023 020f 	bic.w	r2, r3, #15
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	4947      	ldr	r1, [pc, #284]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007d76:	4313      	orrs	r3, r2
 8007d78:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f003 0301 	and.w	r3, r3, #1
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d055      	beq.n	8007e32 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007d86:	4b43      	ldr	r3, [pc, #268]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007d88:	699b      	ldr	r3, [r3, #24]
 8007d8a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	689b      	ldr	r3, [r3, #8]
 8007d92:	4940      	ldr	r1, [pc, #256]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007d94:	4313      	orrs	r3, r2
 8007d96:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	2b02      	cmp	r3, #2
 8007d9e:	d107      	bne.n	8007db0 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007da0:	4b3c      	ldr	r3, [pc, #240]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d121      	bne.n	8007df0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007dac:	2301      	movs	r3, #1
 8007dae:	e0f6      	b.n	8007f9e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	2b03      	cmp	r3, #3
 8007db6:	d107      	bne.n	8007dc8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007db8:	4b36      	ldr	r3, [pc, #216]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d115      	bne.n	8007df0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	e0ea      	b.n	8007f9e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d107      	bne.n	8007de0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007dd0:	4b30      	ldr	r3, [pc, #192]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d109      	bne.n	8007df0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007ddc:	2301      	movs	r3, #1
 8007dde:	e0de      	b.n	8007f9e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007de0:	4b2c      	ldr	r3, [pc, #176]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f003 0304 	and.w	r3, r3, #4
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d101      	bne.n	8007df0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007dec:	2301      	movs	r3, #1
 8007dee:	e0d6      	b.n	8007f9e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007df0:	4b28      	ldr	r3, [pc, #160]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007df2:	691b      	ldr	r3, [r3, #16]
 8007df4:	f023 0207 	bic.w	r2, r3, #7
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	4925      	ldr	r1, [pc, #148]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e02:	f7fa f81d 	bl	8001e40 <HAL_GetTick>
 8007e06:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e08:	e00a      	b.n	8007e20 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e0a:	f7fa f819 	bl	8001e40 <HAL_GetTick>
 8007e0e:	4602      	mov	r2, r0
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	1ad3      	subs	r3, r2, r3
 8007e14:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d901      	bls.n	8007e20 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8007e1c:	2303      	movs	r3, #3
 8007e1e:	e0be      	b.n	8007f9e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e20:	4b1c      	ldr	r3, [pc, #112]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007e22:	691b      	ldr	r3, [r3, #16]
 8007e24:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	00db      	lsls	r3, r3, #3
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d1eb      	bne.n	8007e0a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f003 0302 	and.w	r3, r3, #2
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d010      	beq.n	8007e60 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	68da      	ldr	r2, [r3, #12]
 8007e42:	4b14      	ldr	r3, [pc, #80]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007e44:	699b      	ldr	r3, [r3, #24]
 8007e46:	f003 030f 	and.w	r3, r3, #15
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d208      	bcs.n	8007e60 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e4e:	4b11      	ldr	r3, [pc, #68]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007e50:	699b      	ldr	r3, [r3, #24]
 8007e52:	f023 020f 	bic.w	r2, r3, #15
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	68db      	ldr	r3, [r3, #12]
 8007e5a:	490e      	ldr	r1, [pc, #56]	; (8007e94 <HAL_RCC_ClockConfig+0x244>)
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007e60:	4b0b      	ldr	r3, [pc, #44]	; (8007e90 <HAL_RCC_ClockConfig+0x240>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f003 030f 	and.w	r3, r3, #15
 8007e68:	683a      	ldr	r2, [r7, #0]
 8007e6a:	429a      	cmp	r2, r3
 8007e6c:	d214      	bcs.n	8007e98 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e6e:	4b08      	ldr	r3, [pc, #32]	; (8007e90 <HAL_RCC_ClockConfig+0x240>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f023 020f 	bic.w	r2, r3, #15
 8007e76:	4906      	ldr	r1, [pc, #24]	; (8007e90 <HAL_RCC_ClockConfig+0x240>)
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e7e:	4b04      	ldr	r3, [pc, #16]	; (8007e90 <HAL_RCC_ClockConfig+0x240>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f003 030f 	and.w	r3, r3, #15
 8007e86:	683a      	ldr	r2, [r7, #0]
 8007e88:	429a      	cmp	r2, r3
 8007e8a:	d005      	beq.n	8007e98 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	e086      	b.n	8007f9e <HAL_RCC_ClockConfig+0x34e>
 8007e90:	52002000 	.word	0x52002000
 8007e94:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f003 0304 	and.w	r3, r3, #4
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d010      	beq.n	8007ec6 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	691a      	ldr	r2, [r3, #16]
 8007ea8:	4b3f      	ldr	r3, [pc, #252]	; (8007fa8 <HAL_RCC_ClockConfig+0x358>)
 8007eaa:	699b      	ldr	r3, [r3, #24]
 8007eac:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d208      	bcs.n	8007ec6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007eb4:	4b3c      	ldr	r3, [pc, #240]	; (8007fa8 <HAL_RCC_ClockConfig+0x358>)
 8007eb6:	699b      	ldr	r3, [r3, #24]
 8007eb8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	691b      	ldr	r3, [r3, #16]
 8007ec0:	4939      	ldr	r1, [pc, #228]	; (8007fa8 <HAL_RCC_ClockConfig+0x358>)
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f003 0308 	and.w	r3, r3, #8
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d010      	beq.n	8007ef4 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	695a      	ldr	r2, [r3, #20]
 8007ed6:	4b34      	ldr	r3, [pc, #208]	; (8007fa8 <HAL_RCC_ClockConfig+0x358>)
 8007ed8:	69db      	ldr	r3, [r3, #28]
 8007eda:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007ede:	429a      	cmp	r2, r3
 8007ee0:	d208      	bcs.n	8007ef4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007ee2:	4b31      	ldr	r3, [pc, #196]	; (8007fa8 <HAL_RCC_ClockConfig+0x358>)
 8007ee4:	69db      	ldr	r3, [r3, #28]
 8007ee6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	695b      	ldr	r3, [r3, #20]
 8007eee:	492e      	ldr	r1, [pc, #184]	; (8007fa8 <HAL_RCC_ClockConfig+0x358>)
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f003 0310 	and.w	r3, r3, #16
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d010      	beq.n	8007f22 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	699a      	ldr	r2, [r3, #24]
 8007f04:	4b28      	ldr	r3, [pc, #160]	; (8007fa8 <HAL_RCC_ClockConfig+0x358>)
 8007f06:	69db      	ldr	r3, [r3, #28]
 8007f08:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d208      	bcs.n	8007f22 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007f10:	4b25      	ldr	r3, [pc, #148]	; (8007fa8 <HAL_RCC_ClockConfig+0x358>)
 8007f12:	69db      	ldr	r3, [r3, #28]
 8007f14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	699b      	ldr	r3, [r3, #24]
 8007f1c:	4922      	ldr	r1, [pc, #136]	; (8007fa8 <HAL_RCC_ClockConfig+0x358>)
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f003 0320 	and.w	r3, r3, #32
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d010      	beq.n	8007f50 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	69da      	ldr	r2, [r3, #28]
 8007f32:	4b1d      	ldr	r3, [pc, #116]	; (8007fa8 <HAL_RCC_ClockConfig+0x358>)
 8007f34:	6a1b      	ldr	r3, [r3, #32]
 8007f36:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d208      	bcs.n	8007f50 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007f3e:	4b1a      	ldr	r3, [pc, #104]	; (8007fa8 <HAL_RCC_ClockConfig+0x358>)
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	69db      	ldr	r3, [r3, #28]
 8007f4a:	4917      	ldr	r1, [pc, #92]	; (8007fa8 <HAL_RCC_ClockConfig+0x358>)
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007f50:	f000 f834 	bl	8007fbc <HAL_RCC_GetSysClockFreq>
 8007f54:	4602      	mov	r2, r0
 8007f56:	4b14      	ldr	r3, [pc, #80]	; (8007fa8 <HAL_RCC_ClockConfig+0x358>)
 8007f58:	699b      	ldr	r3, [r3, #24]
 8007f5a:	0a1b      	lsrs	r3, r3, #8
 8007f5c:	f003 030f 	and.w	r3, r3, #15
 8007f60:	4912      	ldr	r1, [pc, #72]	; (8007fac <HAL_RCC_ClockConfig+0x35c>)
 8007f62:	5ccb      	ldrb	r3, [r1, r3]
 8007f64:	f003 031f 	and.w	r3, r3, #31
 8007f68:	fa22 f303 	lsr.w	r3, r2, r3
 8007f6c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007f6e:	4b0e      	ldr	r3, [pc, #56]	; (8007fa8 <HAL_RCC_ClockConfig+0x358>)
 8007f70:	699b      	ldr	r3, [r3, #24]
 8007f72:	f003 030f 	and.w	r3, r3, #15
 8007f76:	4a0d      	ldr	r2, [pc, #52]	; (8007fac <HAL_RCC_ClockConfig+0x35c>)
 8007f78:	5cd3      	ldrb	r3, [r2, r3]
 8007f7a:	f003 031f 	and.w	r3, r3, #31
 8007f7e:	693a      	ldr	r2, [r7, #16]
 8007f80:	fa22 f303 	lsr.w	r3, r2, r3
 8007f84:	4a0a      	ldr	r2, [pc, #40]	; (8007fb0 <HAL_RCC_ClockConfig+0x360>)
 8007f86:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007f88:	4a0a      	ldr	r2, [pc, #40]	; (8007fb4 <HAL_RCC_ClockConfig+0x364>)
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8007f8e:	4b0a      	ldr	r3, [pc, #40]	; (8007fb8 <HAL_RCC_ClockConfig+0x368>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4618      	mov	r0, r3
 8007f94:	f7f9 ff0a 	bl	8001dac <HAL_InitTick>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3718      	adds	r7, #24
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
 8007fa6:	bf00      	nop
 8007fa8:	58024400 	.word	0x58024400
 8007fac:	080116b4 	.word	0x080116b4
 8007fb0:	2400000c 	.word	0x2400000c
 8007fb4:	24000008 	.word	0x24000008
 8007fb8:	24000010 	.word	0x24000010

08007fbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b089      	sub	sp, #36	; 0x24
 8007fc0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007fc2:	4bb3      	ldr	r3, [pc, #716]	; (8008290 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007fca:	2b18      	cmp	r3, #24
 8007fcc:	f200 8155 	bhi.w	800827a <HAL_RCC_GetSysClockFreq+0x2be>
 8007fd0:	a201      	add	r2, pc, #4	; (adr r2, 8007fd8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fd6:	bf00      	nop
 8007fd8:	0800803d 	.word	0x0800803d
 8007fdc:	0800827b 	.word	0x0800827b
 8007fe0:	0800827b 	.word	0x0800827b
 8007fe4:	0800827b 	.word	0x0800827b
 8007fe8:	0800827b 	.word	0x0800827b
 8007fec:	0800827b 	.word	0x0800827b
 8007ff0:	0800827b 	.word	0x0800827b
 8007ff4:	0800827b 	.word	0x0800827b
 8007ff8:	08008063 	.word	0x08008063
 8007ffc:	0800827b 	.word	0x0800827b
 8008000:	0800827b 	.word	0x0800827b
 8008004:	0800827b 	.word	0x0800827b
 8008008:	0800827b 	.word	0x0800827b
 800800c:	0800827b 	.word	0x0800827b
 8008010:	0800827b 	.word	0x0800827b
 8008014:	0800827b 	.word	0x0800827b
 8008018:	08008069 	.word	0x08008069
 800801c:	0800827b 	.word	0x0800827b
 8008020:	0800827b 	.word	0x0800827b
 8008024:	0800827b 	.word	0x0800827b
 8008028:	0800827b 	.word	0x0800827b
 800802c:	0800827b 	.word	0x0800827b
 8008030:	0800827b 	.word	0x0800827b
 8008034:	0800827b 	.word	0x0800827b
 8008038:	0800806f 	.word	0x0800806f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800803c:	4b94      	ldr	r3, [pc, #592]	; (8008290 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f003 0320 	and.w	r3, r3, #32
 8008044:	2b00      	cmp	r3, #0
 8008046:	d009      	beq.n	800805c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008048:	4b91      	ldr	r3, [pc, #580]	; (8008290 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	08db      	lsrs	r3, r3, #3
 800804e:	f003 0303 	and.w	r3, r3, #3
 8008052:	4a90      	ldr	r2, [pc, #576]	; (8008294 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008054:	fa22 f303 	lsr.w	r3, r2, r3
 8008058:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800805a:	e111      	b.n	8008280 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800805c:	4b8d      	ldr	r3, [pc, #564]	; (8008294 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800805e:	61bb      	str	r3, [r7, #24]
    break;
 8008060:	e10e      	b.n	8008280 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8008062:	4b8d      	ldr	r3, [pc, #564]	; (8008298 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008064:	61bb      	str	r3, [r7, #24]
    break;
 8008066:	e10b      	b.n	8008280 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8008068:	4b8c      	ldr	r3, [pc, #560]	; (800829c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800806a:	61bb      	str	r3, [r7, #24]
    break;
 800806c:	e108      	b.n	8008280 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800806e:	4b88      	ldr	r3, [pc, #544]	; (8008290 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008072:	f003 0303 	and.w	r3, r3, #3
 8008076:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8008078:	4b85      	ldr	r3, [pc, #532]	; (8008290 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800807a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800807c:	091b      	lsrs	r3, r3, #4
 800807e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008082:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008084:	4b82      	ldr	r3, [pc, #520]	; (8008290 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008088:	f003 0301 	and.w	r3, r3, #1
 800808c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800808e:	4b80      	ldr	r3, [pc, #512]	; (8008290 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008092:	08db      	lsrs	r3, r3, #3
 8008094:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008098:	68fa      	ldr	r2, [r7, #12]
 800809a:	fb02 f303 	mul.w	r3, r2, r3
 800809e:	ee07 3a90 	vmov	s15, r3
 80080a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080a6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	f000 80e1 	beq.w	8008274 <HAL_RCC_GetSysClockFreq+0x2b8>
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	2b02      	cmp	r3, #2
 80080b6:	f000 8083 	beq.w	80081c0 <HAL_RCC_GetSysClockFreq+0x204>
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	2b02      	cmp	r3, #2
 80080be:	f200 80a1 	bhi.w	8008204 <HAL_RCC_GetSysClockFreq+0x248>
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d003      	beq.n	80080d0 <HAL_RCC_GetSysClockFreq+0x114>
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	2b01      	cmp	r3, #1
 80080cc:	d056      	beq.n	800817c <HAL_RCC_GetSysClockFreq+0x1c0>
 80080ce:	e099      	b.n	8008204 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80080d0:	4b6f      	ldr	r3, [pc, #444]	; (8008290 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f003 0320 	and.w	r3, r3, #32
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d02d      	beq.n	8008138 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80080dc:	4b6c      	ldr	r3, [pc, #432]	; (8008290 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	08db      	lsrs	r3, r3, #3
 80080e2:	f003 0303 	and.w	r3, r3, #3
 80080e6:	4a6b      	ldr	r2, [pc, #428]	; (8008294 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80080e8:	fa22 f303 	lsr.w	r3, r2, r3
 80080ec:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	ee07 3a90 	vmov	s15, r3
 80080f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	ee07 3a90 	vmov	s15, r3
 80080fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008106:	4b62      	ldr	r3, [pc, #392]	; (8008290 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800810a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800810e:	ee07 3a90 	vmov	s15, r3
 8008112:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008116:	ed97 6a02 	vldr	s12, [r7, #8]
 800811a:	eddf 5a61 	vldr	s11, [pc, #388]	; 80082a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800811e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008122:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008126:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800812a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800812e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008132:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8008136:	e087      	b.n	8008248 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	ee07 3a90 	vmov	s15, r3
 800813e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008142:	eddf 6a58 	vldr	s13, [pc, #352]	; 80082a4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008146:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800814a:	4b51      	ldr	r3, [pc, #324]	; (8008290 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800814c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800814e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008152:	ee07 3a90 	vmov	s15, r3
 8008156:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800815a:	ed97 6a02 	vldr	s12, [r7, #8]
 800815e:	eddf 5a50 	vldr	s11, [pc, #320]	; 80082a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008162:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008166:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800816a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800816e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008172:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008176:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800817a:	e065      	b.n	8008248 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	ee07 3a90 	vmov	s15, r3
 8008182:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008186:	eddf 6a48 	vldr	s13, [pc, #288]	; 80082a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800818a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800818e:	4b40      	ldr	r3, [pc, #256]	; (8008290 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008192:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008196:	ee07 3a90 	vmov	s15, r3
 800819a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800819e:	ed97 6a02 	vldr	s12, [r7, #8]
 80081a2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80082a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80081a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80081b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80081be:	e043      	b.n	8008248 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	ee07 3a90 	vmov	s15, r3
 80081c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081ca:	eddf 6a38 	vldr	s13, [pc, #224]	; 80082ac <HAL_RCC_GetSysClockFreq+0x2f0>
 80081ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081d2:	4b2f      	ldr	r3, [pc, #188]	; (8008290 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80081d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081da:	ee07 3a90 	vmov	s15, r3
 80081de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80081e6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80082a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80081ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80081f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008202:	e021      	b.n	8008248 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	ee07 3a90 	vmov	s15, r3
 800820a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800820e:	eddf 6a26 	vldr	s13, [pc, #152]	; 80082a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008212:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008216:	4b1e      	ldr	r3, [pc, #120]	; (8008290 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800821a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800821e:	ee07 3a90 	vmov	s15, r3
 8008222:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008226:	ed97 6a02 	vldr	s12, [r7, #8]
 800822a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80082a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800822e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008232:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008236:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800823a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800823e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008242:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008246:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8008248:	4b11      	ldr	r3, [pc, #68]	; (8008290 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800824a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800824c:	0a5b      	lsrs	r3, r3, #9
 800824e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008252:	3301      	adds	r3, #1
 8008254:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	ee07 3a90 	vmov	s15, r3
 800825c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008260:	edd7 6a07 	vldr	s13, [r7, #28]
 8008264:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008268:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800826c:	ee17 3a90 	vmov	r3, s15
 8008270:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8008272:	e005      	b.n	8008280 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8008274:	2300      	movs	r3, #0
 8008276:	61bb      	str	r3, [r7, #24]
    break;
 8008278:	e002      	b.n	8008280 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800827a:	4b07      	ldr	r3, [pc, #28]	; (8008298 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800827c:	61bb      	str	r3, [r7, #24]
    break;
 800827e:	bf00      	nop
  }

  return sysclockfreq;
 8008280:	69bb      	ldr	r3, [r7, #24]
}
 8008282:	4618      	mov	r0, r3
 8008284:	3724      	adds	r7, #36	; 0x24
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr
 800828e:	bf00      	nop
 8008290:	58024400 	.word	0x58024400
 8008294:	03d09000 	.word	0x03d09000
 8008298:	003d0900 	.word	0x003d0900
 800829c:	00989680 	.word	0x00989680
 80082a0:	46000000 	.word	0x46000000
 80082a4:	4c742400 	.word	0x4c742400
 80082a8:	4a742400 	.word	0x4a742400
 80082ac:	4b189680 	.word	0x4b189680

080082b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b082      	sub	sp, #8
 80082b4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80082b6:	f7ff fe81 	bl	8007fbc <HAL_RCC_GetSysClockFreq>
 80082ba:	4602      	mov	r2, r0
 80082bc:	4b10      	ldr	r3, [pc, #64]	; (8008300 <HAL_RCC_GetHCLKFreq+0x50>)
 80082be:	699b      	ldr	r3, [r3, #24]
 80082c0:	0a1b      	lsrs	r3, r3, #8
 80082c2:	f003 030f 	and.w	r3, r3, #15
 80082c6:	490f      	ldr	r1, [pc, #60]	; (8008304 <HAL_RCC_GetHCLKFreq+0x54>)
 80082c8:	5ccb      	ldrb	r3, [r1, r3]
 80082ca:	f003 031f 	and.w	r3, r3, #31
 80082ce:	fa22 f303 	lsr.w	r3, r2, r3
 80082d2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80082d4:	4b0a      	ldr	r3, [pc, #40]	; (8008300 <HAL_RCC_GetHCLKFreq+0x50>)
 80082d6:	699b      	ldr	r3, [r3, #24]
 80082d8:	f003 030f 	and.w	r3, r3, #15
 80082dc:	4a09      	ldr	r2, [pc, #36]	; (8008304 <HAL_RCC_GetHCLKFreq+0x54>)
 80082de:	5cd3      	ldrb	r3, [r2, r3]
 80082e0:	f003 031f 	and.w	r3, r3, #31
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	fa22 f303 	lsr.w	r3, r2, r3
 80082ea:	4a07      	ldr	r2, [pc, #28]	; (8008308 <HAL_RCC_GetHCLKFreq+0x58>)
 80082ec:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80082ee:	4a07      	ldr	r2, [pc, #28]	; (800830c <HAL_RCC_GetHCLKFreq+0x5c>)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80082f4:	4b04      	ldr	r3, [pc, #16]	; (8008308 <HAL_RCC_GetHCLKFreq+0x58>)
 80082f6:	681b      	ldr	r3, [r3, #0]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3708      	adds	r7, #8
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}
 8008300:	58024400 	.word	0x58024400
 8008304:	080116b4 	.word	0x080116b4
 8008308:	2400000c 	.word	0x2400000c
 800830c:	24000008 	.word	0x24000008

08008310 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b086      	sub	sp, #24
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008318:	2300      	movs	r3, #0
 800831a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800831c:	2300      	movs	r3, #0
 800831e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008328:	2b00      	cmp	r3, #0
 800832a:	d03f      	beq.n	80083ac <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008330:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008334:	d02a      	beq.n	800838c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8008336:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800833a:	d824      	bhi.n	8008386 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800833c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008340:	d018      	beq.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008342:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008346:	d81e      	bhi.n	8008386 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008348:	2b00      	cmp	r3, #0
 800834a:	d003      	beq.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800834c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008350:	d007      	beq.n	8008362 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8008352:	e018      	b.n	8008386 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008354:	4bab      	ldr	r3, [pc, #684]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008358:	4aaa      	ldr	r2, [pc, #680]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800835a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800835e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8008360:	e015      	b.n	800838e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	3304      	adds	r3, #4
 8008366:	2102      	movs	r1, #2
 8008368:	4618      	mov	r0, r3
 800836a:	f001 fff3 	bl	800a354 <RCCEx_PLL2_Config>
 800836e:	4603      	mov	r3, r0
 8008370:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8008372:	e00c      	b.n	800838e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	3324      	adds	r3, #36	; 0x24
 8008378:	2102      	movs	r1, #2
 800837a:	4618      	mov	r0, r3
 800837c:	f002 f89c 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008380:	4603      	mov	r3, r0
 8008382:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8008384:	e003      	b.n	800838e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008386:	2301      	movs	r3, #1
 8008388:	75fb      	strb	r3, [r7, #23]
      break;
 800838a:	e000      	b.n	800838e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800838c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800838e:	7dfb      	ldrb	r3, [r7, #23]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d109      	bne.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008394:	4b9b      	ldr	r3, [pc, #620]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008396:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008398:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083a0:	4998      	ldr	r1, [pc, #608]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80083a2:	4313      	orrs	r3, r2
 80083a4:	650b      	str	r3, [r1, #80]	; 0x50
 80083a6:	e001      	b.n	80083ac <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083a8:	7dfb      	ldrb	r3, [r7, #23]
 80083aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d03d      	beq.n	8008434 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083bc:	2b04      	cmp	r3, #4
 80083be:	d826      	bhi.n	800840e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80083c0:	a201      	add	r2, pc, #4	; (adr r2, 80083c8 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80083c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083c6:	bf00      	nop
 80083c8:	080083dd 	.word	0x080083dd
 80083cc:	080083eb 	.word	0x080083eb
 80083d0:	080083fd 	.word	0x080083fd
 80083d4:	08008415 	.word	0x08008415
 80083d8:	08008415 	.word	0x08008415
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80083dc:	4b89      	ldr	r3, [pc, #548]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80083de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083e0:	4a88      	ldr	r2, [pc, #544]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80083e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80083e6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80083e8:	e015      	b.n	8008416 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	3304      	adds	r3, #4
 80083ee:	2100      	movs	r1, #0
 80083f0:	4618      	mov	r0, r3
 80083f2:	f001 ffaf 	bl	800a354 <RCCEx_PLL2_Config>
 80083f6:	4603      	mov	r3, r0
 80083f8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80083fa:	e00c      	b.n	8008416 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	3324      	adds	r3, #36	; 0x24
 8008400:	2100      	movs	r1, #0
 8008402:	4618      	mov	r0, r3
 8008404:	f002 f858 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008408:	4603      	mov	r3, r0
 800840a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800840c:	e003      	b.n	8008416 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800840e:	2301      	movs	r3, #1
 8008410:	75fb      	strb	r3, [r7, #23]
      break;
 8008412:	e000      	b.n	8008416 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8008414:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008416:	7dfb      	ldrb	r3, [r7, #23]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d109      	bne.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800841c:	4b79      	ldr	r3, [pc, #484]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800841e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008420:	f023 0207 	bic.w	r2, r3, #7
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008428:	4976      	ldr	r1, [pc, #472]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800842a:	4313      	orrs	r3, r2
 800842c:	650b      	str	r3, [r1, #80]	; 0x50
 800842e:	e001      	b.n	8008434 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008430:	7dfb      	ldrb	r3, [r7, #23]
 8008432:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800843c:	2b00      	cmp	r3, #0
 800843e:	d042      	beq.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008444:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008448:	d02b      	beq.n	80084a2 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800844a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800844e:	d825      	bhi.n	800849c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8008450:	2bc0      	cmp	r3, #192	; 0xc0
 8008452:	d028      	beq.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8008454:	2bc0      	cmp	r3, #192	; 0xc0
 8008456:	d821      	bhi.n	800849c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8008458:	2b80      	cmp	r3, #128	; 0x80
 800845a:	d016      	beq.n	800848a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800845c:	2b80      	cmp	r3, #128	; 0x80
 800845e:	d81d      	bhi.n	800849c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8008460:	2b00      	cmp	r3, #0
 8008462:	d002      	beq.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8008464:	2b40      	cmp	r3, #64	; 0x40
 8008466:	d007      	beq.n	8008478 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8008468:	e018      	b.n	800849c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800846a:	4b66      	ldr	r3, [pc, #408]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800846c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800846e:	4a65      	ldr	r2, [pc, #404]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008470:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008474:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8008476:	e017      	b.n	80084a8 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	3304      	adds	r3, #4
 800847c:	2100      	movs	r1, #0
 800847e:	4618      	mov	r0, r3
 8008480:	f001 ff68 	bl	800a354 <RCCEx_PLL2_Config>
 8008484:	4603      	mov	r3, r0
 8008486:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8008488:	e00e      	b.n	80084a8 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	3324      	adds	r3, #36	; 0x24
 800848e:	2100      	movs	r1, #0
 8008490:	4618      	mov	r0, r3
 8008492:	f002 f811 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008496:	4603      	mov	r3, r0
 8008498:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800849a:	e005      	b.n	80084a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800849c:	2301      	movs	r3, #1
 800849e:	75fb      	strb	r3, [r7, #23]
      break;
 80084a0:	e002      	b.n	80084a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80084a2:	bf00      	nop
 80084a4:	e000      	b.n	80084a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80084a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80084a8:	7dfb      	ldrb	r3, [r7, #23]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d109      	bne.n	80084c2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80084ae:	4b55      	ldr	r3, [pc, #340]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80084b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084b2:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084ba:	4952      	ldr	r1, [pc, #328]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80084bc:	4313      	orrs	r3, r2
 80084be:	650b      	str	r3, [r1, #80]	; 0x50
 80084c0:	e001      	b.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084c2:	7dfb      	ldrb	r3, [r7, #23]
 80084c4:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d049      	beq.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80084d8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80084dc:	d030      	beq.n	8008540 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80084de:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80084e2:	d82a      	bhi.n	800853a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80084e4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80084e8:	d02c      	beq.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80084ea:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80084ee:	d824      	bhi.n	800853a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80084f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80084f4:	d018      	beq.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x218>
 80084f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80084fa:	d81e      	bhi.n	800853a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d003      	beq.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8008500:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008504:	d007      	beq.n	8008516 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8008506:	e018      	b.n	800853a <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008508:	4b3e      	ldr	r3, [pc, #248]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800850a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800850c:	4a3d      	ldr	r2, [pc, #244]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800850e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008512:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8008514:	e017      	b.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	3304      	adds	r3, #4
 800851a:	2100      	movs	r1, #0
 800851c:	4618      	mov	r0, r3
 800851e:	f001 ff19 	bl	800a354 <RCCEx_PLL2_Config>
 8008522:	4603      	mov	r3, r0
 8008524:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8008526:	e00e      	b.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	3324      	adds	r3, #36	; 0x24
 800852c:	2100      	movs	r1, #0
 800852e:	4618      	mov	r0, r3
 8008530:	f001 ffc2 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008534:	4603      	mov	r3, r0
 8008536:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8008538:	e005      	b.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800853a:	2301      	movs	r3, #1
 800853c:	75fb      	strb	r3, [r7, #23]
      break;
 800853e:	e002      	b.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8008540:	bf00      	nop
 8008542:	e000      	b.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8008544:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008546:	7dfb      	ldrb	r3, [r7, #23]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d10a      	bne.n	8008562 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800854c:	4b2d      	ldr	r3, [pc, #180]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800854e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008550:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800855a:	492a      	ldr	r1, [pc, #168]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800855c:	4313      	orrs	r3, r2
 800855e:	658b      	str	r3, [r1, #88]	; 0x58
 8008560:	e001      	b.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008562:	7dfb      	ldrb	r3, [r7, #23]
 8008564:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800856e:	2b00      	cmp	r3, #0
 8008570:	d04c      	beq.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8008578:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800857c:	d030      	beq.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800857e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008582:	d82a      	bhi.n	80085da <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8008584:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008588:	d02c      	beq.n	80085e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800858a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800858e:	d824      	bhi.n	80085da <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8008590:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008594:	d018      	beq.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8008596:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800859a:	d81e      	bhi.n	80085da <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800859c:	2b00      	cmp	r3, #0
 800859e:	d003      	beq.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80085a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80085a4:	d007      	beq.n	80085b6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80085a6:	e018      	b.n	80085da <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80085a8:	4b16      	ldr	r3, [pc, #88]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80085aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085ac:	4a15      	ldr	r2, [pc, #84]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80085ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80085b2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80085b4:	e017      	b.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	3304      	adds	r3, #4
 80085ba:	2100      	movs	r1, #0
 80085bc:	4618      	mov	r0, r3
 80085be:	f001 fec9 	bl	800a354 <RCCEx_PLL2_Config>
 80085c2:	4603      	mov	r3, r0
 80085c4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80085c6:	e00e      	b.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	3324      	adds	r3, #36	; 0x24
 80085cc:	2100      	movs	r1, #0
 80085ce:	4618      	mov	r0, r3
 80085d0:	f001 ff72 	bl	800a4b8 <RCCEx_PLL3_Config>
 80085d4:	4603      	mov	r3, r0
 80085d6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80085d8:	e005      	b.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80085da:	2301      	movs	r3, #1
 80085dc:	75fb      	strb	r3, [r7, #23]
      break;
 80085de:	e002      	b.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80085e0:	bf00      	nop
 80085e2:	e000      	b.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80085e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80085e6:	7dfb      	ldrb	r3, [r7, #23]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d10d      	bne.n	8008608 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80085ec:	4b05      	ldr	r3, [pc, #20]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80085ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085f0:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80085fa:	4902      	ldr	r1, [pc, #8]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80085fc:	4313      	orrs	r3, r2
 80085fe:	658b      	str	r3, [r1, #88]	; 0x58
 8008600:	e004      	b.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8008602:	bf00      	nop
 8008604:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008608:	7dfb      	ldrb	r3, [r7, #23]
 800860a:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008614:	2b00      	cmp	r3, #0
 8008616:	d032      	beq.n	800867e <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800861c:	2b30      	cmp	r3, #48	; 0x30
 800861e:	d01c      	beq.n	800865a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008620:	2b30      	cmp	r3, #48	; 0x30
 8008622:	d817      	bhi.n	8008654 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8008624:	2b20      	cmp	r3, #32
 8008626:	d00c      	beq.n	8008642 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8008628:	2b20      	cmp	r3, #32
 800862a:	d813      	bhi.n	8008654 <HAL_RCCEx_PeriphCLKConfig+0x344>
 800862c:	2b00      	cmp	r3, #0
 800862e:	d016      	beq.n	800865e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8008630:	2b10      	cmp	r3, #16
 8008632:	d10f      	bne.n	8008654 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008634:	4baf      	ldr	r3, [pc, #700]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008638:	4aae      	ldr	r2, [pc, #696]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800863a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800863e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8008640:	e00e      	b.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	3304      	adds	r3, #4
 8008646:	2102      	movs	r1, #2
 8008648:	4618      	mov	r0, r3
 800864a:	f001 fe83 	bl	800a354 <RCCEx_PLL2_Config>
 800864e:	4603      	mov	r3, r0
 8008650:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8008652:	e005      	b.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8008654:	2301      	movs	r3, #1
 8008656:	75fb      	strb	r3, [r7, #23]
      break;
 8008658:	e002      	b.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800865a:	bf00      	nop
 800865c:	e000      	b.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800865e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008660:	7dfb      	ldrb	r3, [r7, #23]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d109      	bne.n	800867a <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008666:	4ba3      	ldr	r3, [pc, #652]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800866a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008672:	49a0      	ldr	r1, [pc, #640]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008674:	4313      	orrs	r3, r2
 8008676:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008678:	e001      	b.n	800867e <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800867a:	7dfb      	ldrb	r3, [r7, #23]
 800867c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008686:	2b00      	cmp	r3, #0
 8008688:	d047      	beq.n	800871a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800868e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008692:	d030      	beq.n	80086f6 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8008694:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008698:	d82a      	bhi.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800869a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800869e:	d02c      	beq.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 80086a0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80086a4:	d824      	bhi.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80086a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086aa:	d018      	beq.n	80086de <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 80086ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086b0:	d81e      	bhi.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d003      	beq.n	80086be <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 80086b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086ba:	d007      	beq.n	80086cc <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80086bc:	e018      	b.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80086be:	4b8d      	ldr	r3, [pc, #564]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80086c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086c2:	4a8c      	ldr	r2, [pc, #560]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80086c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80086c8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80086ca:	e017      	b.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	3304      	adds	r3, #4
 80086d0:	2100      	movs	r1, #0
 80086d2:	4618      	mov	r0, r3
 80086d4:	f001 fe3e 	bl	800a354 <RCCEx_PLL2_Config>
 80086d8:	4603      	mov	r3, r0
 80086da:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80086dc:	e00e      	b.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	3324      	adds	r3, #36	; 0x24
 80086e2:	2100      	movs	r1, #0
 80086e4:	4618      	mov	r0, r3
 80086e6:	f001 fee7 	bl	800a4b8 <RCCEx_PLL3_Config>
 80086ea:	4603      	mov	r3, r0
 80086ec:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80086ee:	e005      	b.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80086f0:	2301      	movs	r3, #1
 80086f2:	75fb      	strb	r3, [r7, #23]
      break;
 80086f4:	e002      	b.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 80086f6:	bf00      	nop
 80086f8:	e000      	b.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 80086fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80086fc:	7dfb      	ldrb	r3, [r7, #23]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d109      	bne.n	8008716 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008702:	4b7c      	ldr	r3, [pc, #496]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008704:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008706:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800870e:	4979      	ldr	r1, [pc, #484]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008710:	4313      	orrs	r3, r2
 8008712:	650b      	str	r3, [r1, #80]	; 0x50
 8008714:	e001      	b.n	800871a <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008716:	7dfb      	ldrb	r3, [r7, #23]
 8008718:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008722:	2b00      	cmp	r3, #0
 8008724:	d049      	beq.n	80087ba <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800872a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800872e:	d02e      	beq.n	800878e <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8008730:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008734:	d828      	bhi.n	8008788 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8008736:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800873a:	d02a      	beq.n	8008792 <HAL_RCCEx_PeriphCLKConfig+0x482>
 800873c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008740:	d822      	bhi.n	8008788 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8008742:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008746:	d026      	beq.n	8008796 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8008748:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800874c:	d81c      	bhi.n	8008788 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800874e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008752:	d010      	beq.n	8008776 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8008754:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008758:	d816      	bhi.n	8008788 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800875a:	2b00      	cmp	r3, #0
 800875c:	d01d      	beq.n	800879a <HAL_RCCEx_PeriphCLKConfig+0x48a>
 800875e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008762:	d111      	bne.n	8008788 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	3304      	adds	r3, #4
 8008768:	2101      	movs	r1, #1
 800876a:	4618      	mov	r0, r3
 800876c:	f001 fdf2 	bl	800a354 <RCCEx_PLL2_Config>
 8008770:	4603      	mov	r3, r0
 8008772:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8008774:	e012      	b.n	800879c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	3324      	adds	r3, #36	; 0x24
 800877a:	2101      	movs	r1, #1
 800877c:	4618      	mov	r0, r3
 800877e:	f001 fe9b 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008782:	4603      	mov	r3, r0
 8008784:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8008786:	e009      	b.n	800879c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008788:	2301      	movs	r3, #1
 800878a:	75fb      	strb	r3, [r7, #23]
      break;
 800878c:	e006      	b.n	800879c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800878e:	bf00      	nop
 8008790:	e004      	b.n	800879c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8008792:	bf00      	nop
 8008794:	e002      	b.n	800879c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8008796:	bf00      	nop
 8008798:	e000      	b.n	800879c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800879a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800879c:	7dfb      	ldrb	r3, [r7, #23]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d109      	bne.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80087a2:	4b54      	ldr	r3, [pc, #336]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80087a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087a6:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087ae:	4951      	ldr	r1, [pc, #324]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80087b0:	4313      	orrs	r3, r2
 80087b2:	650b      	str	r3, [r1, #80]	; 0x50
 80087b4:	e001      	b.n	80087ba <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087b6:	7dfb      	ldrb	r3, [r7, #23]
 80087b8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d04b      	beq.n	800885e <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80087cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80087d0:	d02e      	beq.n	8008830 <HAL_RCCEx_PeriphCLKConfig+0x520>
 80087d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80087d6:	d828      	bhi.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80087d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087dc:	d02a      	beq.n	8008834 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80087de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087e2:	d822      	bhi.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80087e4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80087e8:	d026      	beq.n	8008838 <HAL_RCCEx_PeriphCLKConfig+0x528>
 80087ea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80087ee:	d81c      	bhi.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80087f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80087f4:	d010      	beq.n	8008818 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80087f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80087fa:	d816      	bhi.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d01d      	beq.n	800883c <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8008800:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008804:	d111      	bne.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	3304      	adds	r3, #4
 800880a:	2101      	movs	r1, #1
 800880c:	4618      	mov	r0, r3
 800880e:	f001 fda1 	bl	800a354 <RCCEx_PLL2_Config>
 8008812:	4603      	mov	r3, r0
 8008814:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8008816:	e012      	b.n	800883e <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	3324      	adds	r3, #36	; 0x24
 800881c:	2101      	movs	r1, #1
 800881e:	4618      	mov	r0, r3
 8008820:	f001 fe4a 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008824:	4603      	mov	r3, r0
 8008826:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8008828:	e009      	b.n	800883e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800882a:	2301      	movs	r3, #1
 800882c:	75fb      	strb	r3, [r7, #23]
      break;
 800882e:	e006      	b.n	800883e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8008830:	bf00      	nop
 8008832:	e004      	b.n	800883e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8008834:	bf00      	nop
 8008836:	e002      	b.n	800883e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8008838:	bf00      	nop
 800883a:	e000      	b.n	800883e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800883c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800883e:	7dfb      	ldrb	r3, [r7, #23]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d10a      	bne.n	800885a <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008844:	4b2b      	ldr	r3, [pc, #172]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008846:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008848:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008852:	4928      	ldr	r1, [pc, #160]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008854:	4313      	orrs	r3, r2
 8008856:	658b      	str	r3, [r1, #88]	; 0x58
 8008858:	e001      	b.n	800885e <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800885a:	7dfb      	ldrb	r3, [r7, #23]
 800885c:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008866:	2b00      	cmp	r3, #0
 8008868:	d02f      	beq.n	80088ca <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800886e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008872:	d00e      	beq.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8008874:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008878:	d814      	bhi.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800887a:	2b00      	cmp	r3, #0
 800887c:	d015      	beq.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800887e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008882:	d10f      	bne.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008884:	4b1b      	ldr	r3, [pc, #108]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008888:	4a1a      	ldr	r2, [pc, #104]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800888a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800888e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8008890:	e00c      	b.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	3304      	adds	r3, #4
 8008896:	2101      	movs	r1, #1
 8008898:	4618      	mov	r0, r3
 800889a:	f001 fd5b 	bl	800a354 <RCCEx_PLL2_Config>
 800889e:	4603      	mov	r3, r0
 80088a0:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80088a2:	e003      	b.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80088a4:	2301      	movs	r3, #1
 80088a6:	75fb      	strb	r3, [r7, #23]
      break;
 80088a8:	e000      	b.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80088aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80088ac:	7dfb      	ldrb	r3, [r7, #23]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d109      	bne.n	80088c6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80088b2:	4b10      	ldr	r3, [pc, #64]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80088b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088b6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088be:	490d      	ldr	r1, [pc, #52]	; (80088f4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80088c0:	4313      	orrs	r3, r2
 80088c2:	650b      	str	r3, [r1, #80]	; 0x50
 80088c4:	e001      	b.n	80088ca <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088c6:	7dfb      	ldrb	r3, [r7, #23]
 80088c8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d033      	beq.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088da:	2b03      	cmp	r3, #3
 80088dc:	d81c      	bhi.n	8008918 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80088de:	a201      	add	r2, pc, #4	; (adr r2, 80088e4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 80088e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088e4:	0800891f 	.word	0x0800891f
 80088e8:	080088f9 	.word	0x080088f9
 80088ec:	08008907 	.word	0x08008907
 80088f0:	0800891f 	.word	0x0800891f
 80088f4:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80088f8:	4bb8      	ldr	r3, [pc, #736]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80088fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088fc:	4ab7      	ldr	r2, [pc, #732]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80088fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008902:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008904:	e00c      	b.n	8008920 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	3304      	adds	r3, #4
 800890a:	2102      	movs	r1, #2
 800890c:	4618      	mov	r0, r3
 800890e:	f001 fd21 	bl	800a354 <RCCEx_PLL2_Config>
 8008912:	4603      	mov	r3, r0
 8008914:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008916:	e003      	b.n	8008920 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8008918:	2301      	movs	r3, #1
 800891a:	75fb      	strb	r3, [r7, #23]
      break;
 800891c:	e000      	b.n	8008920 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800891e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008920:	7dfb      	ldrb	r3, [r7, #23]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d109      	bne.n	800893a <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008926:	4bad      	ldr	r3, [pc, #692]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800892a:	f023 0203 	bic.w	r2, r3, #3
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008932:	49aa      	ldr	r1, [pc, #680]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008934:	4313      	orrs	r3, r2
 8008936:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008938:	e001      	b.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800893a:	7dfb      	ldrb	r3, [r7, #23]
 800893c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008946:	2b00      	cmp	r3, #0
 8008948:	f000 8086 	beq.w	8008a58 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800894c:	4ba4      	ldr	r3, [pc, #656]	; (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4aa3      	ldr	r2, [pc, #652]	; (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8008952:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008956:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008958:	f7f9 fa72 	bl	8001e40 <HAL_GetTick>
 800895c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800895e:	e009      	b.n	8008974 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008960:	f7f9 fa6e 	bl	8001e40 <HAL_GetTick>
 8008964:	4602      	mov	r2, r0
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	1ad3      	subs	r3, r2, r3
 800896a:	2b64      	cmp	r3, #100	; 0x64
 800896c:	d902      	bls.n	8008974 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800896e:	2303      	movs	r3, #3
 8008970:	75fb      	strb	r3, [r7, #23]
        break;
 8008972:	e005      	b.n	8008980 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008974:	4b9a      	ldr	r3, [pc, #616]	; (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800897c:	2b00      	cmp	r3, #0
 800897e:	d0ef      	beq.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8008980:	7dfb      	ldrb	r3, [r7, #23]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d166      	bne.n	8008a54 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008986:	4b95      	ldr	r3, [pc, #596]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008988:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008990:	4053      	eors	r3, r2
 8008992:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008996:	2b00      	cmp	r3, #0
 8008998:	d013      	beq.n	80089c2 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800899a:	4b90      	ldr	r3, [pc, #576]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800899c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800899e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80089a2:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80089a4:	4b8d      	ldr	r3, [pc, #564]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80089a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089a8:	4a8c      	ldr	r2, [pc, #560]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80089aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80089ae:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80089b0:	4b8a      	ldr	r3, [pc, #552]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80089b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089b4:	4a89      	ldr	r2, [pc, #548]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80089b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80089ba:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80089bc:	4a87      	ldr	r2, [pc, #540]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80089c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089cc:	d115      	bne.n	80089fa <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089ce:	f7f9 fa37 	bl	8001e40 <HAL_GetTick>
 80089d2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80089d4:	e00b      	b.n	80089ee <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80089d6:	f7f9 fa33 	bl	8001e40 <HAL_GetTick>
 80089da:	4602      	mov	r2, r0
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	1ad3      	subs	r3, r2, r3
 80089e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d902      	bls.n	80089ee <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 80089e8:	2303      	movs	r3, #3
 80089ea:	75fb      	strb	r3, [r7, #23]
            break;
 80089ec:	e005      	b.n	80089fa <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80089ee:	4b7b      	ldr	r3, [pc, #492]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80089f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089f2:	f003 0302 	and.w	r3, r3, #2
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d0ed      	beq.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 80089fa:	7dfb      	ldrb	r3, [r7, #23]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d126      	bne.n	8008a4e <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008a06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008a0e:	d10d      	bne.n	8008a2c <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8008a10:	4b72      	ldr	r3, [pc, #456]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008a12:	691b      	ldr	r3, [r3, #16]
 8008a14:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008a1e:	0919      	lsrs	r1, r3, #4
 8008a20:	4b70      	ldr	r3, [pc, #448]	; (8008be4 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8008a22:	400b      	ands	r3, r1
 8008a24:	496d      	ldr	r1, [pc, #436]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008a26:	4313      	orrs	r3, r2
 8008a28:	610b      	str	r3, [r1, #16]
 8008a2a:	e005      	b.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8008a2c:	4b6b      	ldr	r3, [pc, #428]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008a2e:	691b      	ldr	r3, [r3, #16]
 8008a30:	4a6a      	ldr	r2, [pc, #424]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008a32:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008a36:	6113      	str	r3, [r2, #16]
 8008a38:	4b68      	ldr	r3, [pc, #416]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008a3a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008a42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a46:	4965      	ldr	r1, [pc, #404]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	670b      	str	r3, [r1, #112]	; 0x70
 8008a4c:	e004      	b.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008a4e:	7dfb      	ldrb	r3, [r7, #23]
 8008a50:	75bb      	strb	r3, [r7, #22]
 8008a52:	e001      	b.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a54:	7dfb      	ldrb	r3, [r7, #23]
 8008a56:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f003 0301 	and.w	r3, r3, #1
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d07e      	beq.n	8008b62 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008a68:	2b28      	cmp	r3, #40	; 0x28
 8008a6a:	d867      	bhi.n	8008b3c <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8008a6c:	a201      	add	r2, pc, #4	; (adr r2, 8008a74 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8008a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a72:	bf00      	nop
 8008a74:	08008b43 	.word	0x08008b43
 8008a78:	08008b3d 	.word	0x08008b3d
 8008a7c:	08008b3d 	.word	0x08008b3d
 8008a80:	08008b3d 	.word	0x08008b3d
 8008a84:	08008b3d 	.word	0x08008b3d
 8008a88:	08008b3d 	.word	0x08008b3d
 8008a8c:	08008b3d 	.word	0x08008b3d
 8008a90:	08008b3d 	.word	0x08008b3d
 8008a94:	08008b19 	.word	0x08008b19
 8008a98:	08008b3d 	.word	0x08008b3d
 8008a9c:	08008b3d 	.word	0x08008b3d
 8008aa0:	08008b3d 	.word	0x08008b3d
 8008aa4:	08008b3d 	.word	0x08008b3d
 8008aa8:	08008b3d 	.word	0x08008b3d
 8008aac:	08008b3d 	.word	0x08008b3d
 8008ab0:	08008b3d 	.word	0x08008b3d
 8008ab4:	08008b2b 	.word	0x08008b2b
 8008ab8:	08008b3d 	.word	0x08008b3d
 8008abc:	08008b3d 	.word	0x08008b3d
 8008ac0:	08008b3d 	.word	0x08008b3d
 8008ac4:	08008b3d 	.word	0x08008b3d
 8008ac8:	08008b3d 	.word	0x08008b3d
 8008acc:	08008b3d 	.word	0x08008b3d
 8008ad0:	08008b3d 	.word	0x08008b3d
 8008ad4:	08008b43 	.word	0x08008b43
 8008ad8:	08008b3d 	.word	0x08008b3d
 8008adc:	08008b3d 	.word	0x08008b3d
 8008ae0:	08008b3d 	.word	0x08008b3d
 8008ae4:	08008b3d 	.word	0x08008b3d
 8008ae8:	08008b3d 	.word	0x08008b3d
 8008aec:	08008b3d 	.word	0x08008b3d
 8008af0:	08008b3d 	.word	0x08008b3d
 8008af4:	08008b43 	.word	0x08008b43
 8008af8:	08008b3d 	.word	0x08008b3d
 8008afc:	08008b3d 	.word	0x08008b3d
 8008b00:	08008b3d 	.word	0x08008b3d
 8008b04:	08008b3d 	.word	0x08008b3d
 8008b08:	08008b3d 	.word	0x08008b3d
 8008b0c:	08008b3d 	.word	0x08008b3d
 8008b10:	08008b3d 	.word	0x08008b3d
 8008b14:	08008b43 	.word	0x08008b43
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	3304      	adds	r3, #4
 8008b1c:	2101      	movs	r1, #1
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f001 fc18 	bl	800a354 <RCCEx_PLL2_Config>
 8008b24:	4603      	mov	r3, r0
 8008b26:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8008b28:	e00c      	b.n	8008b44 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	3324      	adds	r3, #36	; 0x24
 8008b2e:	2101      	movs	r1, #1
 8008b30:	4618      	mov	r0, r3
 8008b32:	f001 fcc1 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008b36:	4603      	mov	r3, r0
 8008b38:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8008b3a:	e003      	b.n	8008b44 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	75fb      	strb	r3, [r7, #23]
      break;
 8008b40:	e000      	b.n	8008b44 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8008b42:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008b44:	7dfb      	ldrb	r3, [r7, #23]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d109      	bne.n	8008b5e <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008b4a:	4b24      	ldr	r3, [pc, #144]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008b4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b4e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008b56:	4921      	ldr	r1, [pc, #132]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008b58:	4313      	orrs	r3, r2
 8008b5a:	654b      	str	r3, [r1, #84]	; 0x54
 8008b5c:	e001      	b.n	8008b62 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b5e:	7dfb      	ldrb	r3, [r7, #23]
 8008b60:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f003 0302 	and.w	r3, r3, #2
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d03e      	beq.n	8008bec <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b72:	2b05      	cmp	r3, #5
 8008b74:	d820      	bhi.n	8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8008b76:	a201      	add	r2, pc, #4	; (adr r2, 8008b7c <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8008b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b7c:	08008bbf 	.word	0x08008bbf
 8008b80:	08008b95 	.word	0x08008b95
 8008b84:	08008ba7 	.word	0x08008ba7
 8008b88:	08008bbf 	.word	0x08008bbf
 8008b8c:	08008bbf 	.word	0x08008bbf
 8008b90:	08008bbf 	.word	0x08008bbf
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	3304      	adds	r3, #4
 8008b98:	2101      	movs	r1, #1
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f001 fbda 	bl	800a354 <RCCEx_PLL2_Config>
 8008ba0:	4603      	mov	r3, r0
 8008ba2:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8008ba4:	e00c      	b.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	3324      	adds	r3, #36	; 0x24
 8008baa:	2101      	movs	r1, #1
 8008bac:	4618      	mov	r0, r3
 8008bae:	f001 fc83 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8008bb6:	e003      	b.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008bb8:	2301      	movs	r3, #1
 8008bba:	75fb      	strb	r3, [r7, #23]
      break;
 8008bbc:	e000      	b.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8008bbe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008bc0:	7dfb      	ldrb	r3, [r7, #23]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d110      	bne.n	8008be8 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008bc6:	4b05      	ldr	r3, [pc, #20]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bca:	f023 0207 	bic.w	r2, r3, #7
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008bd2:	4902      	ldr	r1, [pc, #8]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008bd4:	4313      	orrs	r3, r2
 8008bd6:	654b      	str	r3, [r1, #84]	; 0x54
 8008bd8:	e008      	b.n	8008bec <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8008bda:	bf00      	nop
 8008bdc:	58024400 	.word	0x58024400
 8008be0:	58024800 	.word	0x58024800
 8008be4:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008be8:	7dfb      	ldrb	r3, [r7, #23]
 8008bea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f003 0304 	and.w	r3, r3, #4
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d039      	beq.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bfe:	2b05      	cmp	r3, #5
 8008c00:	d820      	bhi.n	8008c44 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8008c02:	a201      	add	r2, pc, #4	; (adr r2, 8008c08 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8008c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c08:	08008c4b 	.word	0x08008c4b
 8008c0c:	08008c21 	.word	0x08008c21
 8008c10:	08008c33 	.word	0x08008c33
 8008c14:	08008c4b 	.word	0x08008c4b
 8008c18:	08008c4b 	.word	0x08008c4b
 8008c1c:	08008c4b 	.word	0x08008c4b
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	3304      	adds	r3, #4
 8008c24:	2101      	movs	r1, #1
 8008c26:	4618      	mov	r0, r3
 8008c28:	f001 fb94 	bl	800a354 <RCCEx_PLL2_Config>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008c30:	e00c      	b.n	8008c4c <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	3324      	adds	r3, #36	; 0x24
 8008c36:	2101      	movs	r1, #1
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f001 fc3d 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008c42:	e003      	b.n	8008c4c <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008c44:	2301      	movs	r3, #1
 8008c46:	75fb      	strb	r3, [r7, #23]
      break;
 8008c48:	e000      	b.n	8008c4c <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8008c4a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008c4c:	7dfb      	ldrb	r3, [r7, #23]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d10a      	bne.n	8008c68 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008c52:	4bb7      	ldr	r3, [pc, #732]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c56:	f023 0207 	bic.w	r2, r3, #7
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c60:	49b3      	ldr	r1, [pc, #716]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008c62:	4313      	orrs	r3, r2
 8008c64:	658b      	str	r3, [r1, #88]	; 0x58
 8008c66:	e001      	b.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c68:	7dfb      	ldrb	r3, [r7, #23]
 8008c6a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f003 0320 	and.w	r3, r3, #32
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d04b      	beq.n	8008d10 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008c7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008c82:	d02e      	beq.n	8008ce2 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8008c84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008c88:	d828      	bhi.n	8008cdc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8008c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c8e:	d02a      	beq.n	8008ce6 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8008c90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c94:	d822      	bhi.n	8008cdc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8008c96:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008c9a:	d026      	beq.n	8008cea <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8008c9c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008ca0:	d81c      	bhi.n	8008cdc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8008ca2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008ca6:	d010      	beq.n	8008cca <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8008ca8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008cac:	d816      	bhi.n	8008cdc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d01d      	beq.n	8008cee <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8008cb2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008cb6:	d111      	bne.n	8008cdc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	3304      	adds	r3, #4
 8008cbc:	2100      	movs	r1, #0
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f001 fb48 	bl	800a354 <RCCEx_PLL2_Config>
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008cc8:	e012      	b.n	8008cf0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	3324      	adds	r3, #36	; 0x24
 8008cce:	2102      	movs	r1, #2
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	f001 fbf1 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008cda:	e009      	b.n	8008cf0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008cdc:	2301      	movs	r3, #1
 8008cde:	75fb      	strb	r3, [r7, #23]
      break;
 8008ce0:	e006      	b.n	8008cf0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8008ce2:	bf00      	nop
 8008ce4:	e004      	b.n	8008cf0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8008ce6:	bf00      	nop
 8008ce8:	e002      	b.n	8008cf0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8008cea:	bf00      	nop
 8008cec:	e000      	b.n	8008cf0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8008cee:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008cf0:	7dfb      	ldrb	r3, [r7, #23]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d10a      	bne.n	8008d0c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008cf6:	4b8e      	ldr	r3, [pc, #568]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008cf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cfa:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008d04:	498a      	ldr	r1, [pc, #552]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008d06:	4313      	orrs	r3, r2
 8008d08:	654b      	str	r3, [r1, #84]	; 0x54
 8008d0a:	e001      	b.n	8008d10 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d0c:	7dfb      	ldrb	r3, [r7, #23]
 8008d0e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d04b      	beq.n	8008db4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008d22:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008d26:	d02e      	beq.n	8008d86 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8008d28:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008d2c:	d828      	bhi.n	8008d80 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8008d2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d32:	d02a      	beq.n	8008d8a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8008d34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d38:	d822      	bhi.n	8008d80 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8008d3a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008d3e:	d026      	beq.n	8008d8e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8008d40:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008d44:	d81c      	bhi.n	8008d80 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8008d46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d4a:	d010      	beq.n	8008d6e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8008d4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d50:	d816      	bhi.n	8008d80 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d01d      	beq.n	8008d92 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8008d56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d5a:	d111      	bne.n	8008d80 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	3304      	adds	r3, #4
 8008d60:	2100      	movs	r1, #0
 8008d62:	4618      	mov	r0, r3
 8008d64:	f001 faf6 	bl	800a354 <RCCEx_PLL2_Config>
 8008d68:	4603      	mov	r3, r0
 8008d6a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008d6c:	e012      	b.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	3324      	adds	r3, #36	; 0x24
 8008d72:	2102      	movs	r1, #2
 8008d74:	4618      	mov	r0, r3
 8008d76:	f001 fb9f 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008d7e:	e009      	b.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008d80:	2301      	movs	r3, #1
 8008d82:	75fb      	strb	r3, [r7, #23]
      break;
 8008d84:	e006      	b.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8008d86:	bf00      	nop
 8008d88:	e004      	b.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8008d8a:	bf00      	nop
 8008d8c:	e002      	b.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8008d8e:	bf00      	nop
 8008d90:	e000      	b.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8008d92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008d94:	7dfb      	ldrb	r3, [r7, #23]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d10a      	bne.n	8008db0 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008d9a:	4b65      	ldr	r3, [pc, #404]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008d9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d9e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008da8:	4961      	ldr	r1, [pc, #388]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008daa:	4313      	orrs	r3, r2
 8008dac:	658b      	str	r3, [r1, #88]	; 0x58
 8008dae:	e001      	b.n	8008db4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008db0:	7dfb      	ldrb	r3, [r7, #23]
 8008db2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d04b      	beq.n	8008e58 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008dc6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008dca:	d02e      	beq.n	8008e2a <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8008dcc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008dd0:	d828      	bhi.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8008dd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008dd6:	d02a      	beq.n	8008e2e <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8008dd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ddc:	d822      	bhi.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8008dde:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008de2:	d026      	beq.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8008de4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008de8:	d81c      	bhi.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8008dea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008dee:	d010      	beq.n	8008e12 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8008df0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008df4:	d816      	bhi.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d01d      	beq.n	8008e36 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8008dfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008dfe:	d111      	bne.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	3304      	adds	r3, #4
 8008e04:	2100      	movs	r1, #0
 8008e06:	4618      	mov	r0, r3
 8008e08:	f001 faa4 	bl	800a354 <RCCEx_PLL2_Config>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008e10:	e012      	b.n	8008e38 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	3324      	adds	r3, #36	; 0x24
 8008e16:	2102      	movs	r1, #2
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f001 fb4d 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008e22:	e009      	b.n	8008e38 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008e24:	2301      	movs	r3, #1
 8008e26:	75fb      	strb	r3, [r7, #23]
      break;
 8008e28:	e006      	b.n	8008e38 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8008e2a:	bf00      	nop
 8008e2c:	e004      	b.n	8008e38 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8008e2e:	bf00      	nop
 8008e30:	e002      	b.n	8008e38 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8008e32:	bf00      	nop
 8008e34:	e000      	b.n	8008e38 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8008e36:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008e38:	7dfb      	ldrb	r3, [r7, #23]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d10a      	bne.n	8008e54 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008e3e:	4b3c      	ldr	r3, [pc, #240]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008e4c:	4938      	ldr	r1, [pc, #224]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	658b      	str	r3, [r1, #88]	; 0x58
 8008e52:	e001      	b.n	8008e58 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e54:	7dfb      	ldrb	r3, [r7, #23]
 8008e56:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f003 0308 	and.w	r3, r3, #8
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d01a      	beq.n	8008e9a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008e6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e6e:	d10a      	bne.n	8008e86 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	3324      	adds	r3, #36	; 0x24
 8008e74:	2102      	movs	r1, #2
 8008e76:	4618      	mov	r0, r3
 8008e78:	f001 fb1e 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d001      	beq.n	8008e86 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8008e82:	2301      	movs	r3, #1
 8008e84:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008e86:	4b2a      	ldr	r3, [pc, #168]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008e88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e8a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008e94:	4926      	ldr	r1, [pc, #152]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008e96:	4313      	orrs	r3, r2
 8008e98:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f003 0310 	and.w	r3, r3, #16
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d01a      	beq.n	8008edc <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008eac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008eb0:	d10a      	bne.n	8008ec8 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	3324      	adds	r3, #36	; 0x24
 8008eb6:	2102      	movs	r1, #2
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f001 fafd 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d001      	beq.n	8008ec8 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008ec8:	4b19      	ldr	r3, [pc, #100]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008eca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ecc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008ed6:	4916      	ldr	r1, [pc, #88]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008ed8:	4313      	orrs	r3, r2
 8008eda:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d036      	beq.n	8008f56 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008eee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008ef2:	d01f      	beq.n	8008f34 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8008ef4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008ef8:	d817      	bhi.n	8008f2a <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d003      	beq.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8008efe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f02:	d009      	beq.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8008f04:	e011      	b.n	8008f2a <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	3304      	adds	r3, #4
 8008f0a:	2100      	movs	r1, #0
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	f001 fa21 	bl	800a354 <RCCEx_PLL2_Config>
 8008f12:	4603      	mov	r3, r0
 8008f14:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008f16:	e00e      	b.n	8008f36 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	3324      	adds	r3, #36	; 0x24
 8008f1c:	2102      	movs	r1, #2
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f001 faca 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008f24:	4603      	mov	r3, r0
 8008f26:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008f28:	e005      	b.n	8008f36 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	75fb      	strb	r3, [r7, #23]
      break;
 8008f2e:	e002      	b.n	8008f36 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8008f30:	58024400 	.word	0x58024400
      break;
 8008f34:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008f36:	7dfb      	ldrb	r3, [r7, #23]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d10a      	bne.n	8008f52 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008f3c:	4b93      	ldr	r3, [pc, #588]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008f3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f40:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008f4a:	4990      	ldr	r1, [pc, #576]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008f4c:	4313      	orrs	r3, r2
 8008f4e:	658b      	str	r3, [r1, #88]	; 0x58
 8008f50:	e001      	b.n	8008f56 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f52:	7dfb      	ldrb	r3, [r7, #23]
 8008f54:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d033      	beq.n	8008fca <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f68:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008f6c:	d01c      	beq.n	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8008f6e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008f72:	d816      	bhi.n	8008fa2 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8008f74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f78:	d003      	beq.n	8008f82 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8008f7a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008f7e:	d007      	beq.n	8008f90 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8008f80:	e00f      	b.n	8008fa2 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f82:	4b82      	ldr	r3, [pc, #520]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f86:	4a81      	ldr	r2, [pc, #516]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008f88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008f8c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8008f8e:	e00c      	b.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	3324      	adds	r3, #36	; 0x24
 8008f94:	2101      	movs	r1, #1
 8008f96:	4618      	mov	r0, r3
 8008f98:	f001 fa8e 	bl	800a4b8 <RCCEx_PLL3_Config>
 8008f9c:	4603      	mov	r3, r0
 8008f9e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8008fa0:	e003      	b.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	75fb      	strb	r3, [r7, #23]
      break;
 8008fa6:	e000      	b.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8008fa8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008faa:	7dfb      	ldrb	r3, [r7, #23]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d10a      	bne.n	8008fc6 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008fb0:	4b76      	ldr	r3, [pc, #472]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008fb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fb4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008fbe:	4973      	ldr	r1, [pc, #460]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	654b      	str	r3, [r1, #84]	; 0x54
 8008fc4:	e001      	b.n	8008fca <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fc6:	7dfb      	ldrb	r3, [r7, #23]
 8008fc8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d029      	beq.n	800902a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d003      	beq.n	8008fe6 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8008fde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008fe2:	d007      	beq.n	8008ff4 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8008fe4:	e00f      	b.n	8009006 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008fe6:	4b69      	ldr	r3, [pc, #420]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fea:	4a68      	ldr	r2, [pc, #416]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008fec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008ff0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008ff2:	e00b      	b.n	800900c <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	3304      	adds	r3, #4
 8008ff8:	2102      	movs	r1, #2
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f001 f9aa 	bl	800a354 <RCCEx_PLL2_Config>
 8009000:	4603      	mov	r3, r0
 8009002:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8009004:	e002      	b.n	800900c <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	75fb      	strb	r3, [r7, #23]
      break;
 800900a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800900c:	7dfb      	ldrb	r3, [r7, #23]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d109      	bne.n	8009026 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009012:	4b5e      	ldr	r3, [pc, #376]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009016:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800901e:	495b      	ldr	r1, [pc, #364]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009020:	4313      	orrs	r3, r2
 8009022:	64cb      	str	r3, [r1, #76]	; 0x4c
 8009024:	e001      	b.n	800902a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009026:	7dfb      	ldrb	r3, [r7, #23]
 8009028:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00a      	beq.n	800904c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	3324      	adds	r3, #36	; 0x24
 800903a:	2102      	movs	r1, #2
 800903c:	4618      	mov	r0, r3
 800903e:	f001 fa3b 	bl	800a4b8 <RCCEx_PLL3_Config>
 8009042:	4603      	mov	r3, r0
 8009044:	2b00      	cmp	r3, #0
 8009046:	d001      	beq.n	800904c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8009048:	2301      	movs	r3, #1
 800904a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009054:	2b00      	cmp	r3, #0
 8009056:	d030      	beq.n	80090ba <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800905c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009060:	d017      	beq.n	8009092 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8009062:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009066:	d811      	bhi.n	800908c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8009068:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800906c:	d013      	beq.n	8009096 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800906e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009072:	d80b      	bhi.n	800908c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8009074:	2b00      	cmp	r3, #0
 8009076:	d010      	beq.n	800909a <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8009078:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800907c:	d106      	bne.n	800908c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800907e:	4b43      	ldr	r3, [pc, #268]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009082:	4a42      	ldr	r2, [pc, #264]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009084:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009088:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800908a:	e007      	b.n	800909c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800908c:	2301      	movs	r3, #1
 800908e:	75fb      	strb	r3, [r7, #23]
      break;
 8009090:	e004      	b.n	800909c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8009092:	bf00      	nop
 8009094:	e002      	b.n	800909c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8009096:	bf00      	nop
 8009098:	e000      	b.n	800909c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800909a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800909c:	7dfb      	ldrb	r3, [r7, #23]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d109      	bne.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80090a2:	4b3a      	ldr	r3, [pc, #232]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80090a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090a6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80090ae:	4937      	ldr	r1, [pc, #220]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80090b0:	4313      	orrs	r3, r2
 80090b2:	654b      	str	r3, [r1, #84]	; 0x54
 80090b4:	e001      	b.n	80090ba <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090b6:	7dfb      	ldrb	r3, [r7, #23]
 80090b8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d008      	beq.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80090c6:	4b31      	ldr	r3, [pc, #196]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80090c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090ca:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090d2:	492e      	ldr	r1, [pc, #184]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80090d4:	4313      	orrs	r3, r2
 80090d6:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d009      	beq.n	80090f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80090e4:	4b29      	ldr	r3, [pc, #164]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80090e6:	691b      	ldr	r3, [r3, #16]
 80090e8:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80090f2:	4926      	ldr	r1, [pc, #152]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80090f4:	4313      	orrs	r3, r2
 80090f6:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009100:	2b00      	cmp	r3, #0
 8009102:	d008      	beq.n	8009116 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009104:	4b21      	ldr	r3, [pc, #132]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009106:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009108:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009110:	491e      	ldr	r1, [pc, #120]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009112:	4313      	orrs	r3, r2
 8009114:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800911e:	2b00      	cmp	r3, #0
 8009120:	d00d      	beq.n	800913e <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009122:	4b1a      	ldr	r3, [pc, #104]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009124:	691b      	ldr	r3, [r3, #16]
 8009126:	4a19      	ldr	r2, [pc, #100]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009128:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800912c:	6113      	str	r3, [r2, #16]
 800912e:	4b17      	ldr	r3, [pc, #92]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009130:	691a      	ldr	r2, [r3, #16]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8009138:	4914      	ldr	r1, [pc, #80]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800913a:	4313      	orrs	r3, r2
 800913c:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	2b00      	cmp	r3, #0
 8009144:	da08      	bge.n	8009158 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009146:	4b11      	ldr	r3, [pc, #68]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800914a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009152:	490e      	ldr	r1, [pc, #56]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009154:	4313      	orrs	r3, r2
 8009156:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009160:	2b00      	cmp	r3, #0
 8009162:	d009      	beq.n	8009178 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009164:	4b09      	ldr	r3, [pc, #36]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009168:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009172:	4906      	ldr	r1, [pc, #24]	; (800918c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009174:	4313      	orrs	r3, r2
 8009176:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8009178:	7dbb      	ldrb	r3, [r7, #22]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d101      	bne.n	8009182 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 800917e:	2300      	movs	r3, #0
 8009180:	e000      	b.n	8009184 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8009182:	2301      	movs	r3, #1
}
 8009184:	4618      	mov	r0, r3
 8009186:	3718      	adds	r7, #24
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}
 800918c:	58024400 	.word	0x58024400

08009190 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b090      	sub	sp, #64	; 0x40
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800919e:	f040 8095 	bne.w	80092cc <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 80091a2:	4bae      	ldr	r3, [pc, #696]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80091a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091a6:	f003 0307 	and.w	r3, r3, #7
 80091aa:	633b      	str	r3, [r7, #48]	; 0x30
 80091ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091ae:	2b04      	cmp	r3, #4
 80091b0:	f200 8088 	bhi.w	80092c4 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80091b4:	a201      	add	r2, pc, #4	; (adr r2, 80091bc <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 80091b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091ba:	bf00      	nop
 80091bc:	080091d1 	.word	0x080091d1
 80091c0:	080091f9 	.word	0x080091f9
 80091c4:	08009221 	.word	0x08009221
 80091c8:	080092bd 	.word	0x080092bd
 80091cc:	08009249 	.word	0x08009249

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80091d0:	4ba2      	ldr	r3, [pc, #648]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80091d8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80091dc:	d108      	bne.n	80091f0 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80091de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80091e2:	4618      	mov	r0, r3
 80091e4:	f000 ff64 	bl	800a0b0 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 80091e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091ea:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80091ec:	f000 bc95 	b.w	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80091f0:	2300      	movs	r3, #0
 80091f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80091f4:	f000 bc91 	b.w	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80091f8:	4b98      	ldr	r3, [pc, #608]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009200:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009204:	d108      	bne.n	8009218 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009206:	f107 0318 	add.w	r3, r7, #24
 800920a:	4618      	mov	r0, r3
 800920c:	f000 fca8 	bl	8009b60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009210:	69bb      	ldr	r3, [r7, #24]
 8009212:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009214:	f000 bc81 	b.w	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8009218:	2300      	movs	r3, #0
 800921a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800921c:	f000 bc7d 	b.w	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009220:	4b8e      	ldr	r3, [pc, #568]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009228:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800922c:	d108      	bne.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800922e:	f107 030c 	add.w	r3, r7, #12
 8009232:	4618      	mov	r0, r3
 8009234:	f000 fde8 	bl	8009e08 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800923c:	f000 bc6d 	b.w	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8009240:	2300      	movs	r3, #0
 8009242:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009244:	f000 bc69 	b.w	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009248:	4b84      	ldr	r3, [pc, #528]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800924a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800924c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009250:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009252:	4b82      	ldr	r3, [pc, #520]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f003 0304 	and.w	r3, r3, #4
 800925a:	2b04      	cmp	r3, #4
 800925c:	d10c      	bne.n	8009278 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800925e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009260:	2b00      	cmp	r3, #0
 8009262:	d109      	bne.n	8009278 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009264:	4b7d      	ldr	r3, [pc, #500]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	08db      	lsrs	r3, r3, #3
 800926a:	f003 0303 	and.w	r3, r3, #3
 800926e:	4a7c      	ldr	r2, [pc, #496]	; (8009460 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8009270:	fa22 f303 	lsr.w	r3, r2, r3
 8009274:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009276:	e01f      	b.n	80092b8 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009278:	4b78      	ldr	r3, [pc, #480]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009280:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009284:	d106      	bne.n	8009294 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8009286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009288:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800928c:	d102      	bne.n	8009294 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800928e:	4b75      	ldr	r3, [pc, #468]	; (8009464 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8009290:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009292:	e011      	b.n	80092b8 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009294:	4b71      	ldr	r3, [pc, #452]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800929c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80092a0:	d106      	bne.n	80092b0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 80092a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80092a8:	d102      	bne.n	80092b0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80092aa:	4b6f      	ldr	r3, [pc, #444]	; (8009468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 80092ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80092ae:	e003      	b.n	80092b8 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80092b0:	2300      	movs	r3, #0
 80092b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80092b4:	f000 bc31 	b.w	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80092b8:	f000 bc2f 	b.w	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80092bc:	4b6b      	ldr	r3, [pc, #428]	; (800946c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80092be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80092c0:	f000 bc2b 	b.w	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 80092c4:	2300      	movs	r3, #0
 80092c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80092c8:	f000 bc27 	b.w	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80092d2:	f040 8095 	bne.w	8009400 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 80092d6:	4b61      	ldr	r3, [pc, #388]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80092d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092da:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 80092de:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80092e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80092e6:	d04d      	beq.n	8009384 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 80092e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80092ee:	f200 8084 	bhi.w	80093fa <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 80092f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f4:	2bc0      	cmp	r3, #192	; 0xc0
 80092f6:	d07d      	beq.n	80093f4 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 80092f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092fa:	2bc0      	cmp	r3, #192	; 0xc0
 80092fc:	d87d      	bhi.n	80093fa <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 80092fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009300:	2b80      	cmp	r3, #128	; 0x80
 8009302:	d02d      	beq.n	8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8009304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009306:	2b80      	cmp	r3, #128	; 0x80
 8009308:	d877      	bhi.n	80093fa <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800930a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800930c:	2b00      	cmp	r3, #0
 800930e:	d003      	beq.n	8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8009310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009312:	2b40      	cmp	r3, #64	; 0x40
 8009314:	d012      	beq.n	800933c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009316:	e070      	b.n	80093fa <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009318:	4b50      	ldr	r3, [pc, #320]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009320:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009324:	d107      	bne.n	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009326:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800932a:	4618      	mov	r0, r3
 800932c:	f000 fec0 	bl	800a0b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009332:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009334:	e3f1      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8009336:	2300      	movs	r3, #0
 8009338:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800933a:	e3ee      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800933c:	4b47      	ldr	r3, [pc, #284]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009344:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009348:	d107      	bne.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800934a:	f107 0318 	add.w	r3, r7, #24
 800934e:	4618      	mov	r0, r3
 8009350:	f000 fc06 	bl	8009b60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009354:	69bb      	ldr	r3, [r7, #24]
 8009356:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009358:	e3df      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800935a:	2300      	movs	r3, #0
 800935c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800935e:	e3dc      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009360:	4b3e      	ldr	r3, [pc, #248]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009368:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800936c:	d107      	bne.n	800937e <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800936e:	f107 030c 	add.w	r3, r7, #12
 8009372:	4618      	mov	r0, r3
 8009374:	f000 fd48 	bl	8009e08 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800937c:	e3cd      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800937e:	2300      	movs	r3, #0
 8009380:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009382:	e3ca      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009384:	4b35      	ldr	r3, [pc, #212]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8009386:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009388:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800938c:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800938e:	4b33      	ldr	r3, [pc, #204]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f003 0304 	and.w	r3, r3, #4
 8009396:	2b04      	cmp	r3, #4
 8009398:	d10c      	bne.n	80093b4 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 800939a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800939c:	2b00      	cmp	r3, #0
 800939e:	d109      	bne.n	80093b4 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80093a0:	4b2e      	ldr	r3, [pc, #184]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	08db      	lsrs	r3, r3, #3
 80093a6:	f003 0303 	and.w	r3, r3, #3
 80093aa:	4a2d      	ldr	r2, [pc, #180]	; (8009460 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 80093ac:	fa22 f303 	lsr.w	r3, r2, r3
 80093b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093b2:	e01e      	b.n	80093f2 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80093b4:	4b29      	ldr	r3, [pc, #164]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093c0:	d106      	bne.n	80093d0 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 80093c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80093c8:	d102      	bne.n	80093d0 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80093ca:	4b26      	ldr	r3, [pc, #152]	; (8009464 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80093cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093ce:	e010      	b.n	80093f2 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80093d0:	4b22      	ldr	r3, [pc, #136]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80093d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80093dc:	d106      	bne.n	80093ec <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 80093de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80093e4:	d102      	bne.n	80093ec <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80093e6:	4b20      	ldr	r3, [pc, #128]	; (8009468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 80093e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093ea:	e002      	b.n	80093f2 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80093ec:	2300      	movs	r3, #0
 80093ee:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80093f0:	e393      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80093f2:	e392      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80093f4:	4b1d      	ldr	r3, [pc, #116]	; (800946c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80093f6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80093f8:	e38f      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 80093fa:	2300      	movs	r3, #0
 80093fc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80093fe:	e38c      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009406:	f040 80a7 	bne.w	8009558 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 800940a:	4b14      	ldr	r3, [pc, #80]	; (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800940c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800940e:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8009412:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8009414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009416:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800941a:	d05f      	beq.n	80094dc <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800941c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800941e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009422:	f200 8096 	bhi.w	8009552 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8009426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009428:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800942c:	f000 808e 	beq.w	800954c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8009430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009432:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009436:	f200 808c 	bhi.w	8009552 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800943a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800943c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009440:	d03a      	beq.n	80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8009442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009444:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009448:	f200 8083 	bhi.w	8009552 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800944c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800944e:	2b00      	cmp	r3, #0
 8009450:	d00e      	beq.n	8009470 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 8009452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009454:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009458:	d01c      	beq.n	8009494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 800945a:	e07a      	b.n	8009552 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800945c:	58024400 	.word	0x58024400
 8009460:	03d09000 	.word	0x03d09000
 8009464:	003d0900 	.word	0x003d0900
 8009468:	00989680 	.word	0x00989680
 800946c:	00bb8000 	.word	0x00bb8000
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009470:	4baa      	ldr	r3, [pc, #680]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009478:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800947c:	d107      	bne.n	800948e <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800947e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009482:	4618      	mov	r0, r3
 8009484:	f000 fe14 	bl	800a0b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800948a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800948c:	e345      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800948e:	2300      	movs	r3, #0
 8009490:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009492:	e342      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009494:	4ba1      	ldr	r3, [pc, #644]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800949c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80094a0:	d107      	bne.n	80094b2 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094a2:	f107 0318 	add.w	r3, r7, #24
 80094a6:	4618      	mov	r0, r3
 80094a8:	f000 fb5a 	bl	8009b60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80094ac:	69bb      	ldr	r3, [r7, #24]
 80094ae:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80094b0:	e333      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80094b2:	2300      	movs	r3, #0
 80094b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80094b6:	e330      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80094b8:	4b98      	ldr	r3, [pc, #608]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80094c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80094c4:	d107      	bne.n	80094d6 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80094c6:	f107 030c 	add.w	r3, r7, #12
 80094ca:	4618      	mov	r0, r3
 80094cc:	f000 fc9c 	bl	8009e08 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80094d4:	e321      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80094d6:	2300      	movs	r3, #0
 80094d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80094da:	e31e      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80094dc:	4b8f      	ldr	r3, [pc, #572]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80094de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80094e4:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80094e6:	4b8d      	ldr	r3, [pc, #564]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f003 0304 	and.w	r3, r3, #4
 80094ee:	2b04      	cmp	r3, #4
 80094f0:	d10c      	bne.n	800950c <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 80094f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d109      	bne.n	800950c <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80094f8:	4b88      	ldr	r3, [pc, #544]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	08db      	lsrs	r3, r3, #3
 80094fe:	f003 0303 	and.w	r3, r3, #3
 8009502:	4a87      	ldr	r2, [pc, #540]	; (8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009504:	fa22 f303 	lsr.w	r3, r2, r3
 8009508:	63fb      	str	r3, [r7, #60]	; 0x3c
 800950a:	e01e      	b.n	800954a <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800950c:	4b83      	ldr	r3, [pc, #524]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009514:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009518:	d106      	bne.n	8009528 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
 800951a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800951c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009520:	d102      	bne.n	8009528 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8009522:	4b80      	ldr	r3, [pc, #512]	; (8009724 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8009524:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009526:	e010      	b.n	800954a <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009528:	4b7c      	ldr	r3, [pc, #496]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009530:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009534:	d106      	bne.n	8009544 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 8009536:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009538:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800953c:	d102      	bne.n	8009544 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800953e:	4b7a      	ldr	r3, [pc, #488]	; (8009728 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8009540:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009542:	e002      	b.n	800954a <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8009544:	2300      	movs	r3, #0
 8009546:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8009548:	e2e7      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800954a:	e2e6      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800954c:	4b77      	ldr	r3, [pc, #476]	; (800972c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800954e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009550:	e2e3      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8009552:	2300      	movs	r3, #0
 8009554:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009556:	e2e0      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800955e:	f040 809c 	bne.w	800969a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8009562:	4b6e      	ldr	r3, [pc, #440]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8009564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009566:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800956a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800956c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800956e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009572:	d054      	beq.n	800961e <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8009574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009576:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800957a:	f200 808b 	bhi.w	8009694 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 800957e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009580:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009584:	f000 8083 	beq.w	800968e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8009588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800958a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800958e:	f200 8081 	bhi.w	8009694 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8009592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009594:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009598:	d02f      	beq.n	80095fa <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 800959a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800959c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80095a0:	d878      	bhi.n	8009694 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 80095a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d004      	beq.n	80095b2 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 80095a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80095ae:	d012      	beq.n	80095d6 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 80095b0:	e070      	b.n	8009694 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80095b2:	4b5a      	ldr	r3, [pc, #360]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80095ba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80095be:	d107      	bne.n	80095d0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80095c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80095c4:	4618      	mov	r0, r3
 80095c6:	f000 fd73 	bl	800a0b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80095ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095cc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80095ce:	e2a4      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80095d0:	2300      	movs	r3, #0
 80095d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80095d4:	e2a1      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80095d6:	4b51      	ldr	r3, [pc, #324]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80095de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80095e2:	d107      	bne.n	80095f4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80095e4:	f107 0318 	add.w	r3, r7, #24
 80095e8:	4618      	mov	r0, r3
 80095ea:	f000 fab9 	bl	8009b60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80095ee:	69bb      	ldr	r3, [r7, #24]
 80095f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 80095f2:	e292      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80095f4:	2300      	movs	r3, #0
 80095f6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80095f8:	e28f      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80095fa:	4b48      	ldr	r3, [pc, #288]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009602:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009606:	d107      	bne.n	8009618 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009608:	f107 030c 	add.w	r3, r7, #12
 800960c:	4618      	mov	r0, r3
 800960e:	f000 fbfb 	bl	8009e08 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009616:	e280      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8009618:	2300      	movs	r3, #0
 800961a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800961c:	e27d      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800961e:	4b3f      	ldr	r3, [pc, #252]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8009620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009622:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009626:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009628:	4b3c      	ldr	r3, [pc, #240]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f003 0304 	and.w	r3, r3, #4
 8009630:	2b04      	cmp	r3, #4
 8009632:	d10c      	bne.n	800964e <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8009634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009636:	2b00      	cmp	r3, #0
 8009638:	d109      	bne.n	800964e <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800963a:	4b38      	ldr	r3, [pc, #224]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	08db      	lsrs	r3, r3, #3
 8009640:	f003 0303 	and.w	r3, r3, #3
 8009644:	4a36      	ldr	r2, [pc, #216]	; (8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009646:	fa22 f303 	lsr.w	r3, r2, r3
 800964a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800964c:	e01e      	b.n	800968c <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800964e:	4b33      	ldr	r3, [pc, #204]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009656:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800965a:	d106      	bne.n	800966a <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 800965c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800965e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009662:	d102      	bne.n	800966a <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8009664:	4b2f      	ldr	r3, [pc, #188]	; (8009724 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8009666:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009668:	e010      	b.n	800968c <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800966a:	4b2c      	ldr	r3, [pc, #176]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009672:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009676:	d106      	bne.n	8009686 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8009678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800967a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800967e:	d102      	bne.n	8009686 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8009680:	4b29      	ldr	r3, [pc, #164]	; (8009728 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8009682:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009684:	e002      	b.n	800968c <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8009686:	2300      	movs	r3, #0
 8009688:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800968a:	e246      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800968c:	e245      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800968e:	4b27      	ldr	r3, [pc, #156]	; (800972c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8009690:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009692:	e242      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8009694:	2300      	movs	r3, #0
 8009696:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009698:	e23f      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096a0:	f040 80a8 	bne.w	80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 80096a4:	4b1d      	ldr	r3, [pc, #116]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80096a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096a8:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80096ac:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80096ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80096b4:	d060      	beq.n	8009778 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 80096b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80096bc:	f200 8097 	bhi.w	80097ee <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 80096c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096c2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80096c6:	f000 808f 	beq.w	80097e8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80096ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096cc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80096d0:	f200 808d 	bhi.w	80097ee <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 80096d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80096da:	d03b      	beq.n	8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
 80096dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80096e2:	f200 8084 	bhi.w	80097ee <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 80096e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d004      	beq.n	80096f6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 80096ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096f2:	d01d      	beq.n	8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 80096f4:	e07b      	b.n	80097ee <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80096f6:	4b09      	ldr	r3, [pc, #36]	; (800971c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80096fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009702:	d107      	bne.n	8009714 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009704:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009708:	4618      	mov	r0, r3
 800970a:	f000 fcd1 	bl	800a0b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800970e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009710:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009712:	e202      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8009714:	2300      	movs	r3, #0
 8009716:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009718:	e1ff      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800971a:	bf00      	nop
 800971c:	58024400 	.word	0x58024400
 8009720:	03d09000 	.word	0x03d09000
 8009724:	003d0900 	.word	0x003d0900
 8009728:	00989680 	.word	0x00989680
 800972c:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009730:	4ba3      	ldr	r3, [pc, #652]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009738:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800973c:	d107      	bne.n	800974e <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800973e:	f107 0318 	add.w	r3, r7, #24
 8009742:	4618      	mov	r0, r3
 8009744:	f000 fa0c 	bl	8009b60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009748:	69bb      	ldr	r3, [r7, #24]
 800974a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800974c:	e1e5      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800974e:	2300      	movs	r3, #0
 8009750:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009752:	e1e2      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009754:	4b9a      	ldr	r3, [pc, #616]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800975c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009760:	d107      	bne.n	8009772 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009762:	f107 030c 	add.w	r3, r7, #12
 8009766:	4618      	mov	r0, r3
 8009768:	f000 fb4e 	bl	8009e08 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009770:	e1d3      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8009772:	2300      	movs	r3, #0
 8009774:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009776:	e1d0      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009778:	4b91      	ldr	r3, [pc, #580]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800977a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800977c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009780:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009782:	4b8f      	ldr	r3, [pc, #572]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	f003 0304 	and.w	r3, r3, #4
 800978a:	2b04      	cmp	r3, #4
 800978c:	d10c      	bne.n	80097a8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 800978e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009790:	2b00      	cmp	r3, #0
 8009792:	d109      	bne.n	80097a8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009794:	4b8a      	ldr	r3, [pc, #552]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	08db      	lsrs	r3, r3, #3
 800979a:	f003 0303 	and.w	r3, r3, #3
 800979e:	4a89      	ldr	r2, [pc, #548]	; (80099c4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80097a0:	fa22 f303 	lsr.w	r3, r2, r3
 80097a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80097a6:	e01e      	b.n	80097e6 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80097a8:	4b85      	ldr	r3, [pc, #532]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80097b4:	d106      	bne.n	80097c4 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
 80097b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80097bc:	d102      	bne.n	80097c4 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80097be:	4b82      	ldr	r3, [pc, #520]	; (80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80097c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80097c2:	e010      	b.n	80097e6 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80097c4:	4b7e      	ldr	r3, [pc, #504]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80097cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80097d0:	d106      	bne.n	80097e0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80097d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80097d8:	d102      	bne.n	80097e0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80097da:	4b7c      	ldr	r3, [pc, #496]	; (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80097dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80097de:	e002      	b.n	80097e6 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80097e0:	2300      	movs	r3, #0
 80097e2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80097e4:	e199      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80097e6:	e198      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80097e8:	4b79      	ldr	r3, [pc, #484]	; (80099d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80097ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80097ec:	e195      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 80097ee:	2300      	movs	r3, #0
 80097f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80097f2:	e192      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80097fa:	d173      	bne.n	80098e4 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 80097fc:	4b70      	ldr	r3, [pc, #448]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80097fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009800:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009804:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8009806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009808:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800980c:	d02f      	beq.n	800986e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 800980e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009810:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009814:	d863      	bhi.n	80098de <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 8009816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009818:	2b00      	cmp	r3, #0
 800981a:	d004      	beq.n	8009826 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 800981c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800981e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009822:	d012      	beq.n	800984a <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
 8009824:	e05b      	b.n	80098de <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009826:	4b66      	ldr	r3, [pc, #408]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800982e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009832:	d107      	bne.n	8009844 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009834:	f107 0318 	add.w	r3, r7, #24
 8009838:	4618      	mov	r0, r3
 800983a:	f000 f991 	bl	8009b60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800983e:	69bb      	ldr	r3, [r7, #24]
 8009840:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009842:	e16a      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8009844:	2300      	movs	r3, #0
 8009846:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009848:	e167      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800984a:	4b5d      	ldr	r3, [pc, #372]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009852:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009856:	d107      	bne.n	8009868 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009858:	f107 030c 	add.w	r3, r7, #12
 800985c:	4618      	mov	r0, r3
 800985e:	f000 fad3 	bl	8009e08 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009862:	697b      	ldr	r3, [r7, #20]
 8009864:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009866:	e158      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8009868:	2300      	movs	r3, #0
 800986a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800986c:	e155      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800986e:	4b54      	ldr	r3, [pc, #336]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8009870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009872:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009876:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009878:	4b51      	ldr	r3, [pc, #324]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f003 0304 	and.w	r3, r3, #4
 8009880:	2b04      	cmp	r3, #4
 8009882:	d10c      	bne.n	800989e <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
 8009884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009886:	2b00      	cmp	r3, #0
 8009888:	d109      	bne.n	800989e <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800988a:	4b4d      	ldr	r3, [pc, #308]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	08db      	lsrs	r3, r3, #3
 8009890:	f003 0303 	and.w	r3, r3, #3
 8009894:	4a4b      	ldr	r2, [pc, #300]	; (80099c4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8009896:	fa22 f303 	lsr.w	r3, r2, r3
 800989a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800989c:	e01e      	b.n	80098dc <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800989e:	4b48      	ldr	r3, [pc, #288]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098aa:	d106      	bne.n	80098ba <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 80098ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80098b2:	d102      	bne.n	80098ba <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80098b4:	4b44      	ldr	r3, [pc, #272]	; (80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80098b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80098b8:	e010      	b.n	80098dc <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80098ba:	4b41      	ldr	r3, [pc, #260]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80098c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80098c6:	d106      	bne.n	80098d6 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 80098c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80098ce:	d102      	bne.n	80098d6 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80098d0:	4b3e      	ldr	r3, [pc, #248]	; (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80098d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80098d4:	e002      	b.n	80098dc <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80098d6:	2300      	movs	r3, #0
 80098d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80098da:	e11e      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80098dc:	e11d      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 80098de:	2300      	movs	r3, #0
 80098e0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80098e2:	e11a      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80098ea:	d133      	bne.n	8009954 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 80098ec:	4b34      	ldr	r3, [pc, #208]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80098ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80098f4:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80098f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d004      	beq.n	8009906 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 80098fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009902:	d012      	beq.n	800992a <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 8009904:	e023      	b.n	800994e <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009906:	4b2e      	ldr	r3, [pc, #184]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800990e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009912:	d107      	bne.n	8009924 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009914:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009918:	4618      	mov	r0, r3
 800991a:	f000 fbc9 	bl	800a0b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800991e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009920:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009922:	e0fa      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009924:	2300      	movs	r3, #0
 8009926:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009928:	e0f7      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800992a:	4b25      	ldr	r3, [pc, #148]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009932:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009936:	d107      	bne.n	8009948 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009938:	f107 0318 	add.w	r3, r7, #24
 800993c:	4618      	mov	r0, r3
 800993e:	f000 f90f 	bl	8009b60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009942:	6a3b      	ldr	r3, [r7, #32]
 8009944:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009946:	e0e8      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009948:	2300      	movs	r3, #0
 800994a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800994c:	e0e5      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 800994e:	2300      	movs	r3, #0
 8009950:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009952:	e0e2      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800995a:	f040 808f 	bne.w	8009a7c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800995e:	4b18      	ldr	r3, [pc, #96]	; (80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8009960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009962:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8009966:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8009968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800996a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800996e:	d075      	beq.n	8009a5c <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 8009970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009972:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009976:	d87e      	bhi.n	8009a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8009978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800997a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800997e:	d060      	beq.n	8009a42 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8009980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009982:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009986:	d876      	bhi.n	8009a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8009988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800998a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800998e:	d045      	beq.n	8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 8009990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009992:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009996:	d86e      	bhi.n	8009a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8009998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800999a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800999e:	d02b      	beq.n	80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x868>
 80099a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80099a6:	d866      	bhi.n	8009a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80099a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d004      	beq.n	80099b8 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 80099ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80099b4:	d00e      	beq.n	80099d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 80099b6:	e05e      	b.n	8009a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80099b8:	f000 f8bc 	bl	8009b34 <HAL_RCCEx_GetD3PCLK1Freq>
 80099bc:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 80099be:	e0ac      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80099c0:	58024400 	.word	0x58024400
 80099c4:	03d09000 	.word	0x03d09000
 80099c8:	003d0900 	.word	0x003d0900
 80099cc:	00989680 	.word	0x00989680
 80099d0:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80099d4:	4b53      	ldr	r3, [pc, #332]	; (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80099dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80099e0:	d107      	bne.n	80099f2 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80099e2:	f107 0318 	add.w	r3, r7, #24
 80099e6:	4618      	mov	r0, r3
 80099e8:	f000 f8ba 	bl	8009b60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80099ec:	69fb      	ldr	r3, [r7, #28]
 80099ee:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80099f0:	e093      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80099f2:	2300      	movs	r3, #0
 80099f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80099f6:	e090      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80099f8:	4b4a      	ldr	r3, [pc, #296]	; (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009a00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009a04:	d107      	bne.n	8009a16 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a06:	f107 030c 	add.w	r3, r7, #12
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	f000 f9fc 	bl	8009e08 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009a10:	693b      	ldr	r3, [r7, #16]
 8009a12:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009a14:	e081      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009a16:	2300      	movs	r3, #0
 8009a18:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009a1a:	e07e      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009a1c:	4b41      	ldr	r3, [pc, #260]	; (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f003 0304 	and.w	r3, r3, #4
 8009a24:	2b04      	cmp	r3, #4
 8009a26:	d109      	bne.n	8009a3c <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009a28:	4b3e      	ldr	r3, [pc, #248]	; (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	08db      	lsrs	r3, r3, #3
 8009a2e:	f003 0303 	and.w	r3, r3, #3
 8009a32:	4a3d      	ldr	r2, [pc, #244]	; (8009b28 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8009a34:	fa22 f303 	lsr.w	r3, r2, r3
 8009a38:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009a3a:	e06e      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009a40:	e06b      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009a42:	4b38      	ldr	r3, [pc, #224]	; (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a4e:	d102      	bne.n	8009a56 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
         {
          frequency = CSI_VALUE;
 8009a50:	4b36      	ldr	r3, [pc, #216]	; (8009b2c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8009a52:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009a54:	e061      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8009a56:	2300      	movs	r3, #0
 8009a58:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009a5a:	e05e      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009a5c:	4b31      	ldr	r3, [pc, #196]	; (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a64:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009a68:	d102      	bne.n	8009a70 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
         {
          frequency = HSE_VALUE;
 8009a6a:	4b31      	ldr	r3, [pc, #196]	; (8009b30 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8009a6c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009a6e:	e054      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009a70:	2300      	movs	r3, #0
 8009a72:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009a74:	e051      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8009a76:	2300      	movs	r3, #0
 8009a78:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009a7a:	e04e      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a82:	d148      	bne.n	8009b16 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8009a84:	4b27      	ldr	r3, [pc, #156]	; (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009a86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a88:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009a8c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8009a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009a94:	d02a      	beq.n	8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8009a96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009a9c:	d838      	bhi.n	8009b10 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8009a9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d004      	beq.n	8009aae <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8009aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aa6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009aaa:	d00d      	beq.n	8009ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8009aac:	e030      	b.n	8009b10 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009aae:	4b1d      	ldr	r3, [pc, #116]	; (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ab6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009aba:	d102      	bne.n	8009ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
         {
          frequency = HSE_VALUE;
 8009abc:	4b1c      	ldr	r3, [pc, #112]	; (8009b30 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8009abe:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009ac0:	e02b      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009ac6:	e028      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009ac8:	4b16      	ldr	r3, [pc, #88]	; (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ad0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009ad4:	d107      	bne.n	8009ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009ad6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009ada:	4618      	mov	r0, r3
 8009adc:	f000 fae8 	bl	800a0b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009ae4:	e019      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009aea:	e016      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009aec:	4b0d      	ldr	r3, [pc, #52]	; (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009af4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009af8:	d107      	bne.n	8009b0a <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009afa:	f107 0318 	add.w	r3, r7, #24
 8009afe:	4618      	mov	r0, r3
 8009b00:	f000 f82e 	bl	8009b60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009b04:	69fb      	ldr	r3, [r7, #28]
 8009b06:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009b08:	e007      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009b0e:	e004      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8009b10:	2300      	movs	r3, #0
 8009b12:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009b14:	e001      	b.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else
    {
      frequency = 0;
 8009b16:	2300      	movs	r3, #0
 8009b18:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8009b1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3740      	adds	r7, #64	; 0x40
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}
 8009b24:	58024400 	.word	0x58024400
 8009b28:	03d09000 	.word	0x03d09000
 8009b2c:	003d0900 	.word	0x003d0900
 8009b30:	00989680 	.word	0x00989680

08009b34 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009b38:	f7fe fbba 	bl	80082b0 <HAL_RCC_GetHCLKFreq>
 8009b3c:	4602      	mov	r2, r0
 8009b3e:	4b06      	ldr	r3, [pc, #24]	; (8009b58 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009b40:	6a1b      	ldr	r3, [r3, #32]
 8009b42:	091b      	lsrs	r3, r3, #4
 8009b44:	f003 0307 	and.w	r3, r3, #7
 8009b48:	4904      	ldr	r1, [pc, #16]	; (8009b5c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009b4a:	5ccb      	ldrb	r3, [r1, r3]
 8009b4c:	f003 031f 	and.w	r3, r3, #31
 8009b50:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	bd80      	pop	{r7, pc}
 8009b58:	58024400 	.word	0x58024400
 8009b5c:	080116b4 	.word	0x080116b4

08009b60 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8009b60:	b480      	push	{r7}
 8009b62:	b089      	sub	sp, #36	; 0x24
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009b68:	4ba1      	ldr	r3, [pc, #644]	; (8009df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b6c:	f003 0303 	and.w	r3, r3, #3
 8009b70:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8009b72:	4b9f      	ldr	r3, [pc, #636]	; (8009df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b76:	0b1b      	lsrs	r3, r3, #12
 8009b78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009b7c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009b7e:	4b9c      	ldr	r3, [pc, #624]	; (8009df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b82:	091b      	lsrs	r3, r3, #4
 8009b84:	f003 0301 	and.w	r3, r3, #1
 8009b88:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009b8a:	4b99      	ldr	r3, [pc, #612]	; (8009df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b8e:	08db      	lsrs	r3, r3, #3
 8009b90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009b94:	693a      	ldr	r2, [r7, #16]
 8009b96:	fb02 f303 	mul.w	r3, r2, r3
 8009b9a:	ee07 3a90 	vmov	s15, r3
 8009b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ba2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009ba6:	697b      	ldr	r3, [r7, #20]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	f000 8111 	beq.w	8009dd0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009bae:	69bb      	ldr	r3, [r7, #24]
 8009bb0:	2b02      	cmp	r3, #2
 8009bb2:	f000 8083 	beq.w	8009cbc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009bb6:	69bb      	ldr	r3, [r7, #24]
 8009bb8:	2b02      	cmp	r3, #2
 8009bba:	f200 80a1 	bhi.w	8009d00 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009bbe:	69bb      	ldr	r3, [r7, #24]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d003      	beq.n	8009bcc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009bc4:	69bb      	ldr	r3, [r7, #24]
 8009bc6:	2b01      	cmp	r3, #1
 8009bc8:	d056      	beq.n	8009c78 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009bca:	e099      	b.n	8009d00 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009bcc:	4b88      	ldr	r3, [pc, #544]	; (8009df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f003 0320 	and.w	r3, r3, #32
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d02d      	beq.n	8009c34 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009bd8:	4b85      	ldr	r3, [pc, #532]	; (8009df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	08db      	lsrs	r3, r3, #3
 8009bde:	f003 0303 	and.w	r3, r3, #3
 8009be2:	4a84      	ldr	r2, [pc, #528]	; (8009df4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009be4:	fa22 f303 	lsr.w	r3, r2, r3
 8009be8:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	ee07 3a90 	vmov	s15, r3
 8009bf0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bf4:	697b      	ldr	r3, [r7, #20]
 8009bf6:	ee07 3a90 	vmov	s15, r3
 8009bfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c02:	4b7b      	ldr	r3, [pc, #492]	; (8009df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c0a:	ee07 3a90 	vmov	s15, r3
 8009c0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c12:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c16:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009c1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009c26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c2e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8009c32:	e087      	b.n	8009d44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009c34:	697b      	ldr	r3, [r7, #20]
 8009c36:	ee07 3a90 	vmov	s15, r3
 8009c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c3e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009dfc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009c42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c46:	4b6a      	ldr	r3, [pc, #424]	; (8009df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c4e:	ee07 3a90 	vmov	s15, r3
 8009c52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c56:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c5a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009c5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009c6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c72:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009c76:	e065      	b.n	8009d44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009c78:	697b      	ldr	r3, [r7, #20]
 8009c7a:	ee07 3a90 	vmov	s15, r3
 8009c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c82:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009e00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009c86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c8a:	4b59      	ldr	r3, [pc, #356]	; (8009df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c92:	ee07 3a90 	vmov	s15, r3
 8009c96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c9e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009ca2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ca6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009caa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009cae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cb6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009cba:	e043      	b.n	8009d44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009cbc:	697b      	ldr	r3, [r7, #20]
 8009cbe:	ee07 3a90 	vmov	s15, r3
 8009cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cc6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009e04 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009cca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009cce:	4b48      	ldr	r3, [pc, #288]	; (8009df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009cd6:	ee07 3a90 	vmov	s15, r3
 8009cda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009cde:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ce2:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009ce6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009cea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009cee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009cf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cfa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009cfe:	e021      	b.n	8009d44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009d00:	697b      	ldr	r3, [r7, #20]
 8009d02:	ee07 3a90 	vmov	s15, r3
 8009d06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d0a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009e00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009d0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d12:	4b37      	ldr	r3, [pc, #220]	; (8009df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d1a:	ee07 3a90 	vmov	s15, r3
 8009d1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d22:	ed97 6a03 	vldr	s12, [r7, #12]
 8009d26:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009d2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009d2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009d32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009d36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009d3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009d3e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009d42:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009d44:	4b2a      	ldr	r3, [pc, #168]	; (8009df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d48:	0a5b      	lsrs	r3, r3, #9
 8009d4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009d4e:	ee07 3a90 	vmov	s15, r3
 8009d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d56:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009d5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009d5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d6a:	ee17 2a90 	vmov	r2, s15
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8009d72:	4b1f      	ldr	r3, [pc, #124]	; (8009df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d76:	0c1b      	lsrs	r3, r3, #16
 8009d78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009d7c:	ee07 3a90 	vmov	s15, r3
 8009d80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d84:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009d88:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009d8c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d98:	ee17 2a90 	vmov	r2, s15
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009da0:	4b13      	ldr	r3, [pc, #76]	; (8009df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009da4:	0e1b      	lsrs	r3, r3, #24
 8009da6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009daa:	ee07 3a90 	vmov	s15, r3
 8009dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009db2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009db6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009dba:	edd7 6a07 	vldr	s13, [r7, #28]
 8009dbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009dc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009dc6:	ee17 2a90 	vmov	r2, s15
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009dce:	e008      	b.n	8009de2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2200      	movs	r2, #0
 8009de0:	609a      	str	r2, [r3, #8]
}
 8009de2:	bf00      	nop
 8009de4:	3724      	adds	r7, #36	; 0x24
 8009de6:	46bd      	mov	sp, r7
 8009de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dec:	4770      	bx	lr
 8009dee:	bf00      	nop
 8009df0:	58024400 	.word	0x58024400
 8009df4:	03d09000 	.word	0x03d09000
 8009df8:	46000000 	.word	0x46000000
 8009dfc:	4c742400 	.word	0x4c742400
 8009e00:	4a742400 	.word	0x4a742400
 8009e04:	4b189680 	.word	0x4b189680

08009e08 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8009e08:	b480      	push	{r7}
 8009e0a:	b089      	sub	sp, #36	; 0x24
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009e10:	4ba1      	ldr	r3, [pc, #644]	; (800a098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e14:	f003 0303 	and.w	r3, r3, #3
 8009e18:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8009e1a:	4b9f      	ldr	r3, [pc, #636]	; (800a098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e1e:	0d1b      	lsrs	r3, r3, #20
 8009e20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009e24:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009e26:	4b9c      	ldr	r3, [pc, #624]	; (800a098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e2a:	0a1b      	lsrs	r3, r3, #8
 8009e2c:	f003 0301 	and.w	r3, r3, #1
 8009e30:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009e32:	4b99      	ldr	r3, [pc, #612]	; (800a098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e36:	08db      	lsrs	r3, r3, #3
 8009e38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009e3c:	693a      	ldr	r2, [r7, #16]
 8009e3e:	fb02 f303 	mul.w	r3, r2, r3
 8009e42:	ee07 3a90 	vmov	s15, r3
 8009e46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e4a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009e4e:	697b      	ldr	r3, [r7, #20]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	f000 8111 	beq.w	800a078 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009e56:	69bb      	ldr	r3, [r7, #24]
 8009e58:	2b02      	cmp	r3, #2
 8009e5a:	f000 8083 	beq.w	8009f64 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009e5e:	69bb      	ldr	r3, [r7, #24]
 8009e60:	2b02      	cmp	r3, #2
 8009e62:	f200 80a1 	bhi.w	8009fa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009e66:	69bb      	ldr	r3, [r7, #24]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d003      	beq.n	8009e74 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009e6c:	69bb      	ldr	r3, [r7, #24]
 8009e6e:	2b01      	cmp	r3, #1
 8009e70:	d056      	beq.n	8009f20 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009e72:	e099      	b.n	8009fa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009e74:	4b88      	ldr	r3, [pc, #544]	; (800a098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f003 0320 	and.w	r3, r3, #32
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d02d      	beq.n	8009edc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009e80:	4b85      	ldr	r3, [pc, #532]	; (800a098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	08db      	lsrs	r3, r3, #3
 8009e86:	f003 0303 	and.w	r3, r3, #3
 8009e8a:	4a84      	ldr	r2, [pc, #528]	; (800a09c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8009e90:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	ee07 3a90 	vmov	s15, r3
 8009e98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	ee07 3a90 	vmov	s15, r3
 8009ea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ea6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009eaa:	4b7b      	ldr	r3, [pc, #492]	; (800a098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009eae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009eb2:	ee07 3a90 	vmov	s15, r3
 8009eb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009eba:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ebe:	eddf 5a78 	vldr	s11, [pc, #480]	; 800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009ec2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ec6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009eca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009ece:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ed2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ed6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8009eda:	e087      	b.n	8009fec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009edc:	697b      	ldr	r3, [r7, #20]
 8009ede:	ee07 3a90 	vmov	s15, r3
 8009ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ee6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800a0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009eea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009eee:	4b6a      	ldr	r3, [pc, #424]	; (800a098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ef6:	ee07 3a90 	vmov	s15, r3
 8009efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009efe:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f02:	eddf 5a67 	vldr	s11, [pc, #412]	; 800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009f06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009f12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f1a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009f1e:	e065      	b.n	8009fec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009f20:	697b      	ldr	r3, [r7, #20]
 8009f22:	ee07 3a90 	vmov	s15, r3
 8009f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f2a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800a0a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009f2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f32:	4b59      	ldr	r3, [pc, #356]	; (800a098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f3a:	ee07 3a90 	vmov	s15, r3
 8009f3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f42:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f46:	eddf 5a56 	vldr	s11, [pc, #344]	; 800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009f4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009f56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f5e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009f62:	e043      	b.n	8009fec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009f64:	697b      	ldr	r3, [r7, #20]
 8009f66:	ee07 3a90 	vmov	s15, r3
 8009f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f6e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800a0ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009f72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f76:	4b48      	ldr	r3, [pc, #288]	; (800a098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f7e:	ee07 3a90 	vmov	s15, r3
 8009f82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f86:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f8a:	eddf 5a45 	vldr	s11, [pc, #276]	; 800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009f8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009f9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fa2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009fa6:	e021      	b.n	8009fec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009fa8:	697b      	ldr	r3, [r7, #20]
 8009faa:	ee07 3a90 	vmov	s15, r3
 8009fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fb2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800a0a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009fb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009fba:	4b37      	ldr	r3, [pc, #220]	; (800a098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009fc2:	ee07 3a90 	vmov	s15, r3
 8009fc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009fca:	ed97 6a03 	vldr	s12, [r7, #12]
 8009fce:	eddf 5a34 	vldr	s11, [pc, #208]	; 800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009fd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009fd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009fda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009fde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fe6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009fea:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8009fec:	4b2a      	ldr	r3, [pc, #168]	; (800a098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ff0:	0a5b      	lsrs	r3, r3, #9
 8009ff2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ff6:	ee07 3a90 	vmov	s15, r3
 8009ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ffe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a002:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a006:	edd7 6a07 	vldr	s13, [r7, #28]
 800a00a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a00e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a012:	ee17 2a90 	vmov	r2, s15
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800a01a:	4b1f      	ldr	r3, [pc, #124]	; (800a098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a01c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a01e:	0c1b      	lsrs	r3, r3, #16
 800a020:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a024:	ee07 3a90 	vmov	s15, r3
 800a028:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a02c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a030:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a034:	edd7 6a07 	vldr	s13, [r7, #28]
 800a038:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a03c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a040:	ee17 2a90 	vmov	r2, s15
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800a048:	4b13      	ldr	r3, [pc, #76]	; (800a098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a04a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a04c:	0e1b      	lsrs	r3, r3, #24
 800a04e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a052:	ee07 3a90 	vmov	s15, r3
 800a056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a05a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a05e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a062:	edd7 6a07 	vldr	s13, [r7, #28]
 800a066:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a06a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a06e:	ee17 2a90 	vmov	r2, s15
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a076:	e008      	b.n	800a08a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2200      	movs	r2, #0
 800a07c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2200      	movs	r2, #0
 800a082:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2200      	movs	r2, #0
 800a088:	609a      	str	r2, [r3, #8]
}
 800a08a:	bf00      	nop
 800a08c:	3724      	adds	r7, #36	; 0x24
 800a08e:	46bd      	mov	sp, r7
 800a090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a094:	4770      	bx	lr
 800a096:	bf00      	nop
 800a098:	58024400 	.word	0x58024400
 800a09c:	03d09000 	.word	0x03d09000
 800a0a0:	46000000 	.word	0x46000000
 800a0a4:	4c742400 	.word	0x4c742400
 800a0a8:	4a742400 	.word	0x4a742400
 800a0ac:	4b189680 	.word	0x4b189680

0800a0b0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	b089      	sub	sp, #36	; 0x24
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a0b8:	4ba0      	ldr	r3, [pc, #640]	; (800a33c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a0ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0bc:	f003 0303 	and.w	r3, r3, #3
 800a0c0:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800a0c2:	4b9e      	ldr	r3, [pc, #632]	; (800a33c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a0c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0c6:	091b      	lsrs	r3, r3, #4
 800a0c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a0cc:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800a0ce:	4b9b      	ldr	r3, [pc, #620]	; (800a33c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a0d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0d2:	f003 0301 	and.w	r3, r3, #1
 800a0d6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800a0d8:	4b98      	ldr	r3, [pc, #608]	; (800a33c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a0da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0dc:	08db      	lsrs	r3, r3, #3
 800a0de:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a0e2:	693a      	ldr	r2, [r7, #16]
 800a0e4:	fb02 f303 	mul.w	r3, r2, r3
 800a0e8:	ee07 3a90 	vmov	s15, r3
 800a0ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0f0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800a0f4:	697b      	ldr	r3, [r7, #20]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	f000 8111 	beq.w	800a31e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800a0fc:	69bb      	ldr	r3, [r7, #24]
 800a0fe:	2b02      	cmp	r3, #2
 800a100:	f000 8083 	beq.w	800a20a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800a104:	69bb      	ldr	r3, [r7, #24]
 800a106:	2b02      	cmp	r3, #2
 800a108:	f200 80a1 	bhi.w	800a24e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800a10c:	69bb      	ldr	r3, [r7, #24]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d003      	beq.n	800a11a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800a112:	69bb      	ldr	r3, [r7, #24]
 800a114:	2b01      	cmp	r3, #1
 800a116:	d056      	beq.n	800a1c6 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800a118:	e099      	b.n	800a24e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a11a:	4b88      	ldr	r3, [pc, #544]	; (800a33c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	f003 0320 	and.w	r3, r3, #32
 800a122:	2b00      	cmp	r3, #0
 800a124:	d02d      	beq.n	800a182 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a126:	4b85      	ldr	r3, [pc, #532]	; (800a33c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	08db      	lsrs	r3, r3, #3
 800a12c:	f003 0303 	and.w	r3, r3, #3
 800a130:	4a83      	ldr	r2, [pc, #524]	; (800a340 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800a132:	fa22 f303 	lsr.w	r3, r2, r3
 800a136:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a138:	68bb      	ldr	r3, [r7, #8]
 800a13a:	ee07 3a90 	vmov	s15, r3
 800a13e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a142:	697b      	ldr	r3, [r7, #20]
 800a144:	ee07 3a90 	vmov	s15, r3
 800a148:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a14c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a150:	4b7a      	ldr	r3, [pc, #488]	; (800a33c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a154:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a158:	ee07 3a90 	vmov	s15, r3
 800a15c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a160:	ed97 6a03 	vldr	s12, [r7, #12]
 800a164:	eddf 5a77 	vldr	s11, [pc, #476]	; 800a344 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a168:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a16c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a170:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a174:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a178:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a17c:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800a180:	e087      	b.n	800a292 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	ee07 3a90 	vmov	s15, r3
 800a188:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a18c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800a348 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a190:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a194:	4b69      	ldr	r3, [pc, #420]	; (800a33c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a198:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a19c:	ee07 3a90 	vmov	s15, r3
 800a1a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1a4:	ed97 6a03 	vldr	s12, [r7, #12]
 800a1a8:	eddf 5a66 	vldr	s11, [pc, #408]	; 800a344 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a1ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1b4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a1b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1c0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a1c4:	e065      	b.n	800a292 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a1c6:	697b      	ldr	r3, [r7, #20]
 800a1c8:	ee07 3a90 	vmov	s15, r3
 800a1cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1d0:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800a34c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800a1d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1d8:	4b58      	ldr	r3, [pc, #352]	; (800a33c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a1da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1e0:	ee07 3a90 	vmov	s15, r3
 800a1e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1e8:	ed97 6a03 	vldr	s12, [r7, #12]
 800a1ec:	eddf 5a55 	vldr	s11, [pc, #340]	; 800a344 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a1f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1f8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a1fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a200:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a204:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a208:	e043      	b.n	800a292 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	ee07 3a90 	vmov	s15, r3
 800a210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a214:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800a350 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800a218:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a21c:	4b47      	ldr	r3, [pc, #284]	; (800a33c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a21e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a220:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a224:	ee07 3a90 	vmov	s15, r3
 800a228:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a22c:	ed97 6a03 	vldr	s12, [r7, #12]
 800a230:	eddf 5a44 	vldr	s11, [pc, #272]	; 800a344 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a234:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a238:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a23c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a240:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a244:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a248:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a24c:	e021      	b.n	800a292 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	ee07 3a90 	vmov	s15, r3
 800a254:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a258:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800a348 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a25c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a260:	4b36      	ldr	r3, [pc, #216]	; (800a33c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a264:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a268:	ee07 3a90 	vmov	s15, r3
 800a26c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a270:	ed97 6a03 	vldr	s12, [r7, #12]
 800a274:	eddf 5a33 	vldr	s11, [pc, #204]	; 800a344 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a278:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a27c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a280:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a284:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a288:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a28c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a290:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800a292:	4b2a      	ldr	r3, [pc, #168]	; (800a33c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a296:	0a5b      	lsrs	r3, r3, #9
 800a298:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a29c:	ee07 3a90 	vmov	s15, r3
 800a2a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a2a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a2a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a2ac:	edd7 6a07 	vldr	s13, [r7, #28]
 800a2b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a2b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a2b8:	ee17 2a90 	vmov	r2, s15
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800a2c0:	4b1e      	ldr	r3, [pc, #120]	; (800a33c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a2c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2c4:	0c1b      	lsrs	r3, r3, #16
 800a2c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a2ca:	ee07 3a90 	vmov	s15, r3
 800a2ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a2d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a2d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a2da:	edd7 6a07 	vldr	s13, [r7, #28]
 800a2de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a2e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a2e6:	ee17 2a90 	vmov	r2, s15
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800a2ee:	4b13      	ldr	r3, [pc, #76]	; (800a33c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a2f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2f2:	0e1b      	lsrs	r3, r3, #24
 800a2f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a2f8:	ee07 3a90 	vmov	s15, r3
 800a2fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a300:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a304:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a308:	edd7 6a07 	vldr	s13, [r7, #28]
 800a30c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a310:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a314:	ee17 2a90 	vmov	r2, s15
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a31c:	e008      	b.n	800a330 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2200      	movs	r2, #0
 800a322:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2200      	movs	r2, #0
 800a328:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2200      	movs	r2, #0
 800a32e:	609a      	str	r2, [r3, #8]
}
 800a330:	bf00      	nop
 800a332:	3724      	adds	r7, #36	; 0x24
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr
 800a33c:	58024400 	.word	0x58024400
 800a340:	03d09000 	.word	0x03d09000
 800a344:	46000000 	.word	0x46000000
 800a348:	4c742400 	.word	0x4c742400
 800a34c:	4a742400 	.word	0x4a742400
 800a350:	4b189680 	.word	0x4b189680

0800a354 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b084      	sub	sp, #16
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
 800a35c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a35e:	2300      	movs	r3, #0
 800a360:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a362:	4b53      	ldr	r3, [pc, #332]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a366:	f003 0303 	and.w	r3, r3, #3
 800a36a:	2b03      	cmp	r3, #3
 800a36c:	d101      	bne.n	800a372 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a36e:	2301      	movs	r3, #1
 800a370:	e099      	b.n	800a4a6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a372:	4b4f      	ldr	r3, [pc, #316]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	4a4e      	ldr	r2, [pc, #312]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a378:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a37c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a37e:	f7f7 fd5f 	bl	8001e40 <HAL_GetTick>
 800a382:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a384:	e008      	b.n	800a398 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800a386:	f7f7 fd5b 	bl	8001e40 <HAL_GetTick>
 800a38a:	4602      	mov	r2, r0
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	1ad3      	subs	r3, r2, r3
 800a390:	2b02      	cmp	r3, #2
 800a392:	d901      	bls.n	800a398 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a394:	2303      	movs	r3, #3
 800a396:	e086      	b.n	800a4a6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a398:	4b45      	ldr	r3, [pc, #276]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d1f0      	bne.n	800a386 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a3a4:	4b42      	ldr	r3, [pc, #264]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a3a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3a8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	031b      	lsls	r3, r3, #12
 800a3b2:	493f      	ldr	r1, [pc, #252]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a3b4:	4313      	orrs	r3, r2
 800a3b6:	628b      	str	r3, [r1, #40]	; 0x28
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	685b      	ldr	r3, [r3, #4]
 800a3bc:	3b01      	subs	r3, #1
 800a3be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	689b      	ldr	r3, [r3, #8]
 800a3c6:	3b01      	subs	r3, #1
 800a3c8:	025b      	lsls	r3, r3, #9
 800a3ca:	b29b      	uxth	r3, r3
 800a3cc:	431a      	orrs	r2, r3
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	68db      	ldr	r3, [r3, #12]
 800a3d2:	3b01      	subs	r3, #1
 800a3d4:	041b      	lsls	r3, r3, #16
 800a3d6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a3da:	431a      	orrs	r2, r3
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	691b      	ldr	r3, [r3, #16]
 800a3e0:	3b01      	subs	r3, #1
 800a3e2:	061b      	lsls	r3, r3, #24
 800a3e4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a3e8:	4931      	ldr	r1, [pc, #196]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a3ea:	4313      	orrs	r3, r2
 800a3ec:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a3ee:	4b30      	ldr	r3, [pc, #192]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a3f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3f2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	695b      	ldr	r3, [r3, #20]
 800a3fa:	492d      	ldr	r1, [pc, #180]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a3fc:	4313      	orrs	r3, r2
 800a3fe:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a400:	4b2b      	ldr	r3, [pc, #172]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a404:	f023 0220 	bic.w	r2, r3, #32
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	699b      	ldr	r3, [r3, #24]
 800a40c:	4928      	ldr	r1, [pc, #160]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a40e:	4313      	orrs	r3, r2
 800a410:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a412:	4b27      	ldr	r3, [pc, #156]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a416:	4a26      	ldr	r2, [pc, #152]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a418:	f023 0310 	bic.w	r3, r3, #16
 800a41c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a41e:	4b24      	ldr	r3, [pc, #144]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a420:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a422:	4b24      	ldr	r3, [pc, #144]	; (800a4b4 <RCCEx_PLL2_Config+0x160>)
 800a424:	4013      	ands	r3, r2
 800a426:	687a      	ldr	r2, [r7, #4]
 800a428:	69d2      	ldr	r2, [r2, #28]
 800a42a:	00d2      	lsls	r2, r2, #3
 800a42c:	4920      	ldr	r1, [pc, #128]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a42e:	4313      	orrs	r3, r2
 800a430:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a432:	4b1f      	ldr	r3, [pc, #124]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a436:	4a1e      	ldr	r2, [pc, #120]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a438:	f043 0310 	orr.w	r3, r3, #16
 800a43c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d106      	bne.n	800a452 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a444:	4b1a      	ldr	r3, [pc, #104]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a448:	4a19      	ldr	r2, [pc, #100]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a44a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a44e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a450:	e00f      	b.n	800a472 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800a452:	683b      	ldr	r3, [r7, #0]
 800a454:	2b01      	cmp	r3, #1
 800a456:	d106      	bne.n	800a466 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a458:	4b15      	ldr	r3, [pc, #84]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a45a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a45c:	4a14      	ldr	r2, [pc, #80]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a45e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a462:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a464:	e005      	b.n	800a472 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a466:	4b12      	ldr	r3, [pc, #72]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a46a:	4a11      	ldr	r2, [pc, #68]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a46c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a470:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a472:	4b0f      	ldr	r3, [pc, #60]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	4a0e      	ldr	r2, [pc, #56]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a478:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a47c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a47e:	f7f7 fcdf 	bl	8001e40 <HAL_GetTick>
 800a482:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a484:	e008      	b.n	800a498 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800a486:	f7f7 fcdb 	bl	8001e40 <HAL_GetTick>
 800a48a:	4602      	mov	r2, r0
 800a48c:	68bb      	ldr	r3, [r7, #8]
 800a48e:	1ad3      	subs	r3, r2, r3
 800a490:	2b02      	cmp	r3, #2
 800a492:	d901      	bls.n	800a498 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a494:	2303      	movs	r3, #3
 800a496:	e006      	b.n	800a4a6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a498:	4b05      	ldr	r3, [pc, #20]	; (800a4b0 <RCCEx_PLL2_Config+0x15c>)
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d0f0      	beq.n	800a486 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a4a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3710      	adds	r7, #16
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}
 800a4ae:	bf00      	nop
 800a4b0:	58024400 	.word	0x58024400
 800a4b4:	ffff0007 	.word	0xffff0007

0800a4b8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b084      	sub	sp, #16
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a4c6:	4b53      	ldr	r3, [pc, #332]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a4c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4ca:	f003 0303 	and.w	r3, r3, #3
 800a4ce:	2b03      	cmp	r3, #3
 800a4d0:	d101      	bne.n	800a4d6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	e099      	b.n	800a60a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a4d6:	4b4f      	ldr	r3, [pc, #316]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	4a4e      	ldr	r2, [pc, #312]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a4dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a4e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a4e2:	f7f7 fcad 	bl	8001e40 <HAL_GetTick>
 800a4e6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a4e8:	e008      	b.n	800a4fc <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800a4ea:	f7f7 fca9 	bl	8001e40 <HAL_GetTick>
 800a4ee:	4602      	mov	r2, r0
 800a4f0:	68bb      	ldr	r3, [r7, #8]
 800a4f2:	1ad3      	subs	r3, r2, r3
 800a4f4:	2b02      	cmp	r3, #2
 800a4f6:	d901      	bls.n	800a4fc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a4f8:	2303      	movs	r3, #3
 800a4fa:	e086      	b.n	800a60a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a4fc:	4b45      	ldr	r3, [pc, #276]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a504:	2b00      	cmp	r3, #0
 800a506:	d1f0      	bne.n	800a4ea <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a508:	4b42      	ldr	r3, [pc, #264]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a50a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a50c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	051b      	lsls	r3, r3, #20
 800a516:	493f      	ldr	r1, [pc, #252]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a518:	4313      	orrs	r3, r2
 800a51a:	628b      	str	r3, [r1, #40]	; 0x28
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	685b      	ldr	r3, [r3, #4]
 800a520:	3b01      	subs	r3, #1
 800a522:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	689b      	ldr	r3, [r3, #8]
 800a52a:	3b01      	subs	r3, #1
 800a52c:	025b      	lsls	r3, r3, #9
 800a52e:	b29b      	uxth	r3, r3
 800a530:	431a      	orrs	r2, r3
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	68db      	ldr	r3, [r3, #12]
 800a536:	3b01      	subs	r3, #1
 800a538:	041b      	lsls	r3, r3, #16
 800a53a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a53e:	431a      	orrs	r2, r3
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	691b      	ldr	r3, [r3, #16]
 800a544:	3b01      	subs	r3, #1
 800a546:	061b      	lsls	r3, r3, #24
 800a548:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a54c:	4931      	ldr	r1, [pc, #196]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a54e:	4313      	orrs	r3, r2
 800a550:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a552:	4b30      	ldr	r3, [pc, #192]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a556:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	695b      	ldr	r3, [r3, #20]
 800a55e:	492d      	ldr	r1, [pc, #180]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a560:	4313      	orrs	r3, r2
 800a562:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a564:	4b2b      	ldr	r3, [pc, #172]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a568:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	699b      	ldr	r3, [r3, #24]
 800a570:	4928      	ldr	r1, [pc, #160]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a572:	4313      	orrs	r3, r2
 800a574:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a576:	4b27      	ldr	r3, [pc, #156]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a57a:	4a26      	ldr	r2, [pc, #152]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a57c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a580:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a582:	4b24      	ldr	r3, [pc, #144]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a584:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a586:	4b24      	ldr	r3, [pc, #144]	; (800a618 <RCCEx_PLL3_Config+0x160>)
 800a588:	4013      	ands	r3, r2
 800a58a:	687a      	ldr	r2, [r7, #4]
 800a58c:	69d2      	ldr	r2, [r2, #28]
 800a58e:	00d2      	lsls	r2, r2, #3
 800a590:	4920      	ldr	r1, [pc, #128]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a592:	4313      	orrs	r3, r2
 800a594:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a596:	4b1f      	ldr	r3, [pc, #124]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a59a:	4a1e      	ldr	r2, [pc, #120]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a59c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a5a0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d106      	bne.n	800a5b6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a5a8:	4b1a      	ldr	r3, [pc, #104]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a5aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5ac:	4a19      	ldr	r2, [pc, #100]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a5ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a5b2:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a5b4:	e00f      	b.n	800a5d6 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	2b01      	cmp	r3, #1
 800a5ba:	d106      	bne.n	800a5ca <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a5bc:	4b15      	ldr	r3, [pc, #84]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a5be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5c0:	4a14      	ldr	r2, [pc, #80]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a5c2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a5c6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a5c8:	e005      	b.n	800a5d6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a5ca:	4b12      	ldr	r3, [pc, #72]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a5cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5ce:	4a11      	ldr	r2, [pc, #68]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a5d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a5d4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a5d6:	4b0f      	ldr	r3, [pc, #60]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	4a0e      	ldr	r2, [pc, #56]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a5dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a5e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a5e2:	f7f7 fc2d 	bl	8001e40 <HAL_GetTick>
 800a5e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a5e8:	e008      	b.n	800a5fc <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800a5ea:	f7f7 fc29 	bl	8001e40 <HAL_GetTick>
 800a5ee:	4602      	mov	r2, r0
 800a5f0:	68bb      	ldr	r3, [r7, #8]
 800a5f2:	1ad3      	subs	r3, r2, r3
 800a5f4:	2b02      	cmp	r3, #2
 800a5f6:	d901      	bls.n	800a5fc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a5f8:	2303      	movs	r3, #3
 800a5fa:	e006      	b.n	800a60a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a5fc:	4b05      	ldr	r3, [pc, #20]	; (800a614 <RCCEx_PLL3_Config+0x15c>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a604:	2b00      	cmp	r3, #0
 800a606:	d0f0      	beq.n	800a5ea <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a608:	7bfb      	ldrb	r3, [r7, #15]
}
 800a60a:	4618      	mov	r0, r3
 800a60c:	3710      	adds	r7, #16
 800a60e:	46bd      	mov	sp, r7
 800a610:	bd80      	pop	{r7, pc}
 800a612:	bf00      	nop
 800a614:	58024400 	.word	0x58024400
 800a618:	ffff0007 	.word	0xffff0007

0800a61c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	b084      	sub	sp, #16
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d101      	bne.n	800a62e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a62a:	2301      	movs	r3, #1
 800a62c:	e0f1      	b.n	800a812 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2200      	movs	r2, #0
 800a632:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	4a78      	ldr	r2, [pc, #480]	; (800a81c <HAL_SPI_Init+0x200>)
 800a63a:	4293      	cmp	r3, r2
 800a63c:	d00f      	beq.n	800a65e <HAL_SPI_Init+0x42>
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	4a77      	ldr	r2, [pc, #476]	; (800a820 <HAL_SPI_Init+0x204>)
 800a644:	4293      	cmp	r3, r2
 800a646:	d00a      	beq.n	800a65e <HAL_SPI_Init+0x42>
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	4a75      	ldr	r2, [pc, #468]	; (800a824 <HAL_SPI_Init+0x208>)
 800a64e:	4293      	cmp	r3, r2
 800a650:	d005      	beq.n	800a65e <HAL_SPI_Init+0x42>
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	68db      	ldr	r3, [r3, #12]
 800a656:	2b0f      	cmp	r3, #15
 800a658:	d901      	bls.n	800a65e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800a65a:	2301      	movs	r3, #1
 800a65c:	e0d9      	b.n	800a812 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a65e:	6878      	ldr	r0, [r7, #4]
 800a660:	f000 ff66 	bl	800b530 <SPI_GetPacketSize>
 800a664:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	4a6c      	ldr	r2, [pc, #432]	; (800a81c <HAL_SPI_Init+0x200>)
 800a66c:	4293      	cmp	r3, r2
 800a66e:	d00c      	beq.n	800a68a <HAL_SPI_Init+0x6e>
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	4a6a      	ldr	r2, [pc, #424]	; (800a820 <HAL_SPI_Init+0x204>)
 800a676:	4293      	cmp	r3, r2
 800a678:	d007      	beq.n	800a68a <HAL_SPI_Init+0x6e>
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	4a69      	ldr	r2, [pc, #420]	; (800a824 <HAL_SPI_Init+0x208>)
 800a680:	4293      	cmp	r3, r2
 800a682:	d002      	beq.n	800a68a <HAL_SPI_Init+0x6e>
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	2b08      	cmp	r3, #8
 800a688:	d811      	bhi.n	800a6ae <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a68e:	4a63      	ldr	r2, [pc, #396]	; (800a81c <HAL_SPI_Init+0x200>)
 800a690:	4293      	cmp	r3, r2
 800a692:	d009      	beq.n	800a6a8 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	4a61      	ldr	r2, [pc, #388]	; (800a820 <HAL_SPI_Init+0x204>)
 800a69a:	4293      	cmp	r3, r2
 800a69c:	d004      	beq.n	800a6a8 <HAL_SPI_Init+0x8c>
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	4a60      	ldr	r2, [pc, #384]	; (800a824 <HAL_SPI_Init+0x208>)
 800a6a4:	4293      	cmp	r3, r2
 800a6a6:	d104      	bne.n	800a6b2 <HAL_SPI_Init+0x96>
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	2b10      	cmp	r3, #16
 800a6ac:	d901      	bls.n	800a6b2 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	e0af      	b.n	800a812 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a6b8:	b2db      	uxtb	r3, r3
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d106      	bne.n	800a6cc <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	f7f7 f8c6 	bl	8001858 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2202      	movs	r2, #2
 800a6d0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	681a      	ldr	r2, [r3, #0]
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	f022 0201 	bic.w	r2, r2, #1
 800a6e2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	689b      	ldr	r3, [r3, #8]
 800a6ea:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800a6ee:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	699b      	ldr	r3, [r3, #24]
 800a6f4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a6f8:	d119      	bne.n	800a72e <HAL_SPI_Init+0x112>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	685b      	ldr	r3, [r3, #4]
 800a6fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a702:	d103      	bne.n	800a70c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d008      	beq.n	800a71e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a710:	2b00      	cmp	r3, #0
 800a712:	d10c      	bne.n	800a72e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a718:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a71c:	d107      	bne.n	800a72e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	681a      	ldr	r2, [r3, #0]
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a72c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	69da      	ldr	r2, [r3, #28]
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a736:	431a      	orrs	r2, r3
 800a738:	68bb      	ldr	r3, [r7, #8]
 800a73a:	431a      	orrs	r2, r3
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a740:	ea42 0103 	orr.w	r1, r2, r3
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	68da      	ldr	r2, [r3, #12]
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	430a      	orrs	r2, r1
 800a74e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a758:	431a      	orrs	r2, r3
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a75e:	431a      	orrs	r2, r3
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	699b      	ldr	r3, [r3, #24]
 800a764:	431a      	orrs	r2, r3
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	691b      	ldr	r3, [r3, #16]
 800a76a:	431a      	orrs	r2, r3
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	695b      	ldr	r3, [r3, #20]
 800a770:	431a      	orrs	r2, r3
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6a1b      	ldr	r3, [r3, #32]
 800a776:	431a      	orrs	r2, r3
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	685b      	ldr	r3, [r3, #4]
 800a77c:	431a      	orrs	r2, r3
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a782:	431a      	orrs	r2, r3
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	689b      	ldr	r3, [r3, #8]
 800a788:	431a      	orrs	r2, r3
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a78e:	ea42 0103 	orr.w	r1, r2, r3
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	430a      	orrs	r2, r1
 800a79c:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	685b      	ldr	r3, [r3, #4]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d113      	bne.n	800a7ce <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	689b      	ldr	r3, [r3, #8]
 800a7ac:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a7b8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	689b      	ldr	r3, [r3, #8]
 800a7c0:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a7cc:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	f022 0201 	bic.w	r2, r2, #1
 800a7dc:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	685b      	ldr	r3, [r3, #4]
 800a7e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d00a      	beq.n	800a800 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	68db      	ldr	r3, [r3, #12]
 800a7f0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	430a      	orrs	r2, r1
 800a7fe:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2200      	movs	r2, #0
 800a804:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2201      	movs	r2, #1
 800a80c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800a810:	2300      	movs	r3, #0
}
 800a812:	4618      	mov	r0, r3
 800a814:	3710      	adds	r7, #16
 800a816:	46bd      	mov	sp, r7
 800a818:	bd80      	pop	{r7, pc}
 800a81a:	bf00      	nop
 800a81c:	40013000 	.word	0x40013000
 800a820:	40003800 	.word	0x40003800
 800a824:	40003c00 	.word	0x40003c00

0800a828 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b08a      	sub	sp, #40	; 0x28
 800a82c:	af02      	add	r7, sp, #8
 800a82e:	60f8      	str	r0, [r7, #12]
 800a830:	60b9      	str	r1, [r7, #8]
 800a832:	603b      	str	r3, [r7, #0]
 800a834:	4613      	mov	r3, r2
 800a836:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	3320      	adds	r3, #32
 800a83e:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a840:	2300      	movs	r3, #0
 800a842:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a84a:	2b01      	cmp	r3, #1
 800a84c:	d101      	bne.n	800a852 <HAL_SPI_Transmit+0x2a>
 800a84e:	2302      	movs	r3, #2
 800a850:	e1d7      	b.n	800ac02 <HAL_SPI_Transmit+0x3da>
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	2201      	movs	r2, #1
 800a856:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a85a:	f7f7 faf1 	bl	8001e40 <HAL_GetTick>
 800a85e:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a866:	b2db      	uxtb	r3, r3
 800a868:	2b01      	cmp	r3, #1
 800a86a:	d007      	beq.n	800a87c <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800a86c:	2302      	movs	r3, #2
 800a86e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	2200      	movs	r2, #0
 800a874:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a878:	7efb      	ldrb	r3, [r7, #27]
 800a87a:	e1c2      	b.n	800ac02 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d002      	beq.n	800a888 <HAL_SPI_Transmit+0x60>
 800a882:	88fb      	ldrh	r3, [r7, #6]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d107      	bne.n	800a898 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800a888:	2301      	movs	r3, #1
 800a88a:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	2200      	movs	r2, #0
 800a890:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a894:	7efb      	ldrb	r3, [r7, #27]
 800a896:	e1b4      	b.n	800ac02 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	2203      	movs	r2, #3
 800a89c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	68ba      	ldr	r2, [r7, #8]
 800a8ac:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	88fa      	ldrh	r2, [r7, #6]
 800a8b2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	88fa      	ldrh	r2, [r7, #6]
 800a8ba:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	2200      	movs	r2, #0
 800a8de:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	689b      	ldr	r3, [r3, #8]
 800a8e4:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800a8e8:	d107      	bne.n	800a8fa <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	681a      	ldr	r2, [r3, #0]
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a8f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	685a      	ldr	r2, [r3, #4]
 800a900:	4b96      	ldr	r3, [pc, #600]	; (800ab5c <HAL_SPI_Transmit+0x334>)
 800a902:	4013      	ands	r3, r2
 800a904:	88f9      	ldrh	r1, [r7, #6]
 800a906:	68fa      	ldr	r2, [r7, #12]
 800a908:	6812      	ldr	r2, [r2, #0]
 800a90a:	430b      	orrs	r3, r1
 800a90c:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	681a      	ldr	r2, [r3, #0]
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	f042 0201 	orr.w	r2, r2, #1
 800a91c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	685b      	ldr	r3, [r3, #4]
 800a922:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a926:	d107      	bne.n	800a938 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	681a      	ldr	r2, [r3, #0]
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a936:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	68db      	ldr	r3, [r3, #12]
 800a93c:	2b0f      	cmp	r3, #15
 800a93e:	d947      	bls.n	800a9d0 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a940:	e03f      	b.n	800a9c2 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	695b      	ldr	r3, [r3, #20]
 800a948:	f003 0302 	and.w	r3, r3, #2
 800a94c:	2b02      	cmp	r3, #2
 800a94e:	d114      	bne.n	800a97a <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	6812      	ldr	r2, [r2, #0]
 800a95a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a960:	1d1a      	adds	r2, r3, #4
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a96c:	b29b      	uxth	r3, r3
 800a96e:	3b01      	subs	r3, #1
 800a970:	b29a      	uxth	r2, r3
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800a978:	e023      	b.n	800a9c2 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a97a:	f7f7 fa61 	bl	8001e40 <HAL_GetTick>
 800a97e:	4602      	mov	r2, r0
 800a980:	697b      	ldr	r3, [r7, #20]
 800a982:	1ad3      	subs	r3, r2, r3
 800a984:	683a      	ldr	r2, [r7, #0]
 800a986:	429a      	cmp	r2, r3
 800a988:	d803      	bhi.n	800a992 <HAL_SPI_Transmit+0x16a>
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a990:	d102      	bne.n	800a998 <HAL_SPI_Transmit+0x170>
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d114      	bne.n	800a9c2 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a998:	68f8      	ldr	r0, [r7, #12]
 800a99a:	f000 fcfb 	bl	800b394 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a9ac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2201      	movs	r2, #1
 800a9ba:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800a9be:	2303      	movs	r3, #3
 800a9c0:	e11f      	b.n	800ac02 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a9c8:	b29b      	uxth	r3, r3
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d1b9      	bne.n	800a942 <HAL_SPI_Transmit+0x11a>
 800a9ce:	e0f2      	b.n	800abb6 <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	68db      	ldr	r3, [r3, #12]
 800a9d4:	2b07      	cmp	r3, #7
 800a9d6:	f240 80e7 	bls.w	800aba8 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a9da:	e05d      	b.n	800aa98 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	695b      	ldr	r3, [r3, #20]
 800a9e2:	f003 0302 	and.w	r3, r3, #2
 800a9e6:	2b02      	cmp	r3, #2
 800a9e8:	d132      	bne.n	800aa50 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a9f0:	b29b      	uxth	r3, r3
 800a9f2:	2b01      	cmp	r3, #1
 800a9f4:	d918      	bls.n	800aa28 <HAL_SPI_Transmit+0x200>
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d014      	beq.n	800aa28 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	6812      	ldr	r2, [r2, #0]
 800aa08:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa0e:	1d1a      	adds	r2, r3, #4
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aa1a:	b29b      	uxth	r3, r3
 800aa1c:	3b02      	subs	r3, #2
 800aa1e:	b29a      	uxth	r2, r3
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800aa26:	e037      	b.n	800aa98 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa2c:	881a      	ldrh	r2, [r3, #0]
 800aa2e:	69fb      	ldr	r3, [r7, #28]
 800aa30:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa36:	1c9a      	adds	r2, r3, #2
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aa42:	b29b      	uxth	r3, r3
 800aa44:	3b01      	subs	r3, #1
 800aa46:	b29a      	uxth	r2, r3
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800aa4e:	e023      	b.n	800aa98 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aa50:	f7f7 f9f6 	bl	8001e40 <HAL_GetTick>
 800aa54:	4602      	mov	r2, r0
 800aa56:	697b      	ldr	r3, [r7, #20]
 800aa58:	1ad3      	subs	r3, r2, r3
 800aa5a:	683a      	ldr	r2, [r7, #0]
 800aa5c:	429a      	cmp	r2, r3
 800aa5e:	d803      	bhi.n	800aa68 <HAL_SPI_Transmit+0x240>
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa66:	d102      	bne.n	800aa6e <HAL_SPI_Transmit+0x246>
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d114      	bne.n	800aa98 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800aa6e:	68f8      	ldr	r0, [r7, #12]
 800aa70:	f000 fc90 	bl	800b394 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	2200      	movs	r2, #0
 800aa78:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aa82:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	2201      	movs	r2, #1
 800aa90:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800aa94:	2303      	movs	r3, #3
 800aa96:	e0b4      	b.n	800ac02 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aa9e:	b29b      	uxth	r3, r3
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d19b      	bne.n	800a9dc <HAL_SPI_Transmit+0x1b4>
 800aaa4:	e087      	b.n	800abb6 <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	695b      	ldr	r3, [r3, #20]
 800aaac:	f003 0302 	and.w	r3, r3, #2
 800aab0:	2b02      	cmp	r3, #2
 800aab2:	d155      	bne.n	800ab60 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aaba:	b29b      	uxth	r3, r3
 800aabc:	2b03      	cmp	r3, #3
 800aabe:	d918      	bls.n	800aaf2 <HAL_SPI_Transmit+0x2ca>
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aac4:	2b40      	cmp	r3, #64	; 0x40
 800aac6:	d914      	bls.n	800aaf2 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	6812      	ldr	r2, [r2, #0]
 800aad2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aad8:	1d1a      	adds	r2, r3, #4
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aae4:	b29b      	uxth	r3, r3
 800aae6:	3b04      	subs	r3, #4
 800aae8:	b29a      	uxth	r2, r3
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800aaf0:	e05a      	b.n	800aba8 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aaf8:	b29b      	uxth	r3, r3
 800aafa:	2b01      	cmp	r3, #1
 800aafc:	d917      	bls.n	800ab2e <HAL_SPI_Transmit+0x306>
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d013      	beq.n	800ab2e <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab0a:	881a      	ldrh	r2, [r3, #0]
 800ab0c:	69fb      	ldr	r3, [r7, #28]
 800ab0e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab14:	1c9a      	adds	r2, r3, #2
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ab20:	b29b      	uxth	r3, r3
 800ab22:	3b02      	subs	r3, #2
 800ab24:	b29a      	uxth	r2, r3
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ab2c:	e03c      	b.n	800aba8 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	3320      	adds	r3, #32
 800ab38:	7812      	ldrb	r2, [r2, #0]
 800ab3a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab40:	1c5a      	adds	r2, r3, #1
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ab4c:	b29b      	uxth	r3, r3
 800ab4e:	3b01      	subs	r3, #1
 800ab50:	b29a      	uxth	r2, r3
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ab58:	e026      	b.n	800aba8 <HAL_SPI_Transmit+0x380>
 800ab5a:	bf00      	nop
 800ab5c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ab60:	f7f7 f96e 	bl	8001e40 <HAL_GetTick>
 800ab64:	4602      	mov	r2, r0
 800ab66:	697b      	ldr	r3, [r7, #20]
 800ab68:	1ad3      	subs	r3, r2, r3
 800ab6a:	683a      	ldr	r2, [r7, #0]
 800ab6c:	429a      	cmp	r2, r3
 800ab6e:	d803      	bhi.n	800ab78 <HAL_SPI_Transmit+0x350>
 800ab70:	683b      	ldr	r3, [r7, #0]
 800ab72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab76:	d102      	bne.n	800ab7e <HAL_SPI_Transmit+0x356>
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d114      	bne.n	800aba8 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ab7e:	68f8      	ldr	r0, [r7, #12]
 800ab80:	f000 fc08 	bl	800b394 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	2200      	movs	r2, #0
 800ab88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ab92:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	2201      	movs	r2, #1
 800aba0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800aba4:	2303      	movs	r3, #3
 800aba6:	e02c      	b.n	800ac02 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800abae:	b29b      	uxth	r3, r3
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	f47f af78 	bne.w	800aaa6 <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	9300      	str	r3, [sp, #0]
 800abba:	697b      	ldr	r3, [r7, #20]
 800abbc:	2200      	movs	r2, #0
 800abbe:	2108      	movs	r1, #8
 800abc0:	68f8      	ldr	r0, [r7, #12]
 800abc2:	f000 fc87 	bl	800b4d4 <SPI_WaitOnFlagUntilTimeout>
 800abc6:	4603      	mov	r3, r0
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d007      	beq.n	800abdc <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800abd2:	f043 0220 	orr.w	r2, r3, #32
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800abdc:	68f8      	ldr	r0, [r7, #12]
 800abde:	f000 fbd9 	bl	800b394 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	2200      	movs	r2, #0
 800abe6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	2201      	movs	r2, #1
 800abee:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d001      	beq.n	800ac00 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 800abfc:	2301      	movs	r3, #1
 800abfe:	e000      	b.n	800ac02 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 800ac00:	7efb      	ldrb	r3, [r7, #27]
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	3720      	adds	r7, #32
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bd80      	pop	{r7, pc}
 800ac0a:	bf00      	nop

0800ac0c <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b08a      	sub	sp, #40	; 0x28
 800ac10:	af02      	add	r7, sp, #8
 800ac12:	60f8      	str	r0, [r7, #12]
 800ac14:	60b9      	str	r1, [r7, #8]
 800ac16:	603b      	str	r3, [r7, #0]
 800ac18:	4613      	mov	r3, r2
 800ac1a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	3330      	adds	r3, #48	; 0x30
 800ac26:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	685b      	ldr	r3, [r3, #4]
 800ac2c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ac30:	d112      	bne.n	800ac58 <HAL_SPI_Receive+0x4c>
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	689b      	ldr	r3, [r3, #8]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d10e      	bne.n	800ac58 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	2204      	movs	r2, #4
 800ac3e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ac42:	88fa      	ldrh	r2, [r7, #6]
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	9300      	str	r3, [sp, #0]
 800ac48:	4613      	mov	r3, r2
 800ac4a:	68ba      	ldr	r2, [r7, #8]
 800ac4c:	68b9      	ldr	r1, [r7, #8]
 800ac4e:	68f8      	ldr	r0, [r7, #12]
 800ac50:	f000 f978 	bl	800af44 <HAL_SPI_TransmitReceive>
 800ac54:	4603      	mov	r3, r0
 800ac56:	e16f      	b.n	800af38 <HAL_SPI_Receive+0x32c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ac5e:	2b01      	cmp	r3, #1
 800ac60:	d101      	bne.n	800ac66 <HAL_SPI_Receive+0x5a>
 800ac62:	2302      	movs	r3, #2
 800ac64:	e168      	b.n	800af38 <HAL_SPI_Receive+0x32c>
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	2201      	movs	r2, #1
 800ac6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ac6e:	f7f7 f8e7 	bl	8001e40 <HAL_GetTick>
 800ac72:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800ac7a:	b2db      	uxtb	r3, r3
 800ac7c:	2b01      	cmp	r3, #1
 800ac7e:	d007      	beq.n	800ac90 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 800ac80:	2302      	movs	r3, #2
 800ac82:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	2200      	movs	r2, #0
 800ac88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800ac8c:	7ffb      	ldrb	r3, [r7, #31]
 800ac8e:	e153      	b.n	800af38 <HAL_SPI_Receive+0x32c>
  }

  if ((pData == NULL) || (Size == 0UL))
 800ac90:	68bb      	ldr	r3, [r7, #8]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d002      	beq.n	800ac9c <HAL_SPI_Receive+0x90>
 800ac96:	88fb      	ldrh	r3, [r7, #6]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d107      	bne.n	800acac <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 800ac9c:	2301      	movs	r3, #1
 800ac9e:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	2200      	movs	r2, #0
 800aca4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800aca8:	7ffb      	ldrb	r3, [r7, #31]
 800acaa:	e145      	b.n	800af38 <HAL_SPI_Receive+0x32c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	2204      	movs	r2, #4
 800acb0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	2200      	movs	r2, #0
 800acb8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	68ba      	ldr	r2, [r7, #8]
 800acc0:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	88fa      	ldrh	r2, [r7, #6]
 800acc6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	88fa      	ldrh	r2, [r7, #6]
 800acce:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	2200      	movs	r2, #0
 800acd6:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	2200      	movs	r2, #0
 800acdc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	2200      	movs	r2, #0
 800ace4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	2200      	movs	r2, #0
 800acec:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	2200      	movs	r2, #0
 800acf2:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	689b      	ldr	r3, [r3, #8]
 800acf8:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800acfc:	d107      	bne.n	800ad0e <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	681a      	ldr	r2, [r3, #0]
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ad0c:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	685a      	ldr	r2, [r3, #4]
 800ad14:	4b8a      	ldr	r3, [pc, #552]	; (800af40 <HAL_SPI_Receive+0x334>)
 800ad16:	4013      	ands	r3, r2
 800ad18:	88f9      	ldrh	r1, [r7, #6]
 800ad1a:	68fa      	ldr	r2, [r7, #12]
 800ad1c:	6812      	ldr	r2, [r2, #0]
 800ad1e:	430b      	orrs	r3, r1
 800ad20:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	681a      	ldr	r2, [r3, #0]
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	f042 0201 	orr.w	r2, r2, #1
 800ad30:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	685b      	ldr	r3, [r3, #4]
 800ad36:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ad3a:	d107      	bne.n	800ad4c <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	681a      	ldr	r2, [r3, #0]
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ad4a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	68db      	ldr	r3, [r3, #12]
 800ad50:	2b0f      	cmp	r3, #15
 800ad52:	d948      	bls.n	800ade6 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800ad54:	e040      	b.n	800add8 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	695a      	ldr	r2, [r3, #20]
 800ad5c:	f248 0308 	movw	r3, #32776	; 0x8008
 800ad60:	4013      	ands	r3, r2
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d014      	beq.n	800ad90 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	681a      	ldr	r2, [r3, #0]
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ad6e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800ad70:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ad76:	1d1a      	adds	r2, r3, #4
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ad82:	b29b      	uxth	r3, r3
 800ad84:	3b01      	subs	r3, #1
 800ad86:	b29a      	uxth	r2, r3
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800ad8e:	e023      	b.n	800add8 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ad90:	f7f7 f856 	bl	8001e40 <HAL_GetTick>
 800ad94:	4602      	mov	r2, r0
 800ad96:	697b      	ldr	r3, [r7, #20]
 800ad98:	1ad3      	subs	r3, r2, r3
 800ad9a:	683a      	ldr	r2, [r7, #0]
 800ad9c:	429a      	cmp	r2, r3
 800ad9e:	d803      	bhi.n	800ada8 <HAL_SPI_Receive+0x19c>
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ada6:	d102      	bne.n	800adae <HAL_SPI_Receive+0x1a2>
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d114      	bne.n	800add8 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800adae:	68f8      	ldr	r0, [r7, #12]
 800adb0:	f000 faf0 	bl	800b394 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	2200      	movs	r2, #0
 800adb8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800adc2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	2201      	movs	r2, #1
 800add0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800add4:	2303      	movs	r3, #3
 800add6:	e0af      	b.n	800af38 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800adde:	b29b      	uxth	r3, r3
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d1b8      	bne.n	800ad56 <HAL_SPI_Receive+0x14a>
 800ade4:	e095      	b.n	800af12 <HAL_SPI_Receive+0x306>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	68db      	ldr	r3, [r3, #12]
 800adea:	2b07      	cmp	r3, #7
 800adec:	f240 808b 	bls.w	800af06 <HAL_SPI_Receive+0x2fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800adf0:	e03f      	b.n	800ae72 <HAL_SPI_Receive+0x266>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	695b      	ldr	r3, [r3, #20]
 800adf8:	f003 0301 	and.w	r3, r3, #1
 800adfc:	2b01      	cmp	r3, #1
 800adfe:	d114      	bne.n	800ae2a <HAL_SPI_Receive+0x21e>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ae04:	69ba      	ldr	r2, [r7, #24]
 800ae06:	8812      	ldrh	r2, [r2, #0]
 800ae08:	b292      	uxth	r2, r2
 800ae0a:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ae10:	1c9a      	adds	r2, r3, #2
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ae1c:	b29b      	uxth	r3, r3
 800ae1e:	3b01      	subs	r3, #1
 800ae20:	b29a      	uxth	r2, r3
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800ae28:	e023      	b.n	800ae72 <HAL_SPI_Receive+0x266>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ae2a:	f7f7 f809 	bl	8001e40 <HAL_GetTick>
 800ae2e:	4602      	mov	r2, r0
 800ae30:	697b      	ldr	r3, [r7, #20]
 800ae32:	1ad3      	subs	r3, r2, r3
 800ae34:	683a      	ldr	r2, [r7, #0]
 800ae36:	429a      	cmp	r2, r3
 800ae38:	d803      	bhi.n	800ae42 <HAL_SPI_Receive+0x236>
 800ae3a:	683b      	ldr	r3, [r7, #0]
 800ae3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae40:	d102      	bne.n	800ae48 <HAL_SPI_Receive+0x23c>
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d114      	bne.n	800ae72 <HAL_SPI_Receive+0x266>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ae48:	68f8      	ldr	r0, [r7, #12]
 800ae4a:	f000 faa3 	bl	800b394 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	2200      	movs	r2, #0
 800ae52:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ae5c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	2201      	movs	r2, #1
 800ae6a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800ae6e:	2303      	movs	r3, #3
 800ae70:	e062      	b.n	800af38 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ae78:	b29b      	uxth	r3, r3
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d1b9      	bne.n	800adf2 <HAL_SPI_Receive+0x1e6>
 800ae7e:	e048      	b.n	800af12 <HAL_SPI_Receive+0x306>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	695b      	ldr	r3, [r3, #20]
 800ae86:	f003 0301 	and.w	r3, r3, #1
 800ae8a:	2b01      	cmp	r3, #1
 800ae8c:	d117      	bne.n	800aebe <HAL_SPI_Receive+0x2b2>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ae9a:	7812      	ldrb	r2, [r2, #0]
 800ae9c:	b2d2      	uxtb	r2, r2
 800ae9e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aea4:	1c5a      	adds	r2, r3, #1
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800aeb0:	b29b      	uxth	r3, r3
 800aeb2:	3b01      	subs	r3, #1
 800aeb4:	b29a      	uxth	r2, r3
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800aebc:	e023      	b.n	800af06 <HAL_SPI_Receive+0x2fa>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aebe:	f7f6 ffbf 	bl	8001e40 <HAL_GetTick>
 800aec2:	4602      	mov	r2, r0
 800aec4:	697b      	ldr	r3, [r7, #20]
 800aec6:	1ad3      	subs	r3, r2, r3
 800aec8:	683a      	ldr	r2, [r7, #0]
 800aeca:	429a      	cmp	r2, r3
 800aecc:	d803      	bhi.n	800aed6 <HAL_SPI_Receive+0x2ca>
 800aece:	683b      	ldr	r3, [r7, #0]
 800aed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aed4:	d102      	bne.n	800aedc <HAL_SPI_Receive+0x2d0>
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d114      	bne.n	800af06 <HAL_SPI_Receive+0x2fa>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800aedc:	68f8      	ldr	r0, [r7, #12]
 800aede:	f000 fa59 	bl	800b394 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	2200      	movs	r2, #0
 800aee6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aef0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	2201      	movs	r2, #1
 800aefe:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800af02:	2303      	movs	r3, #3
 800af04:	e018      	b.n	800af38 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800af0c:	b29b      	uxth	r3, r3
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d1b6      	bne.n	800ae80 <HAL_SPI_Receive+0x274>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800af12:	68f8      	ldr	r0, [r7, #12]
 800af14:	f000 fa3e 	bl	800b394 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	2200      	movs	r2, #0
 800af1c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	2201      	movs	r2, #1
 800af24:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d001      	beq.n	800af36 <HAL_SPI_Receive+0x32a>
  {
    return HAL_ERROR;
 800af32:	2301      	movs	r3, #1
 800af34:	e000      	b.n	800af38 <HAL_SPI_Receive+0x32c>
  }
  return errorcode;
 800af36:	7ffb      	ldrb	r3, [r7, #31]
}
 800af38:	4618      	mov	r0, r3
 800af3a:	3720      	adds	r7, #32
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}
 800af40:	ffff0000 	.word	0xffff0000

0800af44 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b08e      	sub	sp, #56	; 0x38
 800af48:	af02      	add	r7, sp, #8
 800af4a:	60f8      	str	r0, [r7, #12]
 800af4c:	60b9      	str	r1, [r7, #8]
 800af4e:	607a      	str	r2, [r7, #4]
 800af50:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800af52:	2300      	movs	r3, #0
 800af54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	3320      	adds	r3, #32
 800af5e:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	3330      	adds	r3, #48	; 0x30
 800af66:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800af6e:	2b01      	cmp	r3, #1
 800af70:	d101      	bne.n	800af76 <HAL_SPI_TransmitReceive+0x32>
 800af72:	2302      	movs	r3, #2
 800af74:	e209      	b.n	800b38a <HAL_SPI_TransmitReceive+0x446>
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	2201      	movs	r2, #1
 800af7a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800af7e:	f7f6 ff5f 	bl	8001e40 <HAL_GetTick>
 800af82:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 800af84:	887b      	ldrh	r3, [r7, #2]
 800af86:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 800af88:	887b      	ldrh	r3, [r7, #2]
 800af8a:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800af92:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	685b      	ldr	r3, [r3, #4]
 800af98:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800af9a:	7efb      	ldrb	r3, [r7, #27]
 800af9c:	2b01      	cmp	r3, #1
 800af9e:	d014      	beq.n	800afca <HAL_SPI_TransmitReceive+0x86>
 800afa0:	697b      	ldr	r3, [r7, #20]
 800afa2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800afa6:	d106      	bne.n	800afb6 <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 800afac:	2b00      	cmp	r3, #0
 800afae:	d102      	bne.n	800afb6 <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800afb0:	7efb      	ldrb	r3, [r7, #27]
 800afb2:	2b04      	cmp	r3, #4
 800afb4:	d009      	beq.n	800afca <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 800afb6:	2302      	movs	r3, #2
 800afb8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	2200      	movs	r2, #0
 800afc0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800afc4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800afc8:	e1df      	b.n	800b38a <HAL_SPI_TransmitReceive+0x446>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800afca:	68bb      	ldr	r3, [r7, #8]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d005      	beq.n	800afdc <HAL_SPI_TransmitReceive+0x98>
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d002      	beq.n	800afdc <HAL_SPI_TransmitReceive+0x98>
 800afd6:	887b      	ldrh	r3, [r7, #2]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d109      	bne.n	800aff0 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 800afdc:	2301      	movs	r3, #1
 800afde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	2200      	movs	r2, #0
 800afe6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800afea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800afee:	e1cc      	b.n	800b38a <HAL_SPI_TransmitReceive+0x446>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800aff6:	b2db      	uxtb	r3, r3
 800aff8:	2b04      	cmp	r3, #4
 800affa:	d003      	beq.n	800b004 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	2205      	movs	r2, #5
 800b000:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	2200      	movs	r2, #0
 800b008:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	687a      	ldr	r2, [r7, #4]
 800b010:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	887a      	ldrh	r2, [r7, #2]
 800b016:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	887a      	ldrh	r2, [r7, #2]
 800b01e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	68ba      	ldr	r2, [r7, #8]
 800b026:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	887a      	ldrh	r2, [r7, #2]
 800b02c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	887a      	ldrh	r2, [r7, #2]
 800b034:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	2200      	movs	r2, #0
 800b03c:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	2200      	movs	r2, #0
 800b042:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	685a      	ldr	r2, [r3, #4]
 800b04a:	4b82      	ldr	r3, [pc, #520]	; (800b254 <HAL_SPI_TransmitReceive+0x310>)
 800b04c:	4013      	ands	r3, r2
 800b04e:	8879      	ldrh	r1, [r7, #2]
 800b050:	68fa      	ldr	r2, [r7, #12]
 800b052:	6812      	ldr	r2, [r2, #0]
 800b054:	430b      	orrs	r3, r1
 800b056:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	681a      	ldr	r2, [r3, #0]
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f042 0201 	orr.w	r2, r2, #1
 800b066:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	685b      	ldr	r3, [r3, #4]
 800b06c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b070:	d107      	bne.n	800b082 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	681a      	ldr	r2, [r3, #0]
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b080:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	68db      	ldr	r3, [r3, #12]
 800b086:	2b0f      	cmp	r3, #15
 800b088:	d970      	bls.n	800b16c <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800b08a:	e068      	b.n	800b15e <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	695b      	ldr	r3, [r3, #20]
 800b092:	f003 0302 	and.w	r3, r3, #2
 800b096:	2b02      	cmp	r3, #2
 800b098:	d11a      	bne.n	800b0d0 <HAL_SPI_TransmitReceive+0x18c>
 800b09a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d017      	beq.n	800b0d0 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	6812      	ldr	r2, [r2, #0]
 800b0aa:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b0b0:	1d1a      	adds	r2, r3, #4
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b0bc:	b29b      	uxth	r3, r3
 800b0be:	3b01      	subs	r3, #1
 800b0c0:	b29a      	uxth	r2, r3
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b0ce:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	695a      	ldr	r2, [r3, #20]
 800b0d6:	f248 0308 	movw	r3, #32776	; 0x8008
 800b0da:	4013      	ands	r3, r2
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d01a      	beq.n	800b116 <HAL_SPI_TransmitReceive+0x1d2>
 800b0e0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d017      	beq.n	800b116 <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	681a      	ldr	r2, [r3, #0]
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b0ee:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b0f0:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b0f6:	1d1a      	adds	r2, r3, #4
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b102:	b29b      	uxth	r3, r3
 800b104:	3b01      	subs	r3, #1
 800b106:	b29a      	uxth	r2, r3
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b114:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b116:	f7f6 fe93 	bl	8001e40 <HAL_GetTick>
 800b11a:	4602      	mov	r2, r0
 800b11c:	69fb      	ldr	r3, [r7, #28]
 800b11e:	1ad3      	subs	r3, r2, r3
 800b120:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b122:	429a      	cmp	r2, r3
 800b124:	d803      	bhi.n	800b12e <HAL_SPI_TransmitReceive+0x1ea>
 800b126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b12c:	d102      	bne.n	800b134 <HAL_SPI_TransmitReceive+0x1f0>
 800b12e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b130:	2b00      	cmp	r3, #0
 800b132:	d114      	bne.n	800b15e <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800b134:	68f8      	ldr	r0, [r7, #12]
 800b136:	f000 f92d 	bl	800b394 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	2200      	movs	r2, #0
 800b13e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b148:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	2201      	movs	r2, #1
 800b156:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 800b15a:	2303      	movs	r3, #3
 800b15c:	e115      	b.n	800b38a <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800b15e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b160:	2b00      	cmp	r3, #0
 800b162:	d193      	bne.n	800b08c <HAL_SPI_TransmitReceive+0x148>
 800b164:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b166:	2b00      	cmp	r3, #0
 800b168:	d190      	bne.n	800b08c <HAL_SPI_TransmitReceive+0x148>
 800b16a:	e0e7      	b.n	800b33c <HAL_SPI_TransmitReceive+0x3f8>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	68db      	ldr	r3, [r3, #12]
 800b170:	2b07      	cmp	r3, #7
 800b172:	f240 80dd 	bls.w	800b330 <HAL_SPI_TransmitReceive+0x3ec>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800b176:	e066      	b.n	800b246 <HAL_SPI_TransmitReceive+0x302>
    {
      /* Check the TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	695b      	ldr	r3, [r3, #20]
 800b17e:	f003 0302 	and.w	r3, r3, #2
 800b182:	2b02      	cmp	r3, #2
 800b184:	d119      	bne.n	800b1ba <HAL_SPI_TransmitReceive+0x276>
 800b186:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d016      	beq.n	800b1ba <HAL_SPI_TransmitReceive+0x276>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b190:	881a      	ldrh	r2, [r3, #0]
 800b192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b194:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b19a:	1c9a      	adds	r2, r3, #2
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b1a6:	b29b      	uxth	r3, r3
 800b1a8:	3b01      	subs	r3, #1
 800b1aa:	b29a      	uxth	r2, r3
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b1b8:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	695b      	ldr	r3, [r3, #20]
 800b1c0:	f003 0301 	and.w	r3, r3, #1
 800b1c4:	2b01      	cmp	r3, #1
 800b1c6:	d11a      	bne.n	800b1fe <HAL_SPI_TransmitReceive+0x2ba>
 800b1c8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d017      	beq.n	800b1fe <HAL_SPI_TransmitReceive+0x2ba>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b1d2:	6a3a      	ldr	r2, [r7, #32]
 800b1d4:	8812      	ldrh	r2, [r2, #0]
 800b1d6:	b292      	uxth	r2, r2
 800b1d8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b1de:	1c9a      	adds	r2, r3, #2
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b1ea:	b29b      	uxth	r3, r3
 800b1ec:	3b01      	subs	r3, #1
 800b1ee:	b29a      	uxth	r2, r3
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b1fc:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b1fe:	f7f6 fe1f 	bl	8001e40 <HAL_GetTick>
 800b202:	4602      	mov	r2, r0
 800b204:	69fb      	ldr	r3, [r7, #28]
 800b206:	1ad3      	subs	r3, r2, r3
 800b208:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b20a:	429a      	cmp	r2, r3
 800b20c:	d803      	bhi.n	800b216 <HAL_SPI_TransmitReceive+0x2d2>
 800b20e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b210:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b214:	d102      	bne.n	800b21c <HAL_SPI_TransmitReceive+0x2d8>
 800b216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d114      	bne.n	800b246 <HAL_SPI_TransmitReceive+0x302>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800b21c:	68f8      	ldr	r0, [r7, #12]
 800b21e:	f000 f8b9 	bl	800b394 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	2200      	movs	r2, #0
 800b226:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b230:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	2201      	movs	r2, #1
 800b23e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 800b242:	2303      	movs	r3, #3
 800b244:	e0a1      	b.n	800b38a <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800b246:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d195      	bne.n	800b178 <HAL_SPI_TransmitReceive+0x234>
 800b24c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d192      	bne.n	800b178 <HAL_SPI_TransmitReceive+0x234>
 800b252:	e073      	b.n	800b33c <HAL_SPI_TransmitReceive+0x3f8>
 800b254:	ffff0000 	.word	0xffff0000
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	695b      	ldr	r3, [r3, #20]
 800b25e:	f003 0302 	and.w	r3, r3, #2
 800b262:	2b02      	cmp	r3, #2
 800b264:	d11b      	bne.n	800b29e <HAL_SPI_TransmitReceive+0x35a>
 800b266:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d018      	beq.n	800b29e <HAL_SPI_TransmitReceive+0x35a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	3320      	adds	r3, #32
 800b276:	7812      	ldrb	r2, [r2, #0]
 800b278:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b27e:	1c5a      	adds	r2, r3, #1
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b28a:	b29b      	uxth	r3, r3
 800b28c:	3b01      	subs	r3, #1
 800b28e:	b29a      	uxth	r2, r3
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b29c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	695b      	ldr	r3, [r3, #20]
 800b2a4:	f003 0301 	and.w	r3, r3, #1
 800b2a8:	2b01      	cmp	r3, #1
 800b2aa:	d11d      	bne.n	800b2e8 <HAL_SPI_TransmitReceive+0x3a4>
 800b2ac:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d01a      	beq.n	800b2e8 <HAL_SPI_TransmitReceive+0x3a4>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b2be:	7812      	ldrb	r2, [r2, #0]
 800b2c0:	b2d2      	uxtb	r2, r2
 800b2c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b2c8:	1c5a      	adds	r2, r3, #1
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b2d4:	b29b      	uxth	r3, r3
 800b2d6:	3b01      	subs	r3, #1
 800b2d8:	b29a      	uxth	r2, r3
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b2e6:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b2e8:	f7f6 fdaa 	bl	8001e40 <HAL_GetTick>
 800b2ec:	4602      	mov	r2, r0
 800b2ee:	69fb      	ldr	r3, [r7, #28]
 800b2f0:	1ad3      	subs	r3, r2, r3
 800b2f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b2f4:	429a      	cmp	r2, r3
 800b2f6:	d803      	bhi.n	800b300 <HAL_SPI_TransmitReceive+0x3bc>
 800b2f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2fe:	d102      	bne.n	800b306 <HAL_SPI_TransmitReceive+0x3c2>
 800b300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b302:	2b00      	cmp	r3, #0
 800b304:	d114      	bne.n	800b330 <HAL_SPI_TransmitReceive+0x3ec>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800b306:	68f8      	ldr	r0, [r7, #12]
 800b308:	f000 f844 	bl	800b394 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	2200      	movs	r2, #0
 800b310:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b31a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	2201      	movs	r2, #1
 800b328:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 800b32c:	2303      	movs	r3, #3
 800b32e:	e02c      	b.n	800b38a <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800b330:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b332:	2b00      	cmp	r3, #0
 800b334:	d190      	bne.n	800b258 <HAL_SPI_TransmitReceive+0x314>
 800b336:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d18d      	bne.n	800b258 <HAL_SPI_TransmitReceive+0x314>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800b33c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b33e:	9300      	str	r3, [sp, #0]
 800b340:	69fb      	ldr	r3, [r7, #28]
 800b342:	2200      	movs	r2, #0
 800b344:	2108      	movs	r1, #8
 800b346:	68f8      	ldr	r0, [r7, #12]
 800b348:	f000 f8c4 	bl	800b4d4 <SPI_WaitOnFlagUntilTimeout>
 800b34c:	4603      	mov	r3, r0
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d007      	beq.n	800b362 <HAL_SPI_TransmitReceive+0x41e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b358:	f043 0220 	orr.w	r2, r3, #32
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800b362:	68f8      	ldr	r0, [r7, #12]
 800b364:	f000 f816 	bl	800b394 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	2200      	movs	r2, #0
 800b36c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	2201      	movs	r2, #1
 800b374:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d001      	beq.n	800b386 <HAL_SPI_TransmitReceive+0x442>
  {
    return HAL_ERROR;
 800b382:	2301      	movs	r3, #1
 800b384:	e001      	b.n	800b38a <HAL_SPI_TransmitReceive+0x446>
  }
  return errorcode;
 800b386:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3730      	adds	r7, #48	; 0x30
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}
 800b392:	bf00      	nop

0800b394 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800b394:	b480      	push	{r7}
 800b396:	b085      	sub	sp, #20
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	695b      	ldr	r3, [r3, #20]
 800b3a2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	699a      	ldr	r2, [r3, #24]
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f042 0208 	orr.w	r2, r2, #8
 800b3b2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	699a      	ldr	r2, [r3, #24]
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	f042 0210 	orr.w	r2, r2, #16
 800b3c2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	681a      	ldr	r2, [r3, #0]
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	f022 0201 	bic.w	r2, r2, #1
 800b3d2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	6919      	ldr	r1, [r3, #16]
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681a      	ldr	r2, [r3, #0]
 800b3de:	4b3c      	ldr	r3, [pc, #240]	; (800b4d0 <SPI_CloseTransfer+0x13c>)
 800b3e0:	400b      	ands	r3, r1
 800b3e2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	689a      	ldr	r2, [r3, #8]
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800b3f2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b3fa:	b2db      	uxtb	r3, r3
 800b3fc:	2b04      	cmp	r3, #4
 800b3fe:	d014      	beq.n	800b42a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	f003 0320 	and.w	r3, r3, #32
 800b406:	2b00      	cmp	r3, #0
 800b408:	d00f      	beq.n	800b42a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b410:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	699a      	ldr	r2, [r3, #24]
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	f042 0220 	orr.w	r2, r2, #32
 800b428:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b430:	b2db      	uxtb	r3, r3
 800b432:	2b03      	cmp	r3, #3
 800b434:	d014      	beq.n	800b460 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d00f      	beq.n	800b460 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b446:	f043 0204 	orr.w	r2, r3, #4
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	699a      	ldr	r2, [r3, #24]
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b45e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b466:	2b00      	cmp	r3, #0
 800b468:	d00f      	beq.n	800b48a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b470:	f043 0201 	orr.w	r2, r3, #1
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	699a      	ldr	r2, [r3, #24]
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b488:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b490:	2b00      	cmp	r3, #0
 800b492:	d00f      	beq.n	800b4b4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b49a:	f043 0208 	orr.w	r2, r3, #8
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	699a      	ldr	r2, [r3, #24]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b4b2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2200      	movs	r2, #0
 800b4c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800b4c4:	bf00      	nop
 800b4c6:	3714      	adds	r7, #20
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ce:	4770      	bx	lr
 800b4d0:	fffffc90 	.word	0xfffffc90

0800b4d4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b084      	sub	sp, #16
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	60f8      	str	r0, [r7, #12]
 800b4dc:	60b9      	str	r1, [r7, #8]
 800b4de:	603b      	str	r3, [r7, #0]
 800b4e0:	4613      	mov	r3, r2
 800b4e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800b4e4:	e010      	b.n	800b508 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b4e6:	f7f6 fcab 	bl	8001e40 <HAL_GetTick>
 800b4ea:	4602      	mov	r2, r0
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	1ad3      	subs	r3, r2, r3
 800b4f0:	69ba      	ldr	r2, [r7, #24]
 800b4f2:	429a      	cmp	r2, r3
 800b4f4:	d803      	bhi.n	800b4fe <SPI_WaitOnFlagUntilTimeout+0x2a>
 800b4f6:	69bb      	ldr	r3, [r7, #24]
 800b4f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4fc:	d102      	bne.n	800b504 <SPI_WaitOnFlagUntilTimeout+0x30>
 800b4fe:	69bb      	ldr	r3, [r7, #24]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d101      	bne.n	800b508 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800b504:	2303      	movs	r3, #3
 800b506:	e00f      	b.n	800b528 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	695a      	ldr	r2, [r3, #20]
 800b50e:	68bb      	ldr	r3, [r7, #8]
 800b510:	4013      	ands	r3, r2
 800b512:	68ba      	ldr	r2, [r7, #8]
 800b514:	429a      	cmp	r2, r3
 800b516:	bf0c      	ite	eq
 800b518:	2301      	moveq	r3, #1
 800b51a:	2300      	movne	r3, #0
 800b51c:	b2db      	uxtb	r3, r3
 800b51e:	461a      	mov	r2, r3
 800b520:	79fb      	ldrb	r3, [r7, #7]
 800b522:	429a      	cmp	r2, r3
 800b524:	d0df      	beq.n	800b4e6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800b526:	2300      	movs	r3, #0
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3710      	adds	r7, #16
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}

0800b530 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800b530:	b480      	push	{r7}
 800b532:	b085      	sub	sp, #20
 800b534:	af00      	add	r7, sp, #0
 800b536:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b53c:	095b      	lsrs	r3, r3, #5
 800b53e:	3301      	adds	r3, #1
 800b540:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	68db      	ldr	r3, [r3, #12]
 800b546:	3301      	adds	r3, #1
 800b548:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800b54a:	68bb      	ldr	r3, [r7, #8]
 800b54c:	3307      	adds	r3, #7
 800b54e:	08db      	lsrs	r3, r3, #3
 800b550:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	68fa      	ldr	r2, [r7, #12]
 800b556:	fb02 f303 	mul.w	r3, r2, r3
}
 800b55a:	4618      	mov	r0, r3
 800b55c:	3714      	adds	r7, #20
 800b55e:	46bd      	mov	sp, r7
 800b560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b564:	4770      	bx	lr

0800b566 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b566:	b580      	push	{r7, lr}
 800b568:	b082      	sub	sp, #8
 800b56a:	af00      	add	r7, sp, #0
 800b56c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d101      	bne.n	800b578 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b574:	2301      	movs	r3, #1
 800b576:	e049      	b.n	800b60c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b57e:	b2db      	uxtb	r3, r3
 800b580:	2b00      	cmp	r3, #0
 800b582:	d106      	bne.n	800b592 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2200      	movs	r2, #0
 800b588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b58c:	6878      	ldr	r0, [r7, #4]
 800b58e:	f7f6 f9c9 	bl	8001924 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	2202      	movs	r2, #2
 800b596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681a      	ldr	r2, [r3, #0]
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	3304      	adds	r3, #4
 800b5a2:	4619      	mov	r1, r3
 800b5a4:	4610      	mov	r0, r2
 800b5a6:	f000 fa09 	bl	800b9bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2201      	movs	r2, #1
 800b5ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	2201      	movs	r2, #1
 800b5b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	2201      	movs	r2, #1
 800b5be:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	2201      	movs	r2, #1
 800b5c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2201      	movs	r2, #1
 800b5ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	2201      	movs	r2, #1
 800b5d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	2201      	movs	r2, #1
 800b5de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	2201      	movs	r2, #1
 800b5e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	2201      	movs	r2, #1
 800b5ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	2201      	movs	r2, #1
 800b5f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	2201      	movs	r2, #1
 800b5fe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	2201      	movs	r2, #1
 800b606:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b60a:	2300      	movs	r3, #0
}
 800b60c:	4618      	mov	r0, r3
 800b60e:	3708      	adds	r7, #8
 800b610:	46bd      	mov	sp, r7
 800b612:	bd80      	pop	{r7, pc}

0800b614 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800b614:	b580      	push	{r7, lr}
 800b616:	b082      	sub	sp, #8
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d101      	bne.n	800b626 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800b622:	2301      	movs	r3, #1
 800b624:	e049      	b.n	800b6ba <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b62c:	b2db      	uxtb	r3, r3
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d106      	bne.n	800b640 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	2200      	movs	r2, #0
 800b636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800b63a:	6878      	ldr	r0, [r7, #4]
 800b63c:	f000 f841 	bl	800b6c2 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2202      	movs	r2, #2
 800b644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681a      	ldr	r2, [r3, #0]
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	3304      	adds	r3, #4
 800b650:	4619      	mov	r1, r3
 800b652:	4610      	mov	r0, r2
 800b654:	f000 f9b2 	bl	800b9bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2201      	movs	r2, #1
 800b65c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	2201      	movs	r2, #1
 800b664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	2201      	movs	r2, #1
 800b66c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	2201      	movs	r2, #1
 800b674:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	2201      	movs	r2, #1
 800b67c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	2201      	movs	r2, #1
 800b684:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2201      	movs	r2, #1
 800b68c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2201      	movs	r2, #1
 800b694:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2201      	movs	r2, #1
 800b69c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	2201      	movs	r2, #1
 800b6a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	2201      	movs	r2, #1
 800b6b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b6b8:	2300      	movs	r3, #0
}
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	3708      	adds	r7, #8
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}

0800b6c2 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800b6c2:	b480      	push	{r7}
 800b6c4:	b083      	sub	sp, #12
 800b6c6:	af00      	add	r7, sp, #0
 800b6c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800b6ca:	bf00      	nop
 800b6cc:	370c      	adds	r7, #12
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d4:	4770      	bx	lr
	...

0800b6d8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b086      	sub	sp, #24
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	60f8      	str	r0, [r7, #12]
 800b6e0:	60b9      	str	r1, [r7, #8]
 800b6e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b6ee:	2b01      	cmp	r3, #1
 800b6f0:	d101      	bne.n	800b6f6 <HAL_TIM_OC_ConfigChannel+0x1e>
 800b6f2:	2302      	movs	r3, #2
 800b6f4:	e066      	b.n	800b7c4 <HAL_TIM_OC_ConfigChannel+0xec>
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	2201      	movs	r2, #1
 800b6fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2b14      	cmp	r3, #20
 800b702:	d857      	bhi.n	800b7b4 <HAL_TIM_OC_ConfigChannel+0xdc>
 800b704:	a201      	add	r2, pc, #4	; (adr r2, 800b70c <HAL_TIM_OC_ConfigChannel+0x34>)
 800b706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b70a:	bf00      	nop
 800b70c:	0800b761 	.word	0x0800b761
 800b710:	0800b7b5 	.word	0x0800b7b5
 800b714:	0800b7b5 	.word	0x0800b7b5
 800b718:	0800b7b5 	.word	0x0800b7b5
 800b71c:	0800b76f 	.word	0x0800b76f
 800b720:	0800b7b5 	.word	0x0800b7b5
 800b724:	0800b7b5 	.word	0x0800b7b5
 800b728:	0800b7b5 	.word	0x0800b7b5
 800b72c:	0800b77d 	.word	0x0800b77d
 800b730:	0800b7b5 	.word	0x0800b7b5
 800b734:	0800b7b5 	.word	0x0800b7b5
 800b738:	0800b7b5 	.word	0x0800b7b5
 800b73c:	0800b78b 	.word	0x0800b78b
 800b740:	0800b7b5 	.word	0x0800b7b5
 800b744:	0800b7b5 	.word	0x0800b7b5
 800b748:	0800b7b5 	.word	0x0800b7b5
 800b74c:	0800b799 	.word	0x0800b799
 800b750:	0800b7b5 	.word	0x0800b7b5
 800b754:	0800b7b5 	.word	0x0800b7b5
 800b758:	0800b7b5 	.word	0x0800b7b5
 800b75c:	0800b7a7 	.word	0x0800b7a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	68b9      	ldr	r1, [r7, #8]
 800b766:	4618      	mov	r0, r3
 800b768:	f000 f9c2 	bl	800baf0 <TIM_OC1_SetConfig>
      break;
 800b76c:	e025      	b.n	800b7ba <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	68b9      	ldr	r1, [r7, #8]
 800b774:	4618      	mov	r0, r3
 800b776:	f000 fa4b 	bl	800bc10 <TIM_OC2_SetConfig>
      break;
 800b77a:	e01e      	b.n	800b7ba <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	68b9      	ldr	r1, [r7, #8]
 800b782:	4618      	mov	r0, r3
 800b784:	f000 face 	bl	800bd24 <TIM_OC3_SetConfig>
      break;
 800b788:	e017      	b.n	800b7ba <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	68b9      	ldr	r1, [r7, #8]
 800b790:	4618      	mov	r0, r3
 800b792:	f000 fb4f 	bl	800be34 <TIM_OC4_SetConfig>
      break;
 800b796:	e010      	b.n	800b7ba <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	68b9      	ldr	r1, [r7, #8]
 800b79e:	4618      	mov	r0, r3
 800b7a0:	f000 fbb2 	bl	800bf08 <TIM_OC5_SetConfig>
      break;
 800b7a4:	e009      	b.n	800b7ba <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	68b9      	ldr	r1, [r7, #8]
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	f000 fc0f 	bl	800bfd0 <TIM_OC6_SetConfig>
      break;
 800b7b2:	e002      	b.n	800b7ba <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	75fb      	strb	r3, [r7, #23]
      break;
 800b7b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	2200      	movs	r2, #0
 800b7be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b7c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	3718      	adds	r7, #24
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	bd80      	pop	{r7, pc}

0800b7cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b7cc:	b580      	push	{r7, lr}
 800b7ce:	b084      	sub	sp, #16
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
 800b7d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b7d6:	2300      	movs	r3, #0
 800b7d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b7e0:	2b01      	cmp	r3, #1
 800b7e2:	d101      	bne.n	800b7e8 <HAL_TIM_ConfigClockSource+0x1c>
 800b7e4:	2302      	movs	r3, #2
 800b7e6:	e0dc      	b.n	800b9a2 <HAL_TIM_ConfigClockSource+0x1d6>
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2201      	movs	r2, #1
 800b7ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2202      	movs	r2, #2
 800b7f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	689b      	ldr	r3, [r3, #8]
 800b7fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b800:	68ba      	ldr	r2, [r7, #8]
 800b802:	4b6a      	ldr	r3, [pc, #424]	; (800b9ac <HAL_TIM_ConfigClockSource+0x1e0>)
 800b804:	4013      	ands	r3, r2
 800b806:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b80e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	68ba      	ldr	r2, [r7, #8]
 800b816:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	4a64      	ldr	r2, [pc, #400]	; (800b9b0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b81e:	4293      	cmp	r3, r2
 800b820:	f000 80a9 	beq.w	800b976 <HAL_TIM_ConfigClockSource+0x1aa>
 800b824:	4a62      	ldr	r2, [pc, #392]	; (800b9b0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b826:	4293      	cmp	r3, r2
 800b828:	f200 80ae 	bhi.w	800b988 <HAL_TIM_ConfigClockSource+0x1bc>
 800b82c:	4a61      	ldr	r2, [pc, #388]	; (800b9b4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b82e:	4293      	cmp	r3, r2
 800b830:	f000 80a1 	beq.w	800b976 <HAL_TIM_ConfigClockSource+0x1aa>
 800b834:	4a5f      	ldr	r2, [pc, #380]	; (800b9b4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b836:	4293      	cmp	r3, r2
 800b838:	f200 80a6 	bhi.w	800b988 <HAL_TIM_ConfigClockSource+0x1bc>
 800b83c:	4a5e      	ldr	r2, [pc, #376]	; (800b9b8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800b83e:	4293      	cmp	r3, r2
 800b840:	f000 8099 	beq.w	800b976 <HAL_TIM_ConfigClockSource+0x1aa>
 800b844:	4a5c      	ldr	r2, [pc, #368]	; (800b9b8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800b846:	4293      	cmp	r3, r2
 800b848:	f200 809e 	bhi.w	800b988 <HAL_TIM_ConfigClockSource+0x1bc>
 800b84c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b850:	f000 8091 	beq.w	800b976 <HAL_TIM_ConfigClockSource+0x1aa>
 800b854:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b858:	f200 8096 	bhi.w	800b988 <HAL_TIM_ConfigClockSource+0x1bc>
 800b85c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b860:	f000 8089 	beq.w	800b976 <HAL_TIM_ConfigClockSource+0x1aa>
 800b864:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b868:	f200 808e 	bhi.w	800b988 <HAL_TIM_ConfigClockSource+0x1bc>
 800b86c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b870:	d03e      	beq.n	800b8f0 <HAL_TIM_ConfigClockSource+0x124>
 800b872:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b876:	f200 8087 	bhi.w	800b988 <HAL_TIM_ConfigClockSource+0x1bc>
 800b87a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b87e:	f000 8086 	beq.w	800b98e <HAL_TIM_ConfigClockSource+0x1c2>
 800b882:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b886:	d87f      	bhi.n	800b988 <HAL_TIM_ConfigClockSource+0x1bc>
 800b888:	2b70      	cmp	r3, #112	; 0x70
 800b88a:	d01a      	beq.n	800b8c2 <HAL_TIM_ConfigClockSource+0xf6>
 800b88c:	2b70      	cmp	r3, #112	; 0x70
 800b88e:	d87b      	bhi.n	800b988 <HAL_TIM_ConfigClockSource+0x1bc>
 800b890:	2b60      	cmp	r3, #96	; 0x60
 800b892:	d050      	beq.n	800b936 <HAL_TIM_ConfigClockSource+0x16a>
 800b894:	2b60      	cmp	r3, #96	; 0x60
 800b896:	d877      	bhi.n	800b988 <HAL_TIM_ConfigClockSource+0x1bc>
 800b898:	2b50      	cmp	r3, #80	; 0x50
 800b89a:	d03c      	beq.n	800b916 <HAL_TIM_ConfigClockSource+0x14a>
 800b89c:	2b50      	cmp	r3, #80	; 0x50
 800b89e:	d873      	bhi.n	800b988 <HAL_TIM_ConfigClockSource+0x1bc>
 800b8a0:	2b40      	cmp	r3, #64	; 0x40
 800b8a2:	d058      	beq.n	800b956 <HAL_TIM_ConfigClockSource+0x18a>
 800b8a4:	2b40      	cmp	r3, #64	; 0x40
 800b8a6:	d86f      	bhi.n	800b988 <HAL_TIM_ConfigClockSource+0x1bc>
 800b8a8:	2b30      	cmp	r3, #48	; 0x30
 800b8aa:	d064      	beq.n	800b976 <HAL_TIM_ConfigClockSource+0x1aa>
 800b8ac:	2b30      	cmp	r3, #48	; 0x30
 800b8ae:	d86b      	bhi.n	800b988 <HAL_TIM_ConfigClockSource+0x1bc>
 800b8b0:	2b20      	cmp	r3, #32
 800b8b2:	d060      	beq.n	800b976 <HAL_TIM_ConfigClockSource+0x1aa>
 800b8b4:	2b20      	cmp	r3, #32
 800b8b6:	d867      	bhi.n	800b988 <HAL_TIM_ConfigClockSource+0x1bc>
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d05c      	beq.n	800b976 <HAL_TIM_ConfigClockSource+0x1aa>
 800b8bc:	2b10      	cmp	r3, #16
 800b8be:	d05a      	beq.n	800b976 <HAL_TIM_ConfigClockSource+0x1aa>
 800b8c0:	e062      	b.n	800b988 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	6818      	ldr	r0, [r3, #0]
 800b8c6:	683b      	ldr	r3, [r7, #0]
 800b8c8:	6899      	ldr	r1, [r3, #8]
 800b8ca:	683b      	ldr	r3, [r7, #0]
 800b8cc:	685a      	ldr	r2, [r3, #4]
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	68db      	ldr	r3, [r3, #12]
 800b8d2:	f000 fc61 	bl	800c198 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	689b      	ldr	r3, [r3, #8]
 800b8dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b8e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	68ba      	ldr	r2, [r7, #8]
 800b8ec:	609a      	str	r2, [r3, #8]
      break;
 800b8ee:	e04f      	b.n	800b990 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	6818      	ldr	r0, [r3, #0]
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	6899      	ldr	r1, [r3, #8]
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	685a      	ldr	r2, [r3, #4]
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	68db      	ldr	r3, [r3, #12]
 800b900:	f000 fc4a 	bl	800c198 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	689a      	ldr	r2, [r3, #8]
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b912:	609a      	str	r2, [r3, #8]
      break;
 800b914:	e03c      	b.n	800b990 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	6818      	ldr	r0, [r3, #0]
 800b91a:	683b      	ldr	r3, [r7, #0]
 800b91c:	6859      	ldr	r1, [r3, #4]
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	68db      	ldr	r3, [r3, #12]
 800b922:	461a      	mov	r2, r3
 800b924:	f000 fbba 	bl	800c09c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	2150      	movs	r1, #80	; 0x50
 800b92e:	4618      	mov	r0, r3
 800b930:	f000 fc14 	bl	800c15c <TIM_ITRx_SetConfig>
      break;
 800b934:	e02c      	b.n	800b990 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	6818      	ldr	r0, [r3, #0]
 800b93a:	683b      	ldr	r3, [r7, #0]
 800b93c:	6859      	ldr	r1, [r3, #4]
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	68db      	ldr	r3, [r3, #12]
 800b942:	461a      	mov	r2, r3
 800b944:	f000 fbd9 	bl	800c0fa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	2160      	movs	r1, #96	; 0x60
 800b94e:	4618      	mov	r0, r3
 800b950:	f000 fc04 	bl	800c15c <TIM_ITRx_SetConfig>
      break;
 800b954:	e01c      	b.n	800b990 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	6818      	ldr	r0, [r3, #0]
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	6859      	ldr	r1, [r3, #4]
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	68db      	ldr	r3, [r3, #12]
 800b962:	461a      	mov	r2, r3
 800b964:	f000 fb9a 	bl	800c09c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	2140      	movs	r1, #64	; 0x40
 800b96e:	4618      	mov	r0, r3
 800b970:	f000 fbf4 	bl	800c15c <TIM_ITRx_SetConfig>
      break;
 800b974:	e00c      	b.n	800b990 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681a      	ldr	r2, [r3, #0]
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	4619      	mov	r1, r3
 800b980:	4610      	mov	r0, r2
 800b982:	f000 fbeb 	bl	800c15c <TIM_ITRx_SetConfig>
      break;
 800b986:	e003      	b.n	800b990 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800b988:	2301      	movs	r3, #1
 800b98a:	73fb      	strb	r3, [r7, #15]
      break;
 800b98c:	e000      	b.n	800b990 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800b98e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	2201      	movs	r2, #1
 800b994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	2200      	movs	r2, #0
 800b99c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b9a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	3710      	adds	r7, #16
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	bd80      	pop	{r7, pc}
 800b9aa:	bf00      	nop
 800b9ac:	ffceff88 	.word	0xffceff88
 800b9b0:	00100040 	.word	0x00100040
 800b9b4:	00100030 	.word	0x00100030
 800b9b8:	00100020 	.word	0x00100020

0800b9bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b9bc:	b480      	push	{r7}
 800b9be:	b085      	sub	sp, #20
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
 800b9c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	4a40      	ldr	r2, [pc, #256]	; (800bad0 <TIM_Base_SetConfig+0x114>)
 800b9d0:	4293      	cmp	r3, r2
 800b9d2:	d013      	beq.n	800b9fc <TIM_Base_SetConfig+0x40>
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b9da:	d00f      	beq.n	800b9fc <TIM_Base_SetConfig+0x40>
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	4a3d      	ldr	r2, [pc, #244]	; (800bad4 <TIM_Base_SetConfig+0x118>)
 800b9e0:	4293      	cmp	r3, r2
 800b9e2:	d00b      	beq.n	800b9fc <TIM_Base_SetConfig+0x40>
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	4a3c      	ldr	r2, [pc, #240]	; (800bad8 <TIM_Base_SetConfig+0x11c>)
 800b9e8:	4293      	cmp	r3, r2
 800b9ea:	d007      	beq.n	800b9fc <TIM_Base_SetConfig+0x40>
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	4a3b      	ldr	r2, [pc, #236]	; (800badc <TIM_Base_SetConfig+0x120>)
 800b9f0:	4293      	cmp	r3, r2
 800b9f2:	d003      	beq.n	800b9fc <TIM_Base_SetConfig+0x40>
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	4a3a      	ldr	r2, [pc, #232]	; (800bae0 <TIM_Base_SetConfig+0x124>)
 800b9f8:	4293      	cmp	r3, r2
 800b9fa:	d108      	bne.n	800ba0e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ba02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ba04:	683b      	ldr	r3, [r7, #0]
 800ba06:	685b      	ldr	r3, [r3, #4]
 800ba08:	68fa      	ldr	r2, [r7, #12]
 800ba0a:	4313      	orrs	r3, r2
 800ba0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	4a2f      	ldr	r2, [pc, #188]	; (800bad0 <TIM_Base_SetConfig+0x114>)
 800ba12:	4293      	cmp	r3, r2
 800ba14:	d01f      	beq.n	800ba56 <TIM_Base_SetConfig+0x9a>
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ba1c:	d01b      	beq.n	800ba56 <TIM_Base_SetConfig+0x9a>
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	4a2c      	ldr	r2, [pc, #176]	; (800bad4 <TIM_Base_SetConfig+0x118>)
 800ba22:	4293      	cmp	r3, r2
 800ba24:	d017      	beq.n	800ba56 <TIM_Base_SetConfig+0x9a>
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	4a2b      	ldr	r2, [pc, #172]	; (800bad8 <TIM_Base_SetConfig+0x11c>)
 800ba2a:	4293      	cmp	r3, r2
 800ba2c:	d013      	beq.n	800ba56 <TIM_Base_SetConfig+0x9a>
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	4a2a      	ldr	r2, [pc, #168]	; (800badc <TIM_Base_SetConfig+0x120>)
 800ba32:	4293      	cmp	r3, r2
 800ba34:	d00f      	beq.n	800ba56 <TIM_Base_SetConfig+0x9a>
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	4a29      	ldr	r2, [pc, #164]	; (800bae0 <TIM_Base_SetConfig+0x124>)
 800ba3a:	4293      	cmp	r3, r2
 800ba3c:	d00b      	beq.n	800ba56 <TIM_Base_SetConfig+0x9a>
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	4a28      	ldr	r2, [pc, #160]	; (800bae4 <TIM_Base_SetConfig+0x128>)
 800ba42:	4293      	cmp	r3, r2
 800ba44:	d007      	beq.n	800ba56 <TIM_Base_SetConfig+0x9a>
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	4a27      	ldr	r2, [pc, #156]	; (800bae8 <TIM_Base_SetConfig+0x12c>)
 800ba4a:	4293      	cmp	r3, r2
 800ba4c:	d003      	beq.n	800ba56 <TIM_Base_SetConfig+0x9a>
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	4a26      	ldr	r2, [pc, #152]	; (800baec <TIM_Base_SetConfig+0x130>)
 800ba52:	4293      	cmp	r3, r2
 800ba54:	d108      	bne.n	800ba68 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ba5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	68db      	ldr	r3, [r3, #12]
 800ba62:	68fa      	ldr	r2, [r7, #12]
 800ba64:	4313      	orrs	r3, r2
 800ba66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	695b      	ldr	r3, [r3, #20]
 800ba72:	4313      	orrs	r3, r2
 800ba74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	68fa      	ldr	r2, [r7, #12]
 800ba7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	689a      	ldr	r2, [r3, #8]
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ba84:	683b      	ldr	r3, [r7, #0]
 800ba86:	681a      	ldr	r2, [r3, #0]
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	4a10      	ldr	r2, [pc, #64]	; (800bad0 <TIM_Base_SetConfig+0x114>)
 800ba90:	4293      	cmp	r3, r2
 800ba92:	d00f      	beq.n	800bab4 <TIM_Base_SetConfig+0xf8>
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	4a12      	ldr	r2, [pc, #72]	; (800bae0 <TIM_Base_SetConfig+0x124>)
 800ba98:	4293      	cmp	r3, r2
 800ba9a:	d00b      	beq.n	800bab4 <TIM_Base_SetConfig+0xf8>
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	4a11      	ldr	r2, [pc, #68]	; (800bae4 <TIM_Base_SetConfig+0x128>)
 800baa0:	4293      	cmp	r3, r2
 800baa2:	d007      	beq.n	800bab4 <TIM_Base_SetConfig+0xf8>
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	4a10      	ldr	r2, [pc, #64]	; (800bae8 <TIM_Base_SetConfig+0x12c>)
 800baa8:	4293      	cmp	r3, r2
 800baaa:	d003      	beq.n	800bab4 <TIM_Base_SetConfig+0xf8>
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	4a0f      	ldr	r2, [pc, #60]	; (800baec <TIM_Base_SetConfig+0x130>)
 800bab0:	4293      	cmp	r3, r2
 800bab2:	d103      	bne.n	800babc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bab4:	683b      	ldr	r3, [r7, #0]
 800bab6:	691a      	ldr	r2, [r3, #16]
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	2201      	movs	r2, #1
 800bac0:	615a      	str	r2, [r3, #20]
}
 800bac2:	bf00      	nop
 800bac4:	3714      	adds	r7, #20
 800bac6:	46bd      	mov	sp, r7
 800bac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bacc:	4770      	bx	lr
 800bace:	bf00      	nop
 800bad0:	40010000 	.word	0x40010000
 800bad4:	40000400 	.word	0x40000400
 800bad8:	40000800 	.word	0x40000800
 800badc:	40000c00 	.word	0x40000c00
 800bae0:	40010400 	.word	0x40010400
 800bae4:	40014000 	.word	0x40014000
 800bae8:	40014400 	.word	0x40014400
 800baec:	40014800 	.word	0x40014800

0800baf0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800baf0:	b480      	push	{r7}
 800baf2:	b087      	sub	sp, #28
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	6078      	str	r0, [r7, #4]
 800baf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	6a1b      	ldr	r3, [r3, #32]
 800bafe:	f023 0201 	bic.w	r2, r3, #1
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	6a1b      	ldr	r3, [r3, #32]
 800bb0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	685b      	ldr	r3, [r3, #4]
 800bb10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	699b      	ldr	r3, [r3, #24]
 800bb16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bb18:	68fa      	ldr	r2, [r7, #12]
 800bb1a:	4b37      	ldr	r3, [pc, #220]	; (800bbf8 <TIM_OC1_SetConfig+0x108>)
 800bb1c:	4013      	ands	r3, r2
 800bb1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	f023 0303 	bic.w	r3, r3, #3
 800bb26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	68fa      	ldr	r2, [r7, #12]
 800bb2e:	4313      	orrs	r3, r2
 800bb30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bb32:	697b      	ldr	r3, [r7, #20]
 800bb34:	f023 0302 	bic.w	r3, r3, #2
 800bb38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bb3a:	683b      	ldr	r3, [r7, #0]
 800bb3c:	689b      	ldr	r3, [r3, #8]
 800bb3e:	697a      	ldr	r2, [r7, #20]
 800bb40:	4313      	orrs	r3, r2
 800bb42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	4a2d      	ldr	r2, [pc, #180]	; (800bbfc <TIM_OC1_SetConfig+0x10c>)
 800bb48:	4293      	cmp	r3, r2
 800bb4a:	d00f      	beq.n	800bb6c <TIM_OC1_SetConfig+0x7c>
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	4a2c      	ldr	r2, [pc, #176]	; (800bc00 <TIM_OC1_SetConfig+0x110>)
 800bb50:	4293      	cmp	r3, r2
 800bb52:	d00b      	beq.n	800bb6c <TIM_OC1_SetConfig+0x7c>
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	4a2b      	ldr	r2, [pc, #172]	; (800bc04 <TIM_OC1_SetConfig+0x114>)
 800bb58:	4293      	cmp	r3, r2
 800bb5a:	d007      	beq.n	800bb6c <TIM_OC1_SetConfig+0x7c>
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	4a2a      	ldr	r2, [pc, #168]	; (800bc08 <TIM_OC1_SetConfig+0x118>)
 800bb60:	4293      	cmp	r3, r2
 800bb62:	d003      	beq.n	800bb6c <TIM_OC1_SetConfig+0x7c>
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	4a29      	ldr	r2, [pc, #164]	; (800bc0c <TIM_OC1_SetConfig+0x11c>)
 800bb68:	4293      	cmp	r3, r2
 800bb6a:	d10c      	bne.n	800bb86 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bb6c:	697b      	ldr	r3, [r7, #20]
 800bb6e:	f023 0308 	bic.w	r3, r3, #8
 800bb72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bb74:	683b      	ldr	r3, [r7, #0]
 800bb76:	68db      	ldr	r3, [r3, #12]
 800bb78:	697a      	ldr	r2, [r7, #20]
 800bb7a:	4313      	orrs	r3, r2
 800bb7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bb7e:	697b      	ldr	r3, [r7, #20]
 800bb80:	f023 0304 	bic.w	r3, r3, #4
 800bb84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	4a1c      	ldr	r2, [pc, #112]	; (800bbfc <TIM_OC1_SetConfig+0x10c>)
 800bb8a:	4293      	cmp	r3, r2
 800bb8c:	d00f      	beq.n	800bbae <TIM_OC1_SetConfig+0xbe>
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	4a1b      	ldr	r2, [pc, #108]	; (800bc00 <TIM_OC1_SetConfig+0x110>)
 800bb92:	4293      	cmp	r3, r2
 800bb94:	d00b      	beq.n	800bbae <TIM_OC1_SetConfig+0xbe>
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	4a1a      	ldr	r2, [pc, #104]	; (800bc04 <TIM_OC1_SetConfig+0x114>)
 800bb9a:	4293      	cmp	r3, r2
 800bb9c:	d007      	beq.n	800bbae <TIM_OC1_SetConfig+0xbe>
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	4a19      	ldr	r2, [pc, #100]	; (800bc08 <TIM_OC1_SetConfig+0x118>)
 800bba2:	4293      	cmp	r3, r2
 800bba4:	d003      	beq.n	800bbae <TIM_OC1_SetConfig+0xbe>
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	4a18      	ldr	r2, [pc, #96]	; (800bc0c <TIM_OC1_SetConfig+0x11c>)
 800bbaa:	4293      	cmp	r3, r2
 800bbac:	d111      	bne.n	800bbd2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bbae:	693b      	ldr	r3, [r7, #16]
 800bbb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bbb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bbb6:	693b      	ldr	r3, [r7, #16]
 800bbb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800bbbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bbbe:	683b      	ldr	r3, [r7, #0]
 800bbc0:	695b      	ldr	r3, [r3, #20]
 800bbc2:	693a      	ldr	r2, [r7, #16]
 800bbc4:	4313      	orrs	r3, r2
 800bbc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	699b      	ldr	r3, [r3, #24]
 800bbcc:	693a      	ldr	r2, [r7, #16]
 800bbce:	4313      	orrs	r3, r2
 800bbd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	693a      	ldr	r2, [r7, #16]
 800bbd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	68fa      	ldr	r2, [r7, #12]
 800bbdc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bbde:	683b      	ldr	r3, [r7, #0]
 800bbe0:	685a      	ldr	r2, [r3, #4]
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	697a      	ldr	r2, [r7, #20]
 800bbea:	621a      	str	r2, [r3, #32]
}
 800bbec:	bf00      	nop
 800bbee:	371c      	adds	r7, #28
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf6:	4770      	bx	lr
 800bbf8:	fffeff8f 	.word	0xfffeff8f
 800bbfc:	40010000 	.word	0x40010000
 800bc00:	40010400 	.word	0x40010400
 800bc04:	40014000 	.word	0x40014000
 800bc08:	40014400 	.word	0x40014400
 800bc0c:	40014800 	.word	0x40014800

0800bc10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800bc10:	b480      	push	{r7}
 800bc12:	b087      	sub	sp, #28
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	6078      	str	r0, [r7, #4]
 800bc18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	6a1b      	ldr	r3, [r3, #32]
 800bc1e:	f023 0210 	bic.w	r2, r3, #16
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	6a1b      	ldr	r3, [r3, #32]
 800bc2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	685b      	ldr	r3, [r3, #4]
 800bc30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	699b      	ldr	r3, [r3, #24]
 800bc36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bc38:	68fa      	ldr	r2, [r7, #12]
 800bc3a:	4b34      	ldr	r3, [pc, #208]	; (800bd0c <TIM_OC2_SetConfig+0xfc>)
 800bc3c:	4013      	ands	r3, r2
 800bc3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bc46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bc48:	683b      	ldr	r3, [r7, #0]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	021b      	lsls	r3, r3, #8
 800bc4e:	68fa      	ldr	r2, [r7, #12]
 800bc50:	4313      	orrs	r3, r2
 800bc52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bc54:	697b      	ldr	r3, [r7, #20]
 800bc56:	f023 0320 	bic.w	r3, r3, #32
 800bc5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bc5c:	683b      	ldr	r3, [r7, #0]
 800bc5e:	689b      	ldr	r3, [r3, #8]
 800bc60:	011b      	lsls	r3, r3, #4
 800bc62:	697a      	ldr	r2, [r7, #20]
 800bc64:	4313      	orrs	r3, r2
 800bc66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	4a29      	ldr	r2, [pc, #164]	; (800bd10 <TIM_OC2_SetConfig+0x100>)
 800bc6c:	4293      	cmp	r3, r2
 800bc6e:	d003      	beq.n	800bc78 <TIM_OC2_SetConfig+0x68>
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	4a28      	ldr	r2, [pc, #160]	; (800bd14 <TIM_OC2_SetConfig+0x104>)
 800bc74:	4293      	cmp	r3, r2
 800bc76:	d10d      	bne.n	800bc94 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bc78:	697b      	ldr	r3, [r7, #20]
 800bc7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bc7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	68db      	ldr	r3, [r3, #12]
 800bc84:	011b      	lsls	r3, r3, #4
 800bc86:	697a      	ldr	r2, [r7, #20]
 800bc88:	4313      	orrs	r3, r2
 800bc8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bc8c:	697b      	ldr	r3, [r7, #20]
 800bc8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bc92:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	4a1e      	ldr	r2, [pc, #120]	; (800bd10 <TIM_OC2_SetConfig+0x100>)
 800bc98:	4293      	cmp	r3, r2
 800bc9a:	d00f      	beq.n	800bcbc <TIM_OC2_SetConfig+0xac>
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	4a1d      	ldr	r2, [pc, #116]	; (800bd14 <TIM_OC2_SetConfig+0x104>)
 800bca0:	4293      	cmp	r3, r2
 800bca2:	d00b      	beq.n	800bcbc <TIM_OC2_SetConfig+0xac>
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	4a1c      	ldr	r2, [pc, #112]	; (800bd18 <TIM_OC2_SetConfig+0x108>)
 800bca8:	4293      	cmp	r3, r2
 800bcaa:	d007      	beq.n	800bcbc <TIM_OC2_SetConfig+0xac>
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	4a1b      	ldr	r2, [pc, #108]	; (800bd1c <TIM_OC2_SetConfig+0x10c>)
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	d003      	beq.n	800bcbc <TIM_OC2_SetConfig+0xac>
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	4a1a      	ldr	r2, [pc, #104]	; (800bd20 <TIM_OC2_SetConfig+0x110>)
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	d113      	bne.n	800bce4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bcbc:	693b      	ldr	r3, [r7, #16]
 800bcbe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800bcc2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bcc4:	693b      	ldr	r3, [r7, #16]
 800bcc6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800bcca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	695b      	ldr	r3, [r3, #20]
 800bcd0:	009b      	lsls	r3, r3, #2
 800bcd2:	693a      	ldr	r2, [r7, #16]
 800bcd4:	4313      	orrs	r3, r2
 800bcd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bcd8:	683b      	ldr	r3, [r7, #0]
 800bcda:	699b      	ldr	r3, [r3, #24]
 800bcdc:	009b      	lsls	r3, r3, #2
 800bcde:	693a      	ldr	r2, [r7, #16]
 800bce0:	4313      	orrs	r3, r2
 800bce2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	693a      	ldr	r2, [r7, #16]
 800bce8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	68fa      	ldr	r2, [r7, #12]
 800bcee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bcf0:	683b      	ldr	r3, [r7, #0]
 800bcf2:	685a      	ldr	r2, [r3, #4]
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	697a      	ldr	r2, [r7, #20]
 800bcfc:	621a      	str	r2, [r3, #32]
}
 800bcfe:	bf00      	nop
 800bd00:	371c      	adds	r7, #28
 800bd02:	46bd      	mov	sp, r7
 800bd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd08:	4770      	bx	lr
 800bd0a:	bf00      	nop
 800bd0c:	feff8fff 	.word	0xfeff8fff
 800bd10:	40010000 	.word	0x40010000
 800bd14:	40010400 	.word	0x40010400
 800bd18:	40014000 	.word	0x40014000
 800bd1c:	40014400 	.word	0x40014400
 800bd20:	40014800 	.word	0x40014800

0800bd24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800bd24:	b480      	push	{r7}
 800bd26:	b087      	sub	sp, #28
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	6078      	str	r0, [r7, #4]
 800bd2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	6a1b      	ldr	r3, [r3, #32]
 800bd32:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	6a1b      	ldr	r3, [r3, #32]
 800bd3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	685b      	ldr	r3, [r3, #4]
 800bd44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	69db      	ldr	r3, [r3, #28]
 800bd4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bd4c:	68fa      	ldr	r2, [r7, #12]
 800bd4e:	4b33      	ldr	r3, [pc, #204]	; (800be1c <TIM_OC3_SetConfig+0xf8>)
 800bd50:	4013      	ands	r3, r2
 800bd52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	f023 0303 	bic.w	r3, r3, #3
 800bd5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	68fa      	ldr	r2, [r7, #12]
 800bd62:	4313      	orrs	r3, r2
 800bd64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bd66:	697b      	ldr	r3, [r7, #20]
 800bd68:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800bd6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bd6e:	683b      	ldr	r3, [r7, #0]
 800bd70:	689b      	ldr	r3, [r3, #8]
 800bd72:	021b      	lsls	r3, r3, #8
 800bd74:	697a      	ldr	r2, [r7, #20]
 800bd76:	4313      	orrs	r3, r2
 800bd78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	4a28      	ldr	r2, [pc, #160]	; (800be20 <TIM_OC3_SetConfig+0xfc>)
 800bd7e:	4293      	cmp	r3, r2
 800bd80:	d003      	beq.n	800bd8a <TIM_OC3_SetConfig+0x66>
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	4a27      	ldr	r2, [pc, #156]	; (800be24 <TIM_OC3_SetConfig+0x100>)
 800bd86:	4293      	cmp	r3, r2
 800bd88:	d10d      	bne.n	800bda6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bd8a:	697b      	ldr	r3, [r7, #20]
 800bd8c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800bd90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bd92:	683b      	ldr	r3, [r7, #0]
 800bd94:	68db      	ldr	r3, [r3, #12]
 800bd96:	021b      	lsls	r3, r3, #8
 800bd98:	697a      	ldr	r2, [r7, #20]
 800bd9a:	4313      	orrs	r3, r2
 800bd9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bd9e:	697b      	ldr	r3, [r7, #20]
 800bda0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800bda4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	4a1d      	ldr	r2, [pc, #116]	; (800be20 <TIM_OC3_SetConfig+0xfc>)
 800bdaa:	4293      	cmp	r3, r2
 800bdac:	d00f      	beq.n	800bdce <TIM_OC3_SetConfig+0xaa>
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	4a1c      	ldr	r2, [pc, #112]	; (800be24 <TIM_OC3_SetConfig+0x100>)
 800bdb2:	4293      	cmp	r3, r2
 800bdb4:	d00b      	beq.n	800bdce <TIM_OC3_SetConfig+0xaa>
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	4a1b      	ldr	r2, [pc, #108]	; (800be28 <TIM_OC3_SetConfig+0x104>)
 800bdba:	4293      	cmp	r3, r2
 800bdbc:	d007      	beq.n	800bdce <TIM_OC3_SetConfig+0xaa>
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	4a1a      	ldr	r2, [pc, #104]	; (800be2c <TIM_OC3_SetConfig+0x108>)
 800bdc2:	4293      	cmp	r3, r2
 800bdc4:	d003      	beq.n	800bdce <TIM_OC3_SetConfig+0xaa>
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	4a19      	ldr	r2, [pc, #100]	; (800be30 <TIM_OC3_SetConfig+0x10c>)
 800bdca:	4293      	cmp	r3, r2
 800bdcc:	d113      	bne.n	800bdf6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bdce:	693b      	ldr	r3, [r7, #16]
 800bdd0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bdd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bdd6:	693b      	ldr	r3, [r7, #16]
 800bdd8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800bddc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bdde:	683b      	ldr	r3, [r7, #0]
 800bde0:	695b      	ldr	r3, [r3, #20]
 800bde2:	011b      	lsls	r3, r3, #4
 800bde4:	693a      	ldr	r2, [r7, #16]
 800bde6:	4313      	orrs	r3, r2
 800bde8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	699b      	ldr	r3, [r3, #24]
 800bdee:	011b      	lsls	r3, r3, #4
 800bdf0:	693a      	ldr	r2, [r7, #16]
 800bdf2:	4313      	orrs	r3, r2
 800bdf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	693a      	ldr	r2, [r7, #16]
 800bdfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	68fa      	ldr	r2, [r7, #12]
 800be00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800be02:	683b      	ldr	r3, [r7, #0]
 800be04:	685a      	ldr	r2, [r3, #4]
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	697a      	ldr	r2, [r7, #20]
 800be0e:	621a      	str	r2, [r3, #32]
}
 800be10:	bf00      	nop
 800be12:	371c      	adds	r7, #28
 800be14:	46bd      	mov	sp, r7
 800be16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1a:	4770      	bx	lr
 800be1c:	fffeff8f 	.word	0xfffeff8f
 800be20:	40010000 	.word	0x40010000
 800be24:	40010400 	.word	0x40010400
 800be28:	40014000 	.word	0x40014000
 800be2c:	40014400 	.word	0x40014400
 800be30:	40014800 	.word	0x40014800

0800be34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800be34:	b480      	push	{r7}
 800be36:	b087      	sub	sp, #28
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
 800be3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	6a1b      	ldr	r3, [r3, #32]
 800be42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	6a1b      	ldr	r3, [r3, #32]
 800be4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	685b      	ldr	r3, [r3, #4]
 800be54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	69db      	ldr	r3, [r3, #28]
 800be5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800be5c:	68fa      	ldr	r2, [r7, #12]
 800be5e:	4b24      	ldr	r3, [pc, #144]	; (800bef0 <TIM_OC4_SetConfig+0xbc>)
 800be60:	4013      	ands	r3, r2
 800be62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800be6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800be6c:	683b      	ldr	r3, [r7, #0]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	021b      	lsls	r3, r3, #8
 800be72:	68fa      	ldr	r2, [r7, #12]
 800be74:	4313      	orrs	r3, r2
 800be76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800be78:	693b      	ldr	r3, [r7, #16]
 800be7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800be7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	689b      	ldr	r3, [r3, #8]
 800be84:	031b      	lsls	r3, r3, #12
 800be86:	693a      	ldr	r2, [r7, #16]
 800be88:	4313      	orrs	r3, r2
 800be8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	4a19      	ldr	r2, [pc, #100]	; (800bef4 <TIM_OC4_SetConfig+0xc0>)
 800be90:	4293      	cmp	r3, r2
 800be92:	d00f      	beq.n	800beb4 <TIM_OC4_SetConfig+0x80>
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	4a18      	ldr	r2, [pc, #96]	; (800bef8 <TIM_OC4_SetConfig+0xc4>)
 800be98:	4293      	cmp	r3, r2
 800be9a:	d00b      	beq.n	800beb4 <TIM_OC4_SetConfig+0x80>
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	4a17      	ldr	r2, [pc, #92]	; (800befc <TIM_OC4_SetConfig+0xc8>)
 800bea0:	4293      	cmp	r3, r2
 800bea2:	d007      	beq.n	800beb4 <TIM_OC4_SetConfig+0x80>
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	4a16      	ldr	r2, [pc, #88]	; (800bf00 <TIM_OC4_SetConfig+0xcc>)
 800bea8:	4293      	cmp	r3, r2
 800beaa:	d003      	beq.n	800beb4 <TIM_OC4_SetConfig+0x80>
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	4a15      	ldr	r2, [pc, #84]	; (800bf04 <TIM_OC4_SetConfig+0xd0>)
 800beb0:	4293      	cmp	r3, r2
 800beb2:	d109      	bne.n	800bec8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800beb4:	697b      	ldr	r3, [r7, #20]
 800beb6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800beba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bebc:	683b      	ldr	r3, [r7, #0]
 800bebe:	695b      	ldr	r3, [r3, #20]
 800bec0:	019b      	lsls	r3, r3, #6
 800bec2:	697a      	ldr	r2, [r7, #20]
 800bec4:	4313      	orrs	r3, r2
 800bec6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	697a      	ldr	r2, [r7, #20]
 800becc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	68fa      	ldr	r2, [r7, #12]
 800bed2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	685a      	ldr	r2, [r3, #4]
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	693a      	ldr	r2, [r7, #16]
 800bee0:	621a      	str	r2, [r3, #32]
}
 800bee2:	bf00      	nop
 800bee4:	371c      	adds	r7, #28
 800bee6:	46bd      	mov	sp, r7
 800bee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beec:	4770      	bx	lr
 800beee:	bf00      	nop
 800bef0:	feff8fff 	.word	0xfeff8fff
 800bef4:	40010000 	.word	0x40010000
 800bef8:	40010400 	.word	0x40010400
 800befc:	40014000 	.word	0x40014000
 800bf00:	40014400 	.word	0x40014400
 800bf04:	40014800 	.word	0x40014800

0800bf08 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800bf08:	b480      	push	{r7}
 800bf0a:	b087      	sub	sp, #28
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	6078      	str	r0, [r7, #4]
 800bf10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	6a1b      	ldr	r3, [r3, #32]
 800bf16:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	6a1b      	ldr	r3, [r3, #32]
 800bf22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	685b      	ldr	r3, [r3, #4]
 800bf28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bf30:	68fa      	ldr	r2, [r7, #12]
 800bf32:	4b21      	ldr	r3, [pc, #132]	; (800bfb8 <TIM_OC5_SetConfig+0xb0>)
 800bf34:	4013      	ands	r3, r2
 800bf36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	68fa      	ldr	r2, [r7, #12]
 800bf3e:	4313      	orrs	r3, r2
 800bf40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bf42:	693b      	ldr	r3, [r7, #16]
 800bf44:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800bf48:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bf4a:	683b      	ldr	r3, [r7, #0]
 800bf4c:	689b      	ldr	r3, [r3, #8]
 800bf4e:	041b      	lsls	r3, r3, #16
 800bf50:	693a      	ldr	r2, [r7, #16]
 800bf52:	4313      	orrs	r3, r2
 800bf54:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	4a18      	ldr	r2, [pc, #96]	; (800bfbc <TIM_OC5_SetConfig+0xb4>)
 800bf5a:	4293      	cmp	r3, r2
 800bf5c:	d00f      	beq.n	800bf7e <TIM_OC5_SetConfig+0x76>
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	4a17      	ldr	r2, [pc, #92]	; (800bfc0 <TIM_OC5_SetConfig+0xb8>)
 800bf62:	4293      	cmp	r3, r2
 800bf64:	d00b      	beq.n	800bf7e <TIM_OC5_SetConfig+0x76>
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	4a16      	ldr	r2, [pc, #88]	; (800bfc4 <TIM_OC5_SetConfig+0xbc>)
 800bf6a:	4293      	cmp	r3, r2
 800bf6c:	d007      	beq.n	800bf7e <TIM_OC5_SetConfig+0x76>
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	4a15      	ldr	r2, [pc, #84]	; (800bfc8 <TIM_OC5_SetConfig+0xc0>)
 800bf72:	4293      	cmp	r3, r2
 800bf74:	d003      	beq.n	800bf7e <TIM_OC5_SetConfig+0x76>
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	4a14      	ldr	r2, [pc, #80]	; (800bfcc <TIM_OC5_SetConfig+0xc4>)
 800bf7a:	4293      	cmp	r3, r2
 800bf7c:	d109      	bne.n	800bf92 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bf7e:	697b      	ldr	r3, [r7, #20]
 800bf80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bf84:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bf86:	683b      	ldr	r3, [r7, #0]
 800bf88:	695b      	ldr	r3, [r3, #20]
 800bf8a:	021b      	lsls	r3, r3, #8
 800bf8c:	697a      	ldr	r2, [r7, #20]
 800bf8e:	4313      	orrs	r3, r2
 800bf90:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	697a      	ldr	r2, [r7, #20]
 800bf96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	68fa      	ldr	r2, [r7, #12]
 800bf9c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bf9e:	683b      	ldr	r3, [r7, #0]
 800bfa0:	685a      	ldr	r2, [r3, #4]
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	693a      	ldr	r2, [r7, #16]
 800bfaa:	621a      	str	r2, [r3, #32]
}
 800bfac:	bf00      	nop
 800bfae:	371c      	adds	r7, #28
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb6:	4770      	bx	lr
 800bfb8:	fffeff8f 	.word	0xfffeff8f
 800bfbc:	40010000 	.word	0x40010000
 800bfc0:	40010400 	.word	0x40010400
 800bfc4:	40014000 	.word	0x40014000
 800bfc8:	40014400 	.word	0x40014400
 800bfcc:	40014800 	.word	0x40014800

0800bfd0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800bfd0:	b480      	push	{r7}
 800bfd2:	b087      	sub	sp, #28
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	6078      	str	r0, [r7, #4]
 800bfd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	6a1b      	ldr	r3, [r3, #32]
 800bfde:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	6a1b      	ldr	r3, [r3, #32]
 800bfea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	685b      	ldr	r3, [r3, #4]
 800bff0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bff8:	68fa      	ldr	r2, [r7, #12]
 800bffa:	4b22      	ldr	r3, [pc, #136]	; (800c084 <TIM_OC6_SetConfig+0xb4>)
 800bffc:	4013      	ands	r3, r2
 800bffe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	021b      	lsls	r3, r3, #8
 800c006:	68fa      	ldr	r2, [r7, #12]
 800c008:	4313      	orrs	r3, r2
 800c00a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c00c:	693b      	ldr	r3, [r7, #16]
 800c00e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c012:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c014:	683b      	ldr	r3, [r7, #0]
 800c016:	689b      	ldr	r3, [r3, #8]
 800c018:	051b      	lsls	r3, r3, #20
 800c01a:	693a      	ldr	r2, [r7, #16]
 800c01c:	4313      	orrs	r3, r2
 800c01e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	4a19      	ldr	r2, [pc, #100]	; (800c088 <TIM_OC6_SetConfig+0xb8>)
 800c024:	4293      	cmp	r3, r2
 800c026:	d00f      	beq.n	800c048 <TIM_OC6_SetConfig+0x78>
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	4a18      	ldr	r2, [pc, #96]	; (800c08c <TIM_OC6_SetConfig+0xbc>)
 800c02c:	4293      	cmp	r3, r2
 800c02e:	d00b      	beq.n	800c048 <TIM_OC6_SetConfig+0x78>
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	4a17      	ldr	r2, [pc, #92]	; (800c090 <TIM_OC6_SetConfig+0xc0>)
 800c034:	4293      	cmp	r3, r2
 800c036:	d007      	beq.n	800c048 <TIM_OC6_SetConfig+0x78>
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	4a16      	ldr	r2, [pc, #88]	; (800c094 <TIM_OC6_SetConfig+0xc4>)
 800c03c:	4293      	cmp	r3, r2
 800c03e:	d003      	beq.n	800c048 <TIM_OC6_SetConfig+0x78>
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	4a15      	ldr	r2, [pc, #84]	; (800c098 <TIM_OC6_SetConfig+0xc8>)
 800c044:	4293      	cmp	r3, r2
 800c046:	d109      	bne.n	800c05c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c048:	697b      	ldr	r3, [r7, #20]
 800c04a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c04e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c050:	683b      	ldr	r3, [r7, #0]
 800c052:	695b      	ldr	r3, [r3, #20]
 800c054:	029b      	lsls	r3, r3, #10
 800c056:	697a      	ldr	r2, [r7, #20]
 800c058:	4313      	orrs	r3, r2
 800c05a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	697a      	ldr	r2, [r7, #20]
 800c060:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	68fa      	ldr	r2, [r7, #12]
 800c066:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c068:	683b      	ldr	r3, [r7, #0]
 800c06a:	685a      	ldr	r2, [r3, #4]
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	693a      	ldr	r2, [r7, #16]
 800c074:	621a      	str	r2, [r3, #32]
}
 800c076:	bf00      	nop
 800c078:	371c      	adds	r7, #28
 800c07a:	46bd      	mov	sp, r7
 800c07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c080:	4770      	bx	lr
 800c082:	bf00      	nop
 800c084:	feff8fff 	.word	0xfeff8fff
 800c088:	40010000 	.word	0x40010000
 800c08c:	40010400 	.word	0x40010400
 800c090:	40014000 	.word	0x40014000
 800c094:	40014400 	.word	0x40014400
 800c098:	40014800 	.word	0x40014800

0800c09c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c09c:	b480      	push	{r7}
 800c09e:	b087      	sub	sp, #28
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	60f8      	str	r0, [r7, #12]
 800c0a4:	60b9      	str	r1, [r7, #8]
 800c0a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	6a1b      	ldr	r3, [r3, #32]
 800c0ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	6a1b      	ldr	r3, [r3, #32]
 800c0b2:	f023 0201 	bic.w	r2, r3, #1
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	699b      	ldr	r3, [r3, #24]
 800c0be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c0c0:	693b      	ldr	r3, [r7, #16]
 800c0c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c0c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	011b      	lsls	r3, r3, #4
 800c0cc:	693a      	ldr	r2, [r7, #16]
 800c0ce:	4313      	orrs	r3, r2
 800c0d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c0d2:	697b      	ldr	r3, [r7, #20]
 800c0d4:	f023 030a 	bic.w	r3, r3, #10
 800c0d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c0da:	697a      	ldr	r2, [r7, #20]
 800c0dc:	68bb      	ldr	r3, [r7, #8]
 800c0de:	4313      	orrs	r3, r2
 800c0e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	693a      	ldr	r2, [r7, #16]
 800c0e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	697a      	ldr	r2, [r7, #20]
 800c0ec:	621a      	str	r2, [r3, #32]
}
 800c0ee:	bf00      	nop
 800c0f0:	371c      	adds	r7, #28
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f8:	4770      	bx	lr

0800c0fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c0fa:	b480      	push	{r7}
 800c0fc:	b087      	sub	sp, #28
 800c0fe:	af00      	add	r7, sp, #0
 800c100:	60f8      	str	r0, [r7, #12]
 800c102:	60b9      	str	r1, [r7, #8]
 800c104:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	6a1b      	ldr	r3, [r3, #32]
 800c10a:	f023 0210 	bic.w	r2, r3, #16
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	699b      	ldr	r3, [r3, #24]
 800c116:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	6a1b      	ldr	r3, [r3, #32]
 800c11c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c11e:	697b      	ldr	r3, [r7, #20]
 800c120:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c124:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	031b      	lsls	r3, r3, #12
 800c12a:	697a      	ldr	r2, [r7, #20]
 800c12c:	4313      	orrs	r3, r2
 800c12e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c130:	693b      	ldr	r3, [r7, #16]
 800c132:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c136:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c138:	68bb      	ldr	r3, [r7, #8]
 800c13a:	011b      	lsls	r3, r3, #4
 800c13c:	693a      	ldr	r2, [r7, #16]
 800c13e:	4313      	orrs	r3, r2
 800c140:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	697a      	ldr	r2, [r7, #20]
 800c146:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	693a      	ldr	r2, [r7, #16]
 800c14c:	621a      	str	r2, [r3, #32]
}
 800c14e:	bf00      	nop
 800c150:	371c      	adds	r7, #28
 800c152:	46bd      	mov	sp, r7
 800c154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c158:	4770      	bx	lr
	...

0800c15c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c15c:	b480      	push	{r7}
 800c15e:	b085      	sub	sp, #20
 800c160:	af00      	add	r7, sp, #0
 800c162:	6078      	str	r0, [r7, #4]
 800c164:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	689b      	ldr	r3, [r3, #8]
 800c16a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c16c:	68fa      	ldr	r2, [r7, #12]
 800c16e:	4b09      	ldr	r3, [pc, #36]	; (800c194 <TIM_ITRx_SetConfig+0x38>)
 800c170:	4013      	ands	r3, r2
 800c172:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c174:	683a      	ldr	r2, [r7, #0]
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	4313      	orrs	r3, r2
 800c17a:	f043 0307 	orr.w	r3, r3, #7
 800c17e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	68fa      	ldr	r2, [r7, #12]
 800c184:	609a      	str	r2, [r3, #8]
}
 800c186:	bf00      	nop
 800c188:	3714      	adds	r7, #20
 800c18a:	46bd      	mov	sp, r7
 800c18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c190:	4770      	bx	lr
 800c192:	bf00      	nop
 800c194:	ffcfff8f 	.word	0xffcfff8f

0800c198 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c198:	b480      	push	{r7}
 800c19a:	b087      	sub	sp, #28
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	60f8      	str	r0, [r7, #12]
 800c1a0:	60b9      	str	r1, [r7, #8]
 800c1a2:	607a      	str	r2, [r7, #4]
 800c1a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	689b      	ldr	r3, [r3, #8]
 800c1aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c1ac:	697b      	ldr	r3, [r7, #20]
 800c1ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c1b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	021a      	lsls	r2, r3, #8
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	431a      	orrs	r2, r3
 800c1bc:	68bb      	ldr	r3, [r7, #8]
 800c1be:	4313      	orrs	r3, r2
 800c1c0:	697a      	ldr	r2, [r7, #20]
 800c1c2:	4313      	orrs	r3, r2
 800c1c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	697a      	ldr	r2, [r7, #20]
 800c1ca:	609a      	str	r2, [r3, #8]
}
 800c1cc:	bf00      	nop
 800c1ce:	371c      	adds	r7, #28
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d6:	4770      	bx	lr

0800c1d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c1d8:	b480      	push	{r7}
 800c1da:	b085      	sub	sp, #20
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	6078      	str	r0, [r7, #4]
 800c1e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c1e8:	2b01      	cmp	r3, #1
 800c1ea:	d101      	bne.n	800c1f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c1ec:	2302      	movs	r3, #2
 800c1ee:	e06d      	b.n	800c2cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	2201      	movs	r2, #1
 800c1f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	2202      	movs	r2, #2
 800c1fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	685b      	ldr	r3, [r3, #4]
 800c206:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	689b      	ldr	r3, [r3, #8]
 800c20e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	4a30      	ldr	r2, [pc, #192]	; (800c2d8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c216:	4293      	cmp	r3, r2
 800c218:	d004      	beq.n	800c224 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	4a2f      	ldr	r2, [pc, #188]	; (800c2dc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c220:	4293      	cmp	r3, r2
 800c222:	d108      	bne.n	800c236 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800c22a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c22c:	683b      	ldr	r3, [r7, #0]
 800c22e:	685b      	ldr	r3, [r3, #4]
 800c230:	68fa      	ldr	r2, [r7, #12]
 800c232:	4313      	orrs	r3, r2
 800c234:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c23c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c23e:	683b      	ldr	r3, [r7, #0]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	68fa      	ldr	r2, [r7, #12]
 800c244:	4313      	orrs	r3, r2
 800c246:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	68fa      	ldr	r2, [r7, #12]
 800c24e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	4a20      	ldr	r2, [pc, #128]	; (800c2d8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c256:	4293      	cmp	r3, r2
 800c258:	d022      	beq.n	800c2a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c262:	d01d      	beq.n	800c2a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	4a1d      	ldr	r2, [pc, #116]	; (800c2e0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c26a:	4293      	cmp	r3, r2
 800c26c:	d018      	beq.n	800c2a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	4a1c      	ldr	r2, [pc, #112]	; (800c2e4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c274:	4293      	cmp	r3, r2
 800c276:	d013      	beq.n	800c2a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	4a1a      	ldr	r2, [pc, #104]	; (800c2e8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c27e:	4293      	cmp	r3, r2
 800c280:	d00e      	beq.n	800c2a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	4a15      	ldr	r2, [pc, #84]	; (800c2dc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c288:	4293      	cmp	r3, r2
 800c28a:	d009      	beq.n	800c2a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	4a16      	ldr	r2, [pc, #88]	; (800c2ec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c292:	4293      	cmp	r3, r2
 800c294:	d004      	beq.n	800c2a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	4a15      	ldr	r2, [pc, #84]	; (800c2f0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c29c:	4293      	cmp	r3, r2
 800c29e:	d10c      	bne.n	800c2ba <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c2a0:	68bb      	ldr	r3, [r7, #8]
 800c2a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c2a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c2a8:	683b      	ldr	r3, [r7, #0]
 800c2aa:	689b      	ldr	r3, [r3, #8]
 800c2ac:	68ba      	ldr	r2, [r7, #8]
 800c2ae:	4313      	orrs	r3, r2
 800c2b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	68ba      	ldr	r2, [r7, #8]
 800c2b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	2201      	movs	r2, #1
 800c2be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c2ca:	2300      	movs	r3, #0
}
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	3714      	adds	r7, #20
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d6:	4770      	bx	lr
 800c2d8:	40010000 	.word	0x40010000
 800c2dc:	40010400 	.word	0x40010400
 800c2e0:	40000400 	.word	0x40000400
 800c2e4:	40000800 	.word	0x40000800
 800c2e8:	40000c00 	.word	0x40000c00
 800c2ec:	40001800 	.word	0x40001800
 800c2f0:	40014000 	.word	0x40014000

0800c2f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c2f4:	b480      	push	{r7}
 800c2f6:	b085      	sub	sp, #20
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
 800c2fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c2fe:	2300      	movs	r3, #0
 800c300:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c308:	2b01      	cmp	r3, #1
 800c30a:	d101      	bne.n	800c310 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c30c:	2302      	movs	r3, #2
 800c30e:	e065      	b.n	800c3dc <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	2201      	movs	r2, #1
 800c314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800c31e:	683b      	ldr	r3, [r7, #0]
 800c320:	68db      	ldr	r3, [r3, #12]
 800c322:	4313      	orrs	r3, r2
 800c324:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c32c:	683b      	ldr	r3, [r7, #0]
 800c32e:	689b      	ldr	r3, [r3, #8]
 800c330:	4313      	orrs	r3, r2
 800c332:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800c33a:	683b      	ldr	r3, [r7, #0]
 800c33c:	685b      	ldr	r3, [r3, #4]
 800c33e:	4313      	orrs	r3, r2
 800c340:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c348:	683b      	ldr	r3, [r7, #0]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	4313      	orrs	r3, r2
 800c34e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c356:	683b      	ldr	r3, [r7, #0]
 800c358:	691b      	ldr	r3, [r3, #16]
 800c35a:	4313      	orrs	r3, r2
 800c35c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c364:	683b      	ldr	r3, [r7, #0]
 800c366:	695b      	ldr	r3, [r3, #20]
 800c368:	4313      	orrs	r3, r2
 800c36a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c372:	683b      	ldr	r3, [r7, #0]
 800c374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c376:	4313      	orrs	r3, r2
 800c378:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	699b      	ldr	r3, [r3, #24]
 800c384:	041b      	lsls	r3, r3, #16
 800c386:	4313      	orrs	r3, r2
 800c388:	60fb      	str	r3, [r7, #12]
    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	4a16      	ldr	r2, [pc, #88]	; (800c3e8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800c390:	4293      	cmp	r3, r2
 800c392:	d004      	beq.n	800c39e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	4a14      	ldr	r2, [pc, #80]	; (800c3ec <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800c39a:	4293      	cmp	r3, r2
 800c39c:	d115      	bne.n	800c3ca <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3a8:	051b      	lsls	r3, r3, #20
 800c3aa:	4313      	orrs	r3, r2
 800c3ac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	69db      	ldr	r3, [r3, #28]
 800c3b8:	4313      	orrs	r3, r2
 800c3ba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800c3c2:	683b      	ldr	r3, [r7, #0]
 800c3c4:	6a1b      	ldr	r3, [r3, #32]
 800c3c6:	4313      	orrs	r3, r2
 800c3c8:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	68fa      	ldr	r2, [r7, #12]
 800c3d0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c3da:	2300      	movs	r3, #0
}
 800c3dc:	4618      	mov	r0, r3
 800c3de:	3714      	adds	r7, #20
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e6:	4770      	bx	lr
 800c3e8:	40010000 	.word	0x40010000
 800c3ec:	40010400 	.word	0x40010400

0800c3f0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c3f0:	b084      	sub	sp, #16
 800c3f2:	b580      	push	{r7, lr}
 800c3f4:	b084      	sub	sp, #16
 800c3f6:	af00      	add	r7, sp, #0
 800c3f8:	6078      	str	r0, [r7, #4]
 800c3fa:	f107 001c 	add.w	r0, r7, #28
 800c3fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c404:	2b01      	cmp	r3, #1
 800c406:	d120      	bne.n	800c44a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c40c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	68da      	ldr	r2, [r3, #12]
 800c418:	4b2a      	ldr	r3, [pc, #168]	; (800c4c4 <USB_CoreInit+0xd4>)
 800c41a:	4013      	ands	r3, r2
 800c41c:	687a      	ldr	r2, [r7, #4]
 800c41e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	68db      	ldr	r3, [r3, #12]
 800c424:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c42c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c42e:	2b01      	cmp	r3, #1
 800c430:	d105      	bne.n	800c43e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	68db      	ldr	r3, [r3, #12]
 800c436:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f001 fc04 	bl	800dc4c <USB_CoreReset>
 800c444:	4603      	mov	r3, r0
 800c446:	73fb      	strb	r3, [r7, #15]
 800c448:	e01a      	b.n	800c480 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	68db      	ldr	r3, [r3, #12]
 800c44e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c456:	6878      	ldr	r0, [r7, #4]
 800c458:	f001 fbf8 	bl	800dc4c <USB_CoreReset>
 800c45c:	4603      	mov	r3, r0
 800c45e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c460:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c462:	2b00      	cmp	r3, #0
 800c464:	d106      	bne.n	800c474 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c46a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	639a      	str	r2, [r3, #56]	; 0x38
 800c472:	e005      	b.n	800c480 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c478:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800c480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c482:	2b01      	cmp	r3, #1
 800c484:	d116      	bne.n	800c4b4 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c48a:	b29a      	uxth	r2, r3
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c494:	4b0c      	ldr	r3, [pc, #48]	; (800c4c8 <USB_CoreInit+0xd8>)
 800c496:	4313      	orrs	r3, r2
 800c498:	687a      	ldr	r2, [r7, #4]
 800c49a:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	689b      	ldr	r3, [r3, #8]
 800c4a0:	f043 0206 	orr.w	r2, r3, #6
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	689b      	ldr	r3, [r3, #8]
 800c4ac:	f043 0220 	orr.w	r2, r3, #32
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c4b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	3710      	adds	r7, #16
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c4c0:	b004      	add	sp, #16
 800c4c2:	4770      	bx	lr
 800c4c4:	ffbdffbf 	.word	0xffbdffbf
 800c4c8:	03ee0000 	.word	0x03ee0000

0800c4cc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800c4cc:	b480      	push	{r7}
 800c4ce:	b087      	sub	sp, #28
 800c4d0:	af00      	add	r7, sp, #0
 800c4d2:	60f8      	str	r0, [r7, #12]
 800c4d4:	60b9      	str	r1, [r7, #8]
 800c4d6:	4613      	mov	r3, r2
 800c4d8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800c4da:	79fb      	ldrb	r3, [r7, #7]
 800c4dc:	2b02      	cmp	r3, #2
 800c4de:	d165      	bne.n	800c5ac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800c4e0:	68bb      	ldr	r3, [r7, #8]
 800c4e2:	4a41      	ldr	r2, [pc, #260]	; (800c5e8 <USB_SetTurnaroundTime+0x11c>)
 800c4e4:	4293      	cmp	r3, r2
 800c4e6:	d906      	bls.n	800c4f6 <USB_SetTurnaroundTime+0x2a>
 800c4e8:	68bb      	ldr	r3, [r7, #8]
 800c4ea:	4a40      	ldr	r2, [pc, #256]	; (800c5ec <USB_SetTurnaroundTime+0x120>)
 800c4ec:	4293      	cmp	r3, r2
 800c4ee:	d202      	bcs.n	800c4f6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800c4f0:	230f      	movs	r3, #15
 800c4f2:	617b      	str	r3, [r7, #20]
 800c4f4:	e062      	b.n	800c5bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800c4f6:	68bb      	ldr	r3, [r7, #8]
 800c4f8:	4a3c      	ldr	r2, [pc, #240]	; (800c5ec <USB_SetTurnaroundTime+0x120>)
 800c4fa:	4293      	cmp	r3, r2
 800c4fc:	d306      	bcc.n	800c50c <USB_SetTurnaroundTime+0x40>
 800c4fe:	68bb      	ldr	r3, [r7, #8]
 800c500:	4a3b      	ldr	r2, [pc, #236]	; (800c5f0 <USB_SetTurnaroundTime+0x124>)
 800c502:	4293      	cmp	r3, r2
 800c504:	d202      	bcs.n	800c50c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800c506:	230e      	movs	r3, #14
 800c508:	617b      	str	r3, [r7, #20]
 800c50a:	e057      	b.n	800c5bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800c50c:	68bb      	ldr	r3, [r7, #8]
 800c50e:	4a38      	ldr	r2, [pc, #224]	; (800c5f0 <USB_SetTurnaroundTime+0x124>)
 800c510:	4293      	cmp	r3, r2
 800c512:	d306      	bcc.n	800c522 <USB_SetTurnaroundTime+0x56>
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	4a37      	ldr	r2, [pc, #220]	; (800c5f4 <USB_SetTurnaroundTime+0x128>)
 800c518:	4293      	cmp	r3, r2
 800c51a:	d202      	bcs.n	800c522 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800c51c:	230d      	movs	r3, #13
 800c51e:	617b      	str	r3, [r7, #20]
 800c520:	e04c      	b.n	800c5bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800c522:	68bb      	ldr	r3, [r7, #8]
 800c524:	4a33      	ldr	r2, [pc, #204]	; (800c5f4 <USB_SetTurnaroundTime+0x128>)
 800c526:	4293      	cmp	r3, r2
 800c528:	d306      	bcc.n	800c538 <USB_SetTurnaroundTime+0x6c>
 800c52a:	68bb      	ldr	r3, [r7, #8]
 800c52c:	4a32      	ldr	r2, [pc, #200]	; (800c5f8 <USB_SetTurnaroundTime+0x12c>)
 800c52e:	4293      	cmp	r3, r2
 800c530:	d802      	bhi.n	800c538 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800c532:	230c      	movs	r3, #12
 800c534:	617b      	str	r3, [r7, #20]
 800c536:	e041      	b.n	800c5bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800c538:	68bb      	ldr	r3, [r7, #8]
 800c53a:	4a2f      	ldr	r2, [pc, #188]	; (800c5f8 <USB_SetTurnaroundTime+0x12c>)
 800c53c:	4293      	cmp	r3, r2
 800c53e:	d906      	bls.n	800c54e <USB_SetTurnaroundTime+0x82>
 800c540:	68bb      	ldr	r3, [r7, #8]
 800c542:	4a2e      	ldr	r2, [pc, #184]	; (800c5fc <USB_SetTurnaroundTime+0x130>)
 800c544:	4293      	cmp	r3, r2
 800c546:	d802      	bhi.n	800c54e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800c548:	230b      	movs	r3, #11
 800c54a:	617b      	str	r3, [r7, #20]
 800c54c:	e036      	b.n	800c5bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c54e:	68bb      	ldr	r3, [r7, #8]
 800c550:	4a2a      	ldr	r2, [pc, #168]	; (800c5fc <USB_SetTurnaroundTime+0x130>)
 800c552:	4293      	cmp	r3, r2
 800c554:	d906      	bls.n	800c564 <USB_SetTurnaroundTime+0x98>
 800c556:	68bb      	ldr	r3, [r7, #8]
 800c558:	4a29      	ldr	r2, [pc, #164]	; (800c600 <USB_SetTurnaroundTime+0x134>)
 800c55a:	4293      	cmp	r3, r2
 800c55c:	d802      	bhi.n	800c564 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c55e:	230a      	movs	r3, #10
 800c560:	617b      	str	r3, [r7, #20]
 800c562:	e02b      	b.n	800c5bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c564:	68bb      	ldr	r3, [r7, #8]
 800c566:	4a26      	ldr	r2, [pc, #152]	; (800c600 <USB_SetTurnaroundTime+0x134>)
 800c568:	4293      	cmp	r3, r2
 800c56a:	d906      	bls.n	800c57a <USB_SetTurnaroundTime+0xae>
 800c56c:	68bb      	ldr	r3, [r7, #8]
 800c56e:	4a25      	ldr	r2, [pc, #148]	; (800c604 <USB_SetTurnaroundTime+0x138>)
 800c570:	4293      	cmp	r3, r2
 800c572:	d202      	bcs.n	800c57a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c574:	2309      	movs	r3, #9
 800c576:	617b      	str	r3, [r7, #20]
 800c578:	e020      	b.n	800c5bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c57a:	68bb      	ldr	r3, [r7, #8]
 800c57c:	4a21      	ldr	r2, [pc, #132]	; (800c604 <USB_SetTurnaroundTime+0x138>)
 800c57e:	4293      	cmp	r3, r2
 800c580:	d306      	bcc.n	800c590 <USB_SetTurnaroundTime+0xc4>
 800c582:	68bb      	ldr	r3, [r7, #8]
 800c584:	4a20      	ldr	r2, [pc, #128]	; (800c608 <USB_SetTurnaroundTime+0x13c>)
 800c586:	4293      	cmp	r3, r2
 800c588:	d802      	bhi.n	800c590 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c58a:	2308      	movs	r3, #8
 800c58c:	617b      	str	r3, [r7, #20]
 800c58e:	e015      	b.n	800c5bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c590:	68bb      	ldr	r3, [r7, #8]
 800c592:	4a1d      	ldr	r2, [pc, #116]	; (800c608 <USB_SetTurnaroundTime+0x13c>)
 800c594:	4293      	cmp	r3, r2
 800c596:	d906      	bls.n	800c5a6 <USB_SetTurnaroundTime+0xda>
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	4a1c      	ldr	r2, [pc, #112]	; (800c60c <USB_SetTurnaroundTime+0x140>)
 800c59c:	4293      	cmp	r3, r2
 800c59e:	d202      	bcs.n	800c5a6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c5a0:	2307      	movs	r3, #7
 800c5a2:	617b      	str	r3, [r7, #20]
 800c5a4:	e00a      	b.n	800c5bc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c5a6:	2306      	movs	r3, #6
 800c5a8:	617b      	str	r3, [r7, #20]
 800c5aa:	e007      	b.n	800c5bc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800c5ac:	79fb      	ldrb	r3, [r7, #7]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d102      	bne.n	800c5b8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800c5b2:	2309      	movs	r3, #9
 800c5b4:	617b      	str	r3, [r7, #20]
 800c5b6:	e001      	b.n	800c5bc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c5b8:	2309      	movs	r3, #9
 800c5ba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	68db      	ldr	r3, [r3, #12]
 800c5c0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	68da      	ldr	r2, [r3, #12]
 800c5cc:	697b      	ldr	r3, [r7, #20]
 800c5ce:	029b      	lsls	r3, r3, #10
 800c5d0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800c5d4:	431a      	orrs	r2, r3
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c5da:	2300      	movs	r3, #0
}
 800c5dc:	4618      	mov	r0, r3
 800c5de:	371c      	adds	r7, #28
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e6:	4770      	bx	lr
 800c5e8:	00d8acbf 	.word	0x00d8acbf
 800c5ec:	00e4e1c0 	.word	0x00e4e1c0
 800c5f0:	00f42400 	.word	0x00f42400
 800c5f4:	01067380 	.word	0x01067380
 800c5f8:	011a499f 	.word	0x011a499f
 800c5fc:	01312cff 	.word	0x01312cff
 800c600:	014ca43f 	.word	0x014ca43f
 800c604:	016e3600 	.word	0x016e3600
 800c608:	01a6ab1f 	.word	0x01a6ab1f
 800c60c:	01e84800 	.word	0x01e84800

0800c610 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c610:	b480      	push	{r7}
 800c612:	b083      	sub	sp, #12
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	689b      	ldr	r3, [r3, #8]
 800c61c:	f043 0201 	orr.w	r2, r3, #1
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c624:	2300      	movs	r3, #0
}
 800c626:	4618      	mov	r0, r3
 800c628:	370c      	adds	r7, #12
 800c62a:	46bd      	mov	sp, r7
 800c62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c630:	4770      	bx	lr

0800c632 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c632:	b480      	push	{r7}
 800c634:	b083      	sub	sp, #12
 800c636:	af00      	add	r7, sp, #0
 800c638:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	689b      	ldr	r3, [r3, #8]
 800c63e:	f023 0201 	bic.w	r2, r3, #1
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c646:	2300      	movs	r3, #0
}
 800c648:	4618      	mov	r0, r3
 800c64a:	370c      	adds	r7, #12
 800c64c:	46bd      	mov	sp, r7
 800c64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c652:	4770      	bx	lr

0800c654 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b084      	sub	sp, #16
 800c658:	af00      	add	r7, sp, #0
 800c65a:	6078      	str	r0, [r7, #4]
 800c65c:	460b      	mov	r3, r1
 800c65e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800c660:	2300      	movs	r3, #0
 800c662:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	68db      	ldr	r3, [r3, #12]
 800c668:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c670:	78fb      	ldrb	r3, [r7, #3]
 800c672:	2b01      	cmp	r3, #1
 800c674:	d115      	bne.n	800c6a2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	68db      	ldr	r3, [r3, #12]
 800c67a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800c682:	2001      	movs	r0, #1
 800c684:	f7f5 fbe8 	bl	8001e58 <HAL_Delay>
      ms++;
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	3301      	adds	r3, #1
 800c68c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800c68e:	6878      	ldr	r0, [r7, #4]
 800c690:	f001 fa4b 	bl	800db2a <USB_GetMode>
 800c694:	4603      	mov	r3, r0
 800c696:	2b01      	cmp	r3, #1
 800c698:	d01e      	beq.n	800c6d8 <USB_SetCurrentMode+0x84>
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	2b31      	cmp	r3, #49	; 0x31
 800c69e:	d9f0      	bls.n	800c682 <USB_SetCurrentMode+0x2e>
 800c6a0:	e01a      	b.n	800c6d8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800c6a2:	78fb      	ldrb	r3, [r7, #3]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d115      	bne.n	800c6d4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	68db      	ldr	r3, [r3, #12]
 800c6ac:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800c6b4:	2001      	movs	r0, #1
 800c6b6:	f7f5 fbcf 	bl	8001e58 <HAL_Delay>
      ms++;
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	3301      	adds	r3, #1
 800c6be:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800c6c0:	6878      	ldr	r0, [r7, #4]
 800c6c2:	f001 fa32 	bl	800db2a <USB_GetMode>
 800c6c6:	4603      	mov	r3, r0
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d005      	beq.n	800c6d8 <USB_SetCurrentMode+0x84>
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	2b31      	cmp	r3, #49	; 0x31
 800c6d0:	d9f0      	bls.n	800c6b4 <USB_SetCurrentMode+0x60>
 800c6d2:	e001      	b.n	800c6d8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800c6d4:	2301      	movs	r3, #1
 800c6d6:	e005      	b.n	800c6e4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	2b32      	cmp	r3, #50	; 0x32
 800c6dc:	d101      	bne.n	800c6e2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800c6de:	2301      	movs	r3, #1
 800c6e0:	e000      	b.n	800c6e4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800c6e2:	2300      	movs	r3, #0
}
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	3710      	adds	r7, #16
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bd80      	pop	{r7, pc}

0800c6ec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c6ec:	b084      	sub	sp, #16
 800c6ee:	b580      	push	{r7, lr}
 800c6f0:	b086      	sub	sp, #24
 800c6f2:	af00      	add	r7, sp, #0
 800c6f4:	6078      	str	r0, [r7, #4]
 800c6f6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c6fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c6fe:	2300      	movs	r3, #0
 800c700:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c706:	2300      	movs	r3, #0
 800c708:	613b      	str	r3, [r7, #16]
 800c70a:	e009      	b.n	800c720 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c70c:	687a      	ldr	r2, [r7, #4]
 800c70e:	693b      	ldr	r3, [r7, #16]
 800c710:	3340      	adds	r3, #64	; 0x40
 800c712:	009b      	lsls	r3, r3, #2
 800c714:	4413      	add	r3, r2
 800c716:	2200      	movs	r2, #0
 800c718:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c71a:	693b      	ldr	r3, [r7, #16]
 800c71c:	3301      	adds	r3, #1
 800c71e:	613b      	str	r3, [r7, #16]
 800c720:	693b      	ldr	r3, [r7, #16]
 800c722:	2b0e      	cmp	r3, #14
 800c724:	d9f2      	bls.n	800c70c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c726:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d11c      	bne.n	800c766 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c732:	685b      	ldr	r3, [r3, #4]
 800c734:	68fa      	ldr	r2, [r7, #12]
 800c736:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c73a:	f043 0302 	orr.w	r3, r3, #2
 800c73e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c744:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	601a      	str	r2, [r3, #0]
 800c764:	e005      	b.n	800c772 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c76a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c778:	461a      	mov	r2, r3
 800c77a:	2300      	movs	r3, #0
 800c77c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c784:	4619      	mov	r1, r3
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c78c:	461a      	mov	r2, r3
 800c78e:	680b      	ldr	r3, [r1, #0]
 800c790:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c794:	2b01      	cmp	r3, #1
 800c796:	d10c      	bne.n	800c7b2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d104      	bne.n	800c7a8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c79e:	2100      	movs	r1, #0
 800c7a0:	6878      	ldr	r0, [r7, #4]
 800c7a2:	f000 f965 	bl	800ca70 <USB_SetDevSpeed>
 800c7a6:	e008      	b.n	800c7ba <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c7a8:	2101      	movs	r1, #1
 800c7aa:	6878      	ldr	r0, [r7, #4]
 800c7ac:	f000 f960 	bl	800ca70 <USB_SetDevSpeed>
 800c7b0:	e003      	b.n	800c7ba <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c7b2:	2103      	movs	r1, #3
 800c7b4:	6878      	ldr	r0, [r7, #4]
 800c7b6:	f000 f95b 	bl	800ca70 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c7ba:	2110      	movs	r1, #16
 800c7bc:	6878      	ldr	r0, [r7, #4]
 800c7be:	f000 f8f3 	bl	800c9a8 <USB_FlushTxFifo>
 800c7c2:	4603      	mov	r3, r0
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d001      	beq.n	800c7cc <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800c7c8:	2301      	movs	r3, #1
 800c7ca:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	f000 f91f 	bl	800ca10 <USB_FlushRxFifo>
 800c7d2:	4603      	mov	r3, r0
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d001      	beq.n	800c7dc <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800c7d8:	2301      	movs	r3, #1
 800c7da:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7e2:	461a      	mov	r2, r3
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7ee:	461a      	mov	r2, r3
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7fa:	461a      	mov	r2, r3
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c800:	2300      	movs	r3, #0
 800c802:	613b      	str	r3, [r7, #16]
 800c804:	e043      	b.n	800c88e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c806:	693b      	ldr	r3, [r7, #16]
 800c808:	015a      	lsls	r2, r3, #5
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	4413      	add	r3, r2
 800c80e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c818:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c81c:	d118      	bne.n	800c850 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800c81e:	693b      	ldr	r3, [r7, #16]
 800c820:	2b00      	cmp	r3, #0
 800c822:	d10a      	bne.n	800c83a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c824:	693b      	ldr	r3, [r7, #16]
 800c826:	015a      	lsls	r2, r3, #5
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	4413      	add	r3, r2
 800c82c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c830:	461a      	mov	r2, r3
 800c832:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c836:	6013      	str	r3, [r2, #0]
 800c838:	e013      	b.n	800c862 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c83a:	693b      	ldr	r3, [r7, #16]
 800c83c:	015a      	lsls	r2, r3, #5
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	4413      	add	r3, r2
 800c842:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c846:	461a      	mov	r2, r3
 800c848:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c84c:	6013      	str	r3, [r2, #0]
 800c84e:	e008      	b.n	800c862 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c850:	693b      	ldr	r3, [r7, #16]
 800c852:	015a      	lsls	r2, r3, #5
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	4413      	add	r3, r2
 800c858:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c85c:	461a      	mov	r2, r3
 800c85e:	2300      	movs	r3, #0
 800c860:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c862:	693b      	ldr	r3, [r7, #16]
 800c864:	015a      	lsls	r2, r3, #5
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	4413      	add	r3, r2
 800c86a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c86e:	461a      	mov	r2, r3
 800c870:	2300      	movs	r3, #0
 800c872:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c874:	693b      	ldr	r3, [r7, #16]
 800c876:	015a      	lsls	r2, r3, #5
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	4413      	add	r3, r2
 800c87c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c880:	461a      	mov	r2, r3
 800c882:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c886:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c888:	693b      	ldr	r3, [r7, #16]
 800c88a:	3301      	adds	r3, #1
 800c88c:	613b      	str	r3, [r7, #16]
 800c88e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c890:	693a      	ldr	r2, [r7, #16]
 800c892:	429a      	cmp	r2, r3
 800c894:	d3b7      	bcc.n	800c806 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c896:	2300      	movs	r3, #0
 800c898:	613b      	str	r3, [r7, #16]
 800c89a:	e043      	b.n	800c924 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c89c:	693b      	ldr	r3, [r7, #16]
 800c89e:	015a      	lsls	r2, r3, #5
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	4413      	add	r3, r2
 800c8a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c8ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c8b2:	d118      	bne.n	800c8e6 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800c8b4:	693b      	ldr	r3, [r7, #16]
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d10a      	bne.n	800c8d0 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c8ba:	693b      	ldr	r3, [r7, #16]
 800c8bc:	015a      	lsls	r2, r3, #5
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	4413      	add	r3, r2
 800c8c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8c6:	461a      	mov	r2, r3
 800c8c8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c8cc:	6013      	str	r3, [r2, #0]
 800c8ce:	e013      	b.n	800c8f8 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c8d0:	693b      	ldr	r3, [r7, #16]
 800c8d2:	015a      	lsls	r2, r3, #5
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	4413      	add	r3, r2
 800c8d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8dc:	461a      	mov	r2, r3
 800c8de:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c8e2:	6013      	str	r3, [r2, #0]
 800c8e4:	e008      	b.n	800c8f8 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c8e6:	693b      	ldr	r3, [r7, #16]
 800c8e8:	015a      	lsls	r2, r3, #5
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	4413      	add	r3, r2
 800c8ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8f2:	461a      	mov	r2, r3
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c8f8:	693b      	ldr	r3, [r7, #16]
 800c8fa:	015a      	lsls	r2, r3, #5
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	4413      	add	r3, r2
 800c900:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c904:	461a      	mov	r2, r3
 800c906:	2300      	movs	r3, #0
 800c908:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c90a:	693b      	ldr	r3, [r7, #16]
 800c90c:	015a      	lsls	r2, r3, #5
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	4413      	add	r3, r2
 800c912:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c916:	461a      	mov	r2, r3
 800c918:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c91c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c91e:	693b      	ldr	r3, [r7, #16]
 800c920:	3301      	adds	r3, #1
 800c922:	613b      	str	r3, [r7, #16]
 800c924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c926:	693a      	ldr	r2, [r7, #16]
 800c928:	429a      	cmp	r2, r3
 800c92a:	d3b7      	bcc.n	800c89c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c932:	691b      	ldr	r3, [r3, #16]
 800c934:	68fa      	ldr	r2, [r7, #12]
 800c936:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c93a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c93e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	2200      	movs	r2, #0
 800c944:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800c94c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c94e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c950:	2b00      	cmp	r3, #0
 800c952:	d105      	bne.n	800c960 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	699b      	ldr	r3, [r3, #24]
 800c958:	f043 0210 	orr.w	r2, r3, #16
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	699a      	ldr	r2, [r3, #24]
 800c964:	4b0e      	ldr	r3, [pc, #56]	; (800c9a0 <USB_DevInit+0x2b4>)
 800c966:	4313      	orrs	r3, r2
 800c968:	687a      	ldr	r2, [r7, #4]
 800c96a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c96c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d005      	beq.n	800c97e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	699b      	ldr	r3, [r3, #24]
 800c976:	f043 0208 	orr.w	r2, r3, #8
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c97e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c980:	2b01      	cmp	r3, #1
 800c982:	d105      	bne.n	800c990 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	699a      	ldr	r2, [r3, #24]
 800c988:	4b06      	ldr	r3, [pc, #24]	; (800c9a4 <USB_DevInit+0x2b8>)
 800c98a:	4313      	orrs	r3, r2
 800c98c:	687a      	ldr	r2, [r7, #4]
 800c98e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c990:	7dfb      	ldrb	r3, [r7, #23]
}
 800c992:	4618      	mov	r0, r3
 800c994:	3718      	adds	r7, #24
 800c996:	46bd      	mov	sp, r7
 800c998:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c99c:	b004      	add	sp, #16
 800c99e:	4770      	bx	lr
 800c9a0:	803c3800 	.word	0x803c3800
 800c9a4:	40000004 	.word	0x40000004

0800c9a8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c9a8:	b480      	push	{r7}
 800c9aa:	b085      	sub	sp, #20
 800c9ac:	af00      	add	r7, sp, #0
 800c9ae:	6078      	str	r0, [r7, #4]
 800c9b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	3301      	adds	r3, #1
 800c9ba:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	4a13      	ldr	r2, [pc, #76]	; (800ca0c <USB_FlushTxFifo+0x64>)
 800c9c0:	4293      	cmp	r3, r2
 800c9c2:	d901      	bls.n	800c9c8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800c9c4:	2303      	movs	r3, #3
 800c9c6:	e01b      	b.n	800ca00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	691b      	ldr	r3, [r3, #16]
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	daf2      	bge.n	800c9b6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c9d4:	683b      	ldr	r3, [r7, #0]
 800c9d6:	019b      	lsls	r3, r3, #6
 800c9d8:	f043 0220 	orr.w	r2, r3, #32
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	3301      	adds	r3, #1
 800c9e4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	4a08      	ldr	r2, [pc, #32]	; (800ca0c <USB_FlushTxFifo+0x64>)
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d901      	bls.n	800c9f2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800c9ee:	2303      	movs	r3, #3
 800c9f0:	e006      	b.n	800ca00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	691b      	ldr	r3, [r3, #16]
 800c9f6:	f003 0320 	and.w	r3, r3, #32
 800c9fa:	2b20      	cmp	r3, #32
 800c9fc:	d0f0      	beq.n	800c9e0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800c9fe:	2300      	movs	r3, #0
}
 800ca00:	4618      	mov	r0, r3
 800ca02:	3714      	adds	r7, #20
 800ca04:	46bd      	mov	sp, r7
 800ca06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca0a:	4770      	bx	lr
 800ca0c:	00030d40 	.word	0x00030d40

0800ca10 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ca10:	b480      	push	{r7}
 800ca12:	b085      	sub	sp, #20
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ca18:	2300      	movs	r3, #0
 800ca1a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	3301      	adds	r3, #1
 800ca20:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	4a11      	ldr	r2, [pc, #68]	; (800ca6c <USB_FlushRxFifo+0x5c>)
 800ca26:	4293      	cmp	r3, r2
 800ca28:	d901      	bls.n	800ca2e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800ca2a:	2303      	movs	r3, #3
 800ca2c:	e018      	b.n	800ca60 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	691b      	ldr	r3, [r3, #16]
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	daf2      	bge.n	800ca1c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800ca36:	2300      	movs	r3, #0
 800ca38:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	2210      	movs	r2, #16
 800ca3e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	3301      	adds	r3, #1
 800ca44:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	4a08      	ldr	r2, [pc, #32]	; (800ca6c <USB_FlushRxFifo+0x5c>)
 800ca4a:	4293      	cmp	r3, r2
 800ca4c:	d901      	bls.n	800ca52 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800ca4e:	2303      	movs	r3, #3
 800ca50:	e006      	b.n	800ca60 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	691b      	ldr	r3, [r3, #16]
 800ca56:	f003 0310 	and.w	r3, r3, #16
 800ca5a:	2b10      	cmp	r3, #16
 800ca5c:	d0f0      	beq.n	800ca40 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800ca5e:	2300      	movs	r3, #0
}
 800ca60:	4618      	mov	r0, r3
 800ca62:	3714      	adds	r7, #20
 800ca64:	46bd      	mov	sp, r7
 800ca66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6a:	4770      	bx	lr
 800ca6c:	00030d40 	.word	0x00030d40

0800ca70 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ca70:	b480      	push	{r7}
 800ca72:	b085      	sub	sp, #20
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
 800ca78:	460b      	mov	r3, r1
 800ca7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca86:	681a      	ldr	r2, [r3, #0]
 800ca88:	78fb      	ldrb	r3, [r7, #3]
 800ca8a:	68f9      	ldr	r1, [r7, #12]
 800ca8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ca90:	4313      	orrs	r3, r2
 800ca92:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ca94:	2300      	movs	r3, #0
}
 800ca96:	4618      	mov	r0, r3
 800ca98:	3714      	adds	r7, #20
 800ca9a:	46bd      	mov	sp, r7
 800ca9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa0:	4770      	bx	lr

0800caa2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800caa2:	b480      	push	{r7}
 800caa4:	b087      	sub	sp, #28
 800caa6:	af00      	add	r7, sp, #0
 800caa8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800caae:	693b      	ldr	r3, [r7, #16]
 800cab0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cab4:	689b      	ldr	r3, [r3, #8]
 800cab6:	f003 0306 	and.w	r3, r3, #6
 800caba:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d102      	bne.n	800cac8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800cac2:	2300      	movs	r3, #0
 800cac4:	75fb      	strb	r3, [r7, #23]
 800cac6:	e00a      	b.n	800cade <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	2b02      	cmp	r3, #2
 800cacc:	d002      	beq.n	800cad4 <USB_GetDevSpeed+0x32>
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	2b06      	cmp	r3, #6
 800cad2:	d102      	bne.n	800cada <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800cad4:	2302      	movs	r3, #2
 800cad6:	75fb      	strb	r3, [r7, #23]
 800cad8:	e001      	b.n	800cade <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800cada:	230f      	movs	r3, #15
 800cadc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800cade:	7dfb      	ldrb	r3, [r7, #23]
}
 800cae0:	4618      	mov	r0, r3
 800cae2:	371c      	adds	r7, #28
 800cae4:	46bd      	mov	sp, r7
 800cae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caea:	4770      	bx	lr

0800caec <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800caec:	b480      	push	{r7}
 800caee:	b085      	sub	sp, #20
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	6078      	str	r0, [r7, #4]
 800caf4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cafa:	683b      	ldr	r3, [r7, #0]
 800cafc:	781b      	ldrb	r3, [r3, #0]
 800cafe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	785b      	ldrb	r3, [r3, #1]
 800cb04:	2b01      	cmp	r3, #1
 800cb06:	d139      	bne.n	800cb7c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb0e:	69da      	ldr	r2, [r3, #28]
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	781b      	ldrb	r3, [r3, #0]
 800cb14:	f003 030f 	and.w	r3, r3, #15
 800cb18:	2101      	movs	r1, #1
 800cb1a:	fa01 f303 	lsl.w	r3, r1, r3
 800cb1e:	b29b      	uxth	r3, r3
 800cb20:	68f9      	ldr	r1, [r7, #12]
 800cb22:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cb26:	4313      	orrs	r3, r2
 800cb28:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	015a      	lsls	r2, r3, #5
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	4413      	add	r3, r2
 800cb32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d153      	bne.n	800cbe8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cb40:	68bb      	ldr	r3, [r7, #8]
 800cb42:	015a      	lsls	r2, r3, #5
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	4413      	add	r3, r2
 800cb48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb4c:	681a      	ldr	r2, [r3, #0]
 800cb4e:	683b      	ldr	r3, [r7, #0]
 800cb50:	68db      	ldr	r3, [r3, #12]
 800cb52:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cb56:	683b      	ldr	r3, [r7, #0]
 800cb58:	791b      	ldrb	r3, [r3, #4]
 800cb5a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cb5c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cb5e:	68bb      	ldr	r3, [r7, #8]
 800cb60:	059b      	lsls	r3, r3, #22
 800cb62:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cb64:	431a      	orrs	r2, r3
 800cb66:	68bb      	ldr	r3, [r7, #8]
 800cb68:	0159      	lsls	r1, r3, #5
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	440b      	add	r3, r1
 800cb6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb72:	4619      	mov	r1, r3
 800cb74:	4b20      	ldr	r3, [pc, #128]	; (800cbf8 <USB_ActivateEndpoint+0x10c>)
 800cb76:	4313      	orrs	r3, r2
 800cb78:	600b      	str	r3, [r1, #0]
 800cb7a:	e035      	b.n	800cbe8 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb82:	69da      	ldr	r2, [r3, #28]
 800cb84:	683b      	ldr	r3, [r7, #0]
 800cb86:	781b      	ldrb	r3, [r3, #0]
 800cb88:	f003 030f 	and.w	r3, r3, #15
 800cb8c:	2101      	movs	r1, #1
 800cb8e:	fa01 f303 	lsl.w	r3, r1, r3
 800cb92:	041b      	lsls	r3, r3, #16
 800cb94:	68f9      	ldr	r1, [r7, #12]
 800cb96:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cb9a:	4313      	orrs	r3, r2
 800cb9c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800cb9e:	68bb      	ldr	r3, [r7, #8]
 800cba0:	015a      	lsls	r2, r3, #5
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	4413      	add	r3, r2
 800cba6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d119      	bne.n	800cbe8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cbb4:	68bb      	ldr	r3, [r7, #8]
 800cbb6:	015a      	lsls	r2, r3, #5
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	4413      	add	r3, r2
 800cbbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbc0:	681a      	ldr	r2, [r3, #0]
 800cbc2:	683b      	ldr	r3, [r7, #0]
 800cbc4:	68db      	ldr	r3, [r3, #12]
 800cbc6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800cbca:	683b      	ldr	r3, [r7, #0]
 800cbcc:	791b      	ldrb	r3, [r3, #4]
 800cbce:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cbd0:	430b      	orrs	r3, r1
 800cbd2:	431a      	orrs	r2, r3
 800cbd4:	68bb      	ldr	r3, [r7, #8]
 800cbd6:	0159      	lsls	r1, r3, #5
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	440b      	add	r3, r1
 800cbdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbe0:	4619      	mov	r1, r3
 800cbe2:	4b05      	ldr	r3, [pc, #20]	; (800cbf8 <USB_ActivateEndpoint+0x10c>)
 800cbe4:	4313      	orrs	r3, r2
 800cbe6:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800cbe8:	2300      	movs	r3, #0
}
 800cbea:	4618      	mov	r0, r3
 800cbec:	3714      	adds	r7, #20
 800cbee:	46bd      	mov	sp, r7
 800cbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf4:	4770      	bx	lr
 800cbf6:	bf00      	nop
 800cbf8:	10008000 	.word	0x10008000

0800cbfc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cbfc:	b480      	push	{r7}
 800cbfe:	b085      	sub	sp, #20
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]
 800cc04:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	781b      	ldrb	r3, [r3, #0]
 800cc0e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800cc10:	683b      	ldr	r3, [r7, #0]
 800cc12:	785b      	ldrb	r3, [r3, #1]
 800cc14:	2b01      	cmp	r3, #1
 800cc16:	d161      	bne.n	800ccdc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cc18:	68bb      	ldr	r3, [r7, #8]
 800cc1a:	015a      	lsls	r2, r3, #5
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	4413      	add	r3, r2
 800cc20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cc2a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cc2e:	d11f      	bne.n	800cc70 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800cc30:	68bb      	ldr	r3, [r7, #8]
 800cc32:	015a      	lsls	r2, r3, #5
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	4413      	add	r3, r2
 800cc38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	68ba      	ldr	r2, [r7, #8]
 800cc40:	0151      	lsls	r1, r2, #5
 800cc42:	68fa      	ldr	r2, [r7, #12]
 800cc44:	440a      	add	r2, r1
 800cc46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc4a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800cc4e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800cc50:	68bb      	ldr	r3, [r7, #8]
 800cc52:	015a      	lsls	r2, r3, #5
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	4413      	add	r3, r2
 800cc58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	68ba      	ldr	r2, [r7, #8]
 800cc60:	0151      	lsls	r1, r2, #5
 800cc62:	68fa      	ldr	r2, [r7, #12]
 800cc64:	440a      	add	r2, r1
 800cc66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc6a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cc6e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cc78:	683b      	ldr	r3, [r7, #0]
 800cc7a:	781b      	ldrb	r3, [r3, #0]
 800cc7c:	f003 030f 	and.w	r3, r3, #15
 800cc80:	2101      	movs	r1, #1
 800cc82:	fa01 f303 	lsl.w	r3, r1, r3
 800cc86:	b29b      	uxth	r3, r3
 800cc88:	43db      	mvns	r3, r3
 800cc8a:	68f9      	ldr	r1, [r7, #12]
 800cc8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cc90:	4013      	ands	r3, r2
 800cc92:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc9a:	69da      	ldr	r2, [r3, #28]
 800cc9c:	683b      	ldr	r3, [r7, #0]
 800cc9e:	781b      	ldrb	r3, [r3, #0]
 800cca0:	f003 030f 	and.w	r3, r3, #15
 800cca4:	2101      	movs	r1, #1
 800cca6:	fa01 f303 	lsl.w	r3, r1, r3
 800ccaa:	b29b      	uxth	r3, r3
 800ccac:	43db      	mvns	r3, r3
 800ccae:	68f9      	ldr	r1, [r7, #12]
 800ccb0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ccb4:	4013      	ands	r3, r2
 800ccb6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ccb8:	68bb      	ldr	r3, [r7, #8]
 800ccba:	015a      	lsls	r2, r3, #5
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	4413      	add	r3, r2
 800ccc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ccc4:	681a      	ldr	r2, [r3, #0]
 800ccc6:	68bb      	ldr	r3, [r7, #8]
 800ccc8:	0159      	lsls	r1, r3, #5
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	440b      	add	r3, r1
 800ccce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ccd2:	4619      	mov	r1, r3
 800ccd4:	4b35      	ldr	r3, [pc, #212]	; (800cdac <USB_DeactivateEndpoint+0x1b0>)
 800ccd6:	4013      	ands	r3, r2
 800ccd8:	600b      	str	r3, [r1, #0]
 800ccda:	e060      	b.n	800cd9e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ccdc:	68bb      	ldr	r3, [r7, #8]
 800ccde:	015a      	lsls	r2, r3, #5
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	4413      	add	r3, r2
 800cce4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ccee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ccf2:	d11f      	bne.n	800cd34 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ccf4:	68bb      	ldr	r3, [r7, #8]
 800ccf6:	015a      	lsls	r2, r3, #5
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	4413      	add	r3, r2
 800ccfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	68ba      	ldr	r2, [r7, #8]
 800cd04:	0151      	lsls	r1, r2, #5
 800cd06:	68fa      	ldr	r2, [r7, #12]
 800cd08:	440a      	add	r2, r1
 800cd0a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd0e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800cd12:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800cd14:	68bb      	ldr	r3, [r7, #8]
 800cd16:	015a      	lsls	r2, r3, #5
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	4413      	add	r3, r2
 800cd1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	68ba      	ldr	r2, [r7, #8]
 800cd24:	0151      	lsls	r1, r2, #5
 800cd26:	68fa      	ldr	r2, [r7, #12]
 800cd28:	440a      	add	r2, r1
 800cd2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd2e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cd32:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cd3c:	683b      	ldr	r3, [r7, #0]
 800cd3e:	781b      	ldrb	r3, [r3, #0]
 800cd40:	f003 030f 	and.w	r3, r3, #15
 800cd44:	2101      	movs	r1, #1
 800cd46:	fa01 f303 	lsl.w	r3, r1, r3
 800cd4a:	041b      	lsls	r3, r3, #16
 800cd4c:	43db      	mvns	r3, r3
 800cd4e:	68f9      	ldr	r1, [r7, #12]
 800cd50:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cd54:	4013      	ands	r3, r2
 800cd56:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd5e:	69da      	ldr	r2, [r3, #28]
 800cd60:	683b      	ldr	r3, [r7, #0]
 800cd62:	781b      	ldrb	r3, [r3, #0]
 800cd64:	f003 030f 	and.w	r3, r3, #15
 800cd68:	2101      	movs	r1, #1
 800cd6a:	fa01 f303 	lsl.w	r3, r1, r3
 800cd6e:	041b      	lsls	r3, r3, #16
 800cd70:	43db      	mvns	r3, r3
 800cd72:	68f9      	ldr	r1, [r7, #12]
 800cd74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cd78:	4013      	ands	r3, r2
 800cd7a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800cd7c:	68bb      	ldr	r3, [r7, #8]
 800cd7e:	015a      	lsls	r2, r3, #5
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	4413      	add	r3, r2
 800cd84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd88:	681a      	ldr	r2, [r3, #0]
 800cd8a:	68bb      	ldr	r3, [r7, #8]
 800cd8c:	0159      	lsls	r1, r3, #5
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	440b      	add	r3, r1
 800cd92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd96:	4619      	mov	r1, r3
 800cd98:	4b05      	ldr	r3, [pc, #20]	; (800cdb0 <USB_DeactivateEndpoint+0x1b4>)
 800cd9a:	4013      	ands	r3, r2
 800cd9c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800cd9e:	2300      	movs	r3, #0
}
 800cda0:	4618      	mov	r0, r3
 800cda2:	3714      	adds	r7, #20
 800cda4:	46bd      	mov	sp, r7
 800cda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdaa:	4770      	bx	lr
 800cdac:	ec337800 	.word	0xec337800
 800cdb0:	eff37800 	.word	0xeff37800

0800cdb4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800cdb4:	b580      	push	{r7, lr}
 800cdb6:	b08a      	sub	sp, #40	; 0x28
 800cdb8:	af02      	add	r7, sp, #8
 800cdba:	60f8      	str	r0, [r7, #12]
 800cdbc:	60b9      	str	r1, [r7, #8]
 800cdbe:	4613      	mov	r3, r2
 800cdc0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800cdc6:	68bb      	ldr	r3, [r7, #8]
 800cdc8:	781b      	ldrb	r3, [r3, #0]
 800cdca:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cdcc:	68bb      	ldr	r3, [r7, #8]
 800cdce:	785b      	ldrb	r3, [r3, #1]
 800cdd0:	2b01      	cmp	r3, #1
 800cdd2:	f040 8163 	bne.w	800d09c <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800cdd6:	68bb      	ldr	r3, [r7, #8]
 800cdd8:	699b      	ldr	r3, [r3, #24]
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d132      	bne.n	800ce44 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cdde:	69bb      	ldr	r3, [r7, #24]
 800cde0:	015a      	lsls	r2, r3, #5
 800cde2:	69fb      	ldr	r3, [r7, #28]
 800cde4:	4413      	add	r3, r2
 800cde6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdea:	691a      	ldr	r2, [r3, #16]
 800cdec:	69bb      	ldr	r3, [r7, #24]
 800cdee:	0159      	lsls	r1, r3, #5
 800cdf0:	69fb      	ldr	r3, [r7, #28]
 800cdf2:	440b      	add	r3, r1
 800cdf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdf8:	4619      	mov	r1, r3
 800cdfa:	4ba5      	ldr	r3, [pc, #660]	; (800d090 <USB_EPStartXfer+0x2dc>)
 800cdfc:	4013      	ands	r3, r2
 800cdfe:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ce00:	69bb      	ldr	r3, [r7, #24]
 800ce02:	015a      	lsls	r2, r3, #5
 800ce04:	69fb      	ldr	r3, [r7, #28]
 800ce06:	4413      	add	r3, r2
 800ce08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce0c:	691b      	ldr	r3, [r3, #16]
 800ce0e:	69ba      	ldr	r2, [r7, #24]
 800ce10:	0151      	lsls	r1, r2, #5
 800ce12:	69fa      	ldr	r2, [r7, #28]
 800ce14:	440a      	add	r2, r1
 800ce16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce1a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ce1e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ce20:	69bb      	ldr	r3, [r7, #24]
 800ce22:	015a      	lsls	r2, r3, #5
 800ce24:	69fb      	ldr	r3, [r7, #28]
 800ce26:	4413      	add	r3, r2
 800ce28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce2c:	691a      	ldr	r2, [r3, #16]
 800ce2e:	69bb      	ldr	r3, [r7, #24]
 800ce30:	0159      	lsls	r1, r3, #5
 800ce32:	69fb      	ldr	r3, [r7, #28]
 800ce34:	440b      	add	r3, r1
 800ce36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce3a:	4619      	mov	r1, r3
 800ce3c:	4b95      	ldr	r3, [pc, #596]	; (800d094 <USB_EPStartXfer+0x2e0>)
 800ce3e:	4013      	ands	r3, r2
 800ce40:	610b      	str	r3, [r1, #16]
 800ce42:	e074      	b.n	800cf2e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ce44:	69bb      	ldr	r3, [r7, #24]
 800ce46:	015a      	lsls	r2, r3, #5
 800ce48:	69fb      	ldr	r3, [r7, #28]
 800ce4a:	4413      	add	r3, r2
 800ce4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce50:	691a      	ldr	r2, [r3, #16]
 800ce52:	69bb      	ldr	r3, [r7, #24]
 800ce54:	0159      	lsls	r1, r3, #5
 800ce56:	69fb      	ldr	r3, [r7, #28]
 800ce58:	440b      	add	r3, r1
 800ce5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce5e:	4619      	mov	r1, r3
 800ce60:	4b8c      	ldr	r3, [pc, #560]	; (800d094 <USB_EPStartXfer+0x2e0>)
 800ce62:	4013      	ands	r3, r2
 800ce64:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ce66:	69bb      	ldr	r3, [r7, #24]
 800ce68:	015a      	lsls	r2, r3, #5
 800ce6a:	69fb      	ldr	r3, [r7, #28]
 800ce6c:	4413      	add	r3, r2
 800ce6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce72:	691a      	ldr	r2, [r3, #16]
 800ce74:	69bb      	ldr	r3, [r7, #24]
 800ce76:	0159      	lsls	r1, r3, #5
 800ce78:	69fb      	ldr	r3, [r7, #28]
 800ce7a:	440b      	add	r3, r1
 800ce7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce80:	4619      	mov	r1, r3
 800ce82:	4b83      	ldr	r3, [pc, #524]	; (800d090 <USB_EPStartXfer+0x2dc>)
 800ce84:	4013      	ands	r3, r2
 800ce86:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800ce88:	69bb      	ldr	r3, [r7, #24]
 800ce8a:	015a      	lsls	r2, r3, #5
 800ce8c:	69fb      	ldr	r3, [r7, #28]
 800ce8e:	4413      	add	r3, r2
 800ce90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce94:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800ce96:	68bb      	ldr	r3, [r7, #8]
 800ce98:	6999      	ldr	r1, [r3, #24]
 800ce9a:	68bb      	ldr	r3, [r7, #8]
 800ce9c:	68db      	ldr	r3, [r3, #12]
 800ce9e:	440b      	add	r3, r1
 800cea0:	1e59      	subs	r1, r3, #1
 800cea2:	68bb      	ldr	r3, [r7, #8]
 800cea4:	68db      	ldr	r3, [r3, #12]
 800cea6:	fbb1 f3f3 	udiv	r3, r1, r3
 800ceaa:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800ceac:	4b7a      	ldr	r3, [pc, #488]	; (800d098 <USB_EPStartXfer+0x2e4>)
 800ceae:	400b      	ands	r3, r1
 800ceb0:	69b9      	ldr	r1, [r7, #24]
 800ceb2:	0148      	lsls	r0, r1, #5
 800ceb4:	69f9      	ldr	r1, [r7, #28]
 800ceb6:	4401      	add	r1, r0
 800ceb8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800cebc:	4313      	orrs	r3, r2
 800cebe:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800cec0:	69bb      	ldr	r3, [r7, #24]
 800cec2:	015a      	lsls	r2, r3, #5
 800cec4:	69fb      	ldr	r3, [r7, #28]
 800cec6:	4413      	add	r3, r2
 800cec8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cecc:	691a      	ldr	r2, [r3, #16]
 800cece:	68bb      	ldr	r3, [r7, #8]
 800ced0:	699b      	ldr	r3, [r3, #24]
 800ced2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ced6:	69b9      	ldr	r1, [r7, #24]
 800ced8:	0148      	lsls	r0, r1, #5
 800ceda:	69f9      	ldr	r1, [r7, #28]
 800cedc:	4401      	add	r1, r0
 800cede:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800cee2:	4313      	orrs	r3, r2
 800cee4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800cee6:	68bb      	ldr	r3, [r7, #8]
 800cee8:	791b      	ldrb	r3, [r3, #4]
 800ceea:	2b01      	cmp	r3, #1
 800ceec:	d11f      	bne.n	800cf2e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ceee:	69bb      	ldr	r3, [r7, #24]
 800cef0:	015a      	lsls	r2, r3, #5
 800cef2:	69fb      	ldr	r3, [r7, #28]
 800cef4:	4413      	add	r3, r2
 800cef6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cefa:	691b      	ldr	r3, [r3, #16]
 800cefc:	69ba      	ldr	r2, [r7, #24]
 800cefe:	0151      	lsls	r1, r2, #5
 800cf00:	69fa      	ldr	r2, [r7, #28]
 800cf02:	440a      	add	r2, r1
 800cf04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf08:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800cf0c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800cf0e:	69bb      	ldr	r3, [r7, #24]
 800cf10:	015a      	lsls	r2, r3, #5
 800cf12:	69fb      	ldr	r3, [r7, #28]
 800cf14:	4413      	add	r3, r2
 800cf16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf1a:	691b      	ldr	r3, [r3, #16]
 800cf1c:	69ba      	ldr	r2, [r7, #24]
 800cf1e:	0151      	lsls	r1, r2, #5
 800cf20:	69fa      	ldr	r2, [r7, #28]
 800cf22:	440a      	add	r2, r1
 800cf24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf28:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cf2c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800cf2e:	79fb      	ldrb	r3, [r7, #7]
 800cf30:	2b01      	cmp	r3, #1
 800cf32:	d14b      	bne.n	800cfcc <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800cf34:	68bb      	ldr	r3, [r7, #8]
 800cf36:	695b      	ldr	r3, [r3, #20]
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d009      	beq.n	800cf50 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800cf3c:	69bb      	ldr	r3, [r7, #24]
 800cf3e:	015a      	lsls	r2, r3, #5
 800cf40:	69fb      	ldr	r3, [r7, #28]
 800cf42:	4413      	add	r3, r2
 800cf44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf48:	461a      	mov	r2, r3
 800cf4a:	68bb      	ldr	r3, [r7, #8]
 800cf4c:	695b      	ldr	r3, [r3, #20]
 800cf4e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800cf50:	68bb      	ldr	r3, [r7, #8]
 800cf52:	791b      	ldrb	r3, [r3, #4]
 800cf54:	2b01      	cmp	r3, #1
 800cf56:	d128      	bne.n	800cfaa <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cf58:	69fb      	ldr	r3, [r7, #28]
 800cf5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cf5e:	689b      	ldr	r3, [r3, #8]
 800cf60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d110      	bne.n	800cf8a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800cf68:	69bb      	ldr	r3, [r7, #24]
 800cf6a:	015a      	lsls	r2, r3, #5
 800cf6c:	69fb      	ldr	r3, [r7, #28]
 800cf6e:	4413      	add	r3, r2
 800cf70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	69ba      	ldr	r2, [r7, #24]
 800cf78:	0151      	lsls	r1, r2, #5
 800cf7a:	69fa      	ldr	r2, [r7, #28]
 800cf7c:	440a      	add	r2, r1
 800cf7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf82:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cf86:	6013      	str	r3, [r2, #0]
 800cf88:	e00f      	b.n	800cfaa <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800cf8a:	69bb      	ldr	r3, [r7, #24]
 800cf8c:	015a      	lsls	r2, r3, #5
 800cf8e:	69fb      	ldr	r3, [r7, #28]
 800cf90:	4413      	add	r3, r2
 800cf92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	69ba      	ldr	r2, [r7, #24]
 800cf9a:	0151      	lsls	r1, r2, #5
 800cf9c:	69fa      	ldr	r2, [r7, #28]
 800cf9e:	440a      	add	r2, r1
 800cfa0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cfa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cfa8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cfaa:	69bb      	ldr	r3, [r7, #24]
 800cfac:	015a      	lsls	r2, r3, #5
 800cfae:	69fb      	ldr	r3, [r7, #28]
 800cfb0:	4413      	add	r3, r2
 800cfb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	69ba      	ldr	r2, [r7, #24]
 800cfba:	0151      	lsls	r1, r2, #5
 800cfbc:	69fa      	ldr	r2, [r7, #28]
 800cfbe:	440a      	add	r2, r1
 800cfc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cfc4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cfc8:	6013      	str	r3, [r2, #0]
 800cfca:	e137      	b.n	800d23c <USB_EPStartXfer+0x488>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cfcc:	69bb      	ldr	r3, [r7, #24]
 800cfce:	015a      	lsls	r2, r3, #5
 800cfd0:	69fb      	ldr	r3, [r7, #28]
 800cfd2:	4413      	add	r3, r2
 800cfd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	69ba      	ldr	r2, [r7, #24]
 800cfdc:	0151      	lsls	r1, r2, #5
 800cfde:	69fa      	ldr	r2, [r7, #28]
 800cfe0:	440a      	add	r2, r1
 800cfe2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cfe6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cfea:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800cfec:	68bb      	ldr	r3, [r7, #8]
 800cfee:	791b      	ldrb	r3, [r3, #4]
 800cff0:	2b01      	cmp	r3, #1
 800cff2:	d015      	beq.n	800d020 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800cff4:	68bb      	ldr	r3, [r7, #8]
 800cff6:	699b      	ldr	r3, [r3, #24]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	f000 811f 	beq.w	800d23c <USB_EPStartXfer+0x488>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800cffe:	69fb      	ldr	r3, [r7, #28]
 800d000:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d004:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d006:	68bb      	ldr	r3, [r7, #8]
 800d008:	781b      	ldrb	r3, [r3, #0]
 800d00a:	f003 030f 	and.w	r3, r3, #15
 800d00e:	2101      	movs	r1, #1
 800d010:	fa01 f303 	lsl.w	r3, r1, r3
 800d014:	69f9      	ldr	r1, [r7, #28]
 800d016:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d01a:	4313      	orrs	r3, r2
 800d01c:	634b      	str	r3, [r1, #52]	; 0x34
 800d01e:	e10d      	b.n	800d23c <USB_EPStartXfer+0x488>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d020:	69fb      	ldr	r3, [r7, #28]
 800d022:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d026:	689b      	ldr	r3, [r3, #8]
 800d028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d110      	bne.n	800d052 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d030:	69bb      	ldr	r3, [r7, #24]
 800d032:	015a      	lsls	r2, r3, #5
 800d034:	69fb      	ldr	r3, [r7, #28]
 800d036:	4413      	add	r3, r2
 800d038:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	69ba      	ldr	r2, [r7, #24]
 800d040:	0151      	lsls	r1, r2, #5
 800d042:	69fa      	ldr	r2, [r7, #28]
 800d044:	440a      	add	r2, r1
 800d046:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d04a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d04e:	6013      	str	r3, [r2, #0]
 800d050:	e00f      	b.n	800d072 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d052:	69bb      	ldr	r3, [r7, #24]
 800d054:	015a      	lsls	r2, r3, #5
 800d056:	69fb      	ldr	r3, [r7, #28]
 800d058:	4413      	add	r3, r2
 800d05a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	69ba      	ldr	r2, [r7, #24]
 800d062:	0151      	lsls	r1, r2, #5
 800d064:	69fa      	ldr	r2, [r7, #28]
 800d066:	440a      	add	r2, r1
 800d068:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d06c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d070:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d072:	68bb      	ldr	r3, [r7, #8]
 800d074:	6919      	ldr	r1, [r3, #16]
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	781a      	ldrb	r2, [r3, #0]
 800d07a:	68bb      	ldr	r3, [r7, #8]
 800d07c:	699b      	ldr	r3, [r3, #24]
 800d07e:	b298      	uxth	r0, r3
 800d080:	79fb      	ldrb	r3, [r7, #7]
 800d082:	9300      	str	r3, [sp, #0]
 800d084:	4603      	mov	r3, r0
 800d086:	68f8      	ldr	r0, [r7, #12]
 800d088:	f000 faea 	bl	800d660 <USB_WritePacket>
 800d08c:	e0d6      	b.n	800d23c <USB_EPStartXfer+0x488>
 800d08e:	bf00      	nop
 800d090:	e007ffff 	.word	0xe007ffff
 800d094:	fff80000 	.word	0xfff80000
 800d098:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d09c:	69bb      	ldr	r3, [r7, #24]
 800d09e:	015a      	lsls	r2, r3, #5
 800d0a0:	69fb      	ldr	r3, [r7, #28]
 800d0a2:	4413      	add	r3, r2
 800d0a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0a8:	691a      	ldr	r2, [r3, #16]
 800d0aa:	69bb      	ldr	r3, [r7, #24]
 800d0ac:	0159      	lsls	r1, r3, #5
 800d0ae:	69fb      	ldr	r3, [r7, #28]
 800d0b0:	440b      	add	r3, r1
 800d0b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0b6:	4619      	mov	r1, r3
 800d0b8:	4b63      	ldr	r3, [pc, #396]	; (800d248 <USB_EPStartXfer+0x494>)
 800d0ba:	4013      	ands	r3, r2
 800d0bc:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d0be:	69bb      	ldr	r3, [r7, #24]
 800d0c0:	015a      	lsls	r2, r3, #5
 800d0c2:	69fb      	ldr	r3, [r7, #28]
 800d0c4:	4413      	add	r3, r2
 800d0c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0ca:	691a      	ldr	r2, [r3, #16]
 800d0cc:	69bb      	ldr	r3, [r7, #24]
 800d0ce:	0159      	lsls	r1, r3, #5
 800d0d0:	69fb      	ldr	r3, [r7, #28]
 800d0d2:	440b      	add	r3, r1
 800d0d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0d8:	4619      	mov	r1, r3
 800d0da:	4b5c      	ldr	r3, [pc, #368]	; (800d24c <USB_EPStartXfer+0x498>)
 800d0dc:	4013      	ands	r3, r2
 800d0de:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 800d0e0:	68bb      	ldr	r3, [r7, #8]
 800d0e2:	699b      	ldr	r3, [r3, #24]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d123      	bne.n	800d130 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d0e8:	69bb      	ldr	r3, [r7, #24]
 800d0ea:	015a      	lsls	r2, r3, #5
 800d0ec:	69fb      	ldr	r3, [r7, #28]
 800d0ee:	4413      	add	r3, r2
 800d0f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0f4:	691a      	ldr	r2, [r3, #16]
 800d0f6:	68bb      	ldr	r3, [r7, #8]
 800d0f8:	68db      	ldr	r3, [r3, #12]
 800d0fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d0fe:	69b9      	ldr	r1, [r7, #24]
 800d100:	0148      	lsls	r0, r1, #5
 800d102:	69f9      	ldr	r1, [r7, #28]
 800d104:	4401      	add	r1, r0
 800d106:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d10a:	4313      	orrs	r3, r2
 800d10c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d10e:	69bb      	ldr	r3, [r7, #24]
 800d110:	015a      	lsls	r2, r3, #5
 800d112:	69fb      	ldr	r3, [r7, #28]
 800d114:	4413      	add	r3, r2
 800d116:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d11a:	691b      	ldr	r3, [r3, #16]
 800d11c:	69ba      	ldr	r2, [r7, #24]
 800d11e:	0151      	lsls	r1, r2, #5
 800d120:	69fa      	ldr	r2, [r7, #28]
 800d122:	440a      	add	r2, r1
 800d124:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d128:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d12c:	6113      	str	r3, [r2, #16]
 800d12e:	e037      	b.n	800d1a0 <USB_EPStartXfer+0x3ec>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d130:	68bb      	ldr	r3, [r7, #8]
 800d132:	699a      	ldr	r2, [r3, #24]
 800d134:	68bb      	ldr	r3, [r7, #8]
 800d136:	68db      	ldr	r3, [r3, #12]
 800d138:	4413      	add	r3, r2
 800d13a:	1e5a      	subs	r2, r3, #1
 800d13c:	68bb      	ldr	r3, [r7, #8]
 800d13e:	68db      	ldr	r3, [r3, #12]
 800d140:	fbb2 f3f3 	udiv	r3, r2, r3
 800d144:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800d146:	68bb      	ldr	r3, [r7, #8]
 800d148:	68db      	ldr	r3, [r3, #12]
 800d14a:	8afa      	ldrh	r2, [r7, #22]
 800d14c:	fb02 f203 	mul.w	r2, r2, r3
 800d150:	68bb      	ldr	r3, [r7, #8]
 800d152:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d154:	69bb      	ldr	r3, [r7, #24]
 800d156:	015a      	lsls	r2, r3, #5
 800d158:	69fb      	ldr	r3, [r7, #28]
 800d15a:	4413      	add	r3, r2
 800d15c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d160:	691a      	ldr	r2, [r3, #16]
 800d162:	8afb      	ldrh	r3, [r7, #22]
 800d164:	04d9      	lsls	r1, r3, #19
 800d166:	4b3a      	ldr	r3, [pc, #232]	; (800d250 <USB_EPStartXfer+0x49c>)
 800d168:	400b      	ands	r3, r1
 800d16a:	69b9      	ldr	r1, [r7, #24]
 800d16c:	0148      	lsls	r0, r1, #5
 800d16e:	69f9      	ldr	r1, [r7, #28]
 800d170:	4401      	add	r1, r0
 800d172:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d176:	4313      	orrs	r3, r2
 800d178:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800d17a:	69bb      	ldr	r3, [r7, #24]
 800d17c:	015a      	lsls	r2, r3, #5
 800d17e:	69fb      	ldr	r3, [r7, #28]
 800d180:	4413      	add	r3, r2
 800d182:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d186:	691a      	ldr	r2, [r3, #16]
 800d188:	68bb      	ldr	r3, [r7, #8]
 800d18a:	69db      	ldr	r3, [r3, #28]
 800d18c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d190:	69b9      	ldr	r1, [r7, #24]
 800d192:	0148      	lsls	r0, r1, #5
 800d194:	69f9      	ldr	r1, [r7, #28]
 800d196:	4401      	add	r1, r0
 800d198:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d19c:	4313      	orrs	r3, r2
 800d19e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d1a0:	79fb      	ldrb	r3, [r7, #7]
 800d1a2:	2b01      	cmp	r3, #1
 800d1a4:	d10d      	bne.n	800d1c2 <USB_EPStartXfer+0x40e>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d1a6:	68bb      	ldr	r3, [r7, #8]
 800d1a8:	691b      	ldr	r3, [r3, #16]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d009      	beq.n	800d1c2 <USB_EPStartXfer+0x40e>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d1ae:	68bb      	ldr	r3, [r7, #8]
 800d1b0:	6919      	ldr	r1, [r3, #16]
 800d1b2:	69bb      	ldr	r3, [r7, #24]
 800d1b4:	015a      	lsls	r2, r3, #5
 800d1b6:	69fb      	ldr	r3, [r7, #28]
 800d1b8:	4413      	add	r3, r2
 800d1ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1be:	460a      	mov	r2, r1
 800d1c0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d1c2:	68bb      	ldr	r3, [r7, #8]
 800d1c4:	791b      	ldrb	r3, [r3, #4]
 800d1c6:	2b01      	cmp	r3, #1
 800d1c8:	d128      	bne.n	800d21c <USB_EPStartXfer+0x468>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d1ca:	69fb      	ldr	r3, [r7, #28]
 800d1cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d1d0:	689b      	ldr	r3, [r3, #8]
 800d1d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d110      	bne.n	800d1fc <USB_EPStartXfer+0x448>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d1da:	69bb      	ldr	r3, [r7, #24]
 800d1dc:	015a      	lsls	r2, r3, #5
 800d1de:	69fb      	ldr	r3, [r7, #28]
 800d1e0:	4413      	add	r3, r2
 800d1e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	69ba      	ldr	r2, [r7, #24]
 800d1ea:	0151      	lsls	r1, r2, #5
 800d1ec:	69fa      	ldr	r2, [r7, #28]
 800d1ee:	440a      	add	r2, r1
 800d1f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d1f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d1f8:	6013      	str	r3, [r2, #0]
 800d1fa:	e00f      	b.n	800d21c <USB_EPStartXfer+0x468>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d1fc:	69bb      	ldr	r3, [r7, #24]
 800d1fe:	015a      	lsls	r2, r3, #5
 800d200:	69fb      	ldr	r3, [r7, #28]
 800d202:	4413      	add	r3, r2
 800d204:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	69ba      	ldr	r2, [r7, #24]
 800d20c:	0151      	lsls	r1, r2, #5
 800d20e:	69fa      	ldr	r2, [r7, #28]
 800d210:	440a      	add	r2, r1
 800d212:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d216:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d21a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d21c:	69bb      	ldr	r3, [r7, #24]
 800d21e:	015a      	lsls	r2, r3, #5
 800d220:	69fb      	ldr	r3, [r7, #28]
 800d222:	4413      	add	r3, r2
 800d224:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	69ba      	ldr	r2, [r7, #24]
 800d22c:	0151      	lsls	r1, r2, #5
 800d22e:	69fa      	ldr	r2, [r7, #28]
 800d230:	440a      	add	r2, r1
 800d232:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d236:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d23a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d23c:	2300      	movs	r3, #0
}
 800d23e:	4618      	mov	r0, r3
 800d240:	3720      	adds	r7, #32
 800d242:	46bd      	mov	sp, r7
 800d244:	bd80      	pop	{r7, pc}
 800d246:	bf00      	nop
 800d248:	fff80000 	.word	0xfff80000
 800d24c:	e007ffff 	.word	0xe007ffff
 800d250:	1ff80000 	.word	0x1ff80000

0800d254 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800d254:	b480      	push	{r7}
 800d256:	b087      	sub	sp, #28
 800d258:	af00      	add	r7, sp, #0
 800d25a:	60f8      	str	r0, [r7, #12]
 800d25c:	60b9      	str	r1, [r7, #8]
 800d25e:	4613      	mov	r3, r2
 800d260:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800d266:	68bb      	ldr	r3, [r7, #8]
 800d268:	781b      	ldrb	r3, [r3, #0]
 800d26a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d26c:	68bb      	ldr	r3, [r7, #8]
 800d26e:	785b      	ldrb	r3, [r3, #1]
 800d270:	2b01      	cmp	r3, #1
 800d272:	f040 80ce 	bne.w	800d412 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d276:	68bb      	ldr	r3, [r7, #8]
 800d278:	699b      	ldr	r3, [r3, #24]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d132      	bne.n	800d2e4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d27e:	693b      	ldr	r3, [r7, #16]
 800d280:	015a      	lsls	r2, r3, #5
 800d282:	697b      	ldr	r3, [r7, #20]
 800d284:	4413      	add	r3, r2
 800d286:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d28a:	691a      	ldr	r2, [r3, #16]
 800d28c:	693b      	ldr	r3, [r7, #16]
 800d28e:	0159      	lsls	r1, r3, #5
 800d290:	697b      	ldr	r3, [r7, #20]
 800d292:	440b      	add	r3, r1
 800d294:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d298:	4619      	mov	r1, r3
 800d29a:	4b9a      	ldr	r3, [pc, #616]	; (800d504 <USB_EP0StartXfer+0x2b0>)
 800d29c:	4013      	ands	r3, r2
 800d29e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d2a0:	693b      	ldr	r3, [r7, #16]
 800d2a2:	015a      	lsls	r2, r3, #5
 800d2a4:	697b      	ldr	r3, [r7, #20]
 800d2a6:	4413      	add	r3, r2
 800d2a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2ac:	691b      	ldr	r3, [r3, #16]
 800d2ae:	693a      	ldr	r2, [r7, #16]
 800d2b0:	0151      	lsls	r1, r2, #5
 800d2b2:	697a      	ldr	r2, [r7, #20]
 800d2b4:	440a      	add	r2, r1
 800d2b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d2ba:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d2be:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	015a      	lsls	r2, r3, #5
 800d2c4:	697b      	ldr	r3, [r7, #20]
 800d2c6:	4413      	add	r3, r2
 800d2c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2cc:	691a      	ldr	r2, [r3, #16]
 800d2ce:	693b      	ldr	r3, [r7, #16]
 800d2d0:	0159      	lsls	r1, r3, #5
 800d2d2:	697b      	ldr	r3, [r7, #20]
 800d2d4:	440b      	add	r3, r1
 800d2d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2da:	4619      	mov	r1, r3
 800d2dc:	4b8a      	ldr	r3, [pc, #552]	; (800d508 <USB_EP0StartXfer+0x2b4>)
 800d2de:	4013      	ands	r3, r2
 800d2e0:	610b      	str	r3, [r1, #16]
 800d2e2:	e04e      	b.n	800d382 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d2e4:	693b      	ldr	r3, [r7, #16]
 800d2e6:	015a      	lsls	r2, r3, #5
 800d2e8:	697b      	ldr	r3, [r7, #20]
 800d2ea:	4413      	add	r3, r2
 800d2ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2f0:	691a      	ldr	r2, [r3, #16]
 800d2f2:	693b      	ldr	r3, [r7, #16]
 800d2f4:	0159      	lsls	r1, r3, #5
 800d2f6:	697b      	ldr	r3, [r7, #20]
 800d2f8:	440b      	add	r3, r1
 800d2fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2fe:	4619      	mov	r1, r3
 800d300:	4b81      	ldr	r3, [pc, #516]	; (800d508 <USB_EP0StartXfer+0x2b4>)
 800d302:	4013      	ands	r3, r2
 800d304:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d306:	693b      	ldr	r3, [r7, #16]
 800d308:	015a      	lsls	r2, r3, #5
 800d30a:	697b      	ldr	r3, [r7, #20]
 800d30c:	4413      	add	r3, r2
 800d30e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d312:	691a      	ldr	r2, [r3, #16]
 800d314:	693b      	ldr	r3, [r7, #16]
 800d316:	0159      	lsls	r1, r3, #5
 800d318:	697b      	ldr	r3, [r7, #20]
 800d31a:	440b      	add	r3, r1
 800d31c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d320:	4619      	mov	r1, r3
 800d322:	4b78      	ldr	r3, [pc, #480]	; (800d504 <USB_EP0StartXfer+0x2b0>)
 800d324:	4013      	ands	r3, r2
 800d326:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 800d328:	68bb      	ldr	r3, [r7, #8]
 800d32a:	699a      	ldr	r2, [r3, #24]
 800d32c:	68bb      	ldr	r3, [r7, #8]
 800d32e:	68db      	ldr	r3, [r3, #12]
 800d330:	429a      	cmp	r2, r3
 800d332:	d903      	bls.n	800d33c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800d334:	68bb      	ldr	r3, [r7, #8]
 800d336:	68da      	ldr	r2, [r3, #12]
 800d338:	68bb      	ldr	r3, [r7, #8]
 800d33a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d33c:	693b      	ldr	r3, [r7, #16]
 800d33e:	015a      	lsls	r2, r3, #5
 800d340:	697b      	ldr	r3, [r7, #20]
 800d342:	4413      	add	r3, r2
 800d344:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d348:	691b      	ldr	r3, [r3, #16]
 800d34a:	693a      	ldr	r2, [r7, #16]
 800d34c:	0151      	lsls	r1, r2, #5
 800d34e:	697a      	ldr	r2, [r7, #20]
 800d350:	440a      	add	r2, r1
 800d352:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d356:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d35a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d35c:	693b      	ldr	r3, [r7, #16]
 800d35e:	015a      	lsls	r2, r3, #5
 800d360:	697b      	ldr	r3, [r7, #20]
 800d362:	4413      	add	r3, r2
 800d364:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d368:	691a      	ldr	r2, [r3, #16]
 800d36a:	68bb      	ldr	r3, [r7, #8]
 800d36c:	699b      	ldr	r3, [r3, #24]
 800d36e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d372:	6939      	ldr	r1, [r7, #16]
 800d374:	0148      	lsls	r0, r1, #5
 800d376:	6979      	ldr	r1, [r7, #20]
 800d378:	4401      	add	r1, r0
 800d37a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d37e:	4313      	orrs	r3, r2
 800d380:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d382:	79fb      	ldrb	r3, [r7, #7]
 800d384:	2b01      	cmp	r3, #1
 800d386:	d11e      	bne.n	800d3c6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800d388:	68bb      	ldr	r3, [r7, #8]
 800d38a:	695b      	ldr	r3, [r3, #20]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d009      	beq.n	800d3a4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d390:	693b      	ldr	r3, [r7, #16]
 800d392:	015a      	lsls	r2, r3, #5
 800d394:	697b      	ldr	r3, [r7, #20]
 800d396:	4413      	add	r3, r2
 800d398:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d39c:	461a      	mov	r2, r3
 800d39e:	68bb      	ldr	r3, [r7, #8]
 800d3a0:	695b      	ldr	r3, [r3, #20]
 800d3a2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d3a4:	693b      	ldr	r3, [r7, #16]
 800d3a6:	015a      	lsls	r2, r3, #5
 800d3a8:	697b      	ldr	r3, [r7, #20]
 800d3aa:	4413      	add	r3, r2
 800d3ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	693a      	ldr	r2, [r7, #16]
 800d3b4:	0151      	lsls	r1, r2, #5
 800d3b6:	697a      	ldr	r2, [r7, #20]
 800d3b8:	440a      	add	r2, r1
 800d3ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d3be:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d3c2:	6013      	str	r3, [r2, #0]
 800d3c4:	e097      	b.n	800d4f6 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d3c6:	693b      	ldr	r3, [r7, #16]
 800d3c8:	015a      	lsls	r2, r3, #5
 800d3ca:	697b      	ldr	r3, [r7, #20]
 800d3cc:	4413      	add	r3, r2
 800d3ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	693a      	ldr	r2, [r7, #16]
 800d3d6:	0151      	lsls	r1, r2, #5
 800d3d8:	697a      	ldr	r2, [r7, #20]
 800d3da:	440a      	add	r2, r1
 800d3dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d3e0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d3e4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800d3e6:	68bb      	ldr	r3, [r7, #8]
 800d3e8:	699b      	ldr	r3, [r3, #24]
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	f000 8083 	beq.w	800d4f6 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d3f0:	697b      	ldr	r3, [r7, #20]
 800d3f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d3f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d3f8:	68bb      	ldr	r3, [r7, #8]
 800d3fa:	781b      	ldrb	r3, [r3, #0]
 800d3fc:	f003 030f 	and.w	r3, r3, #15
 800d400:	2101      	movs	r1, #1
 800d402:	fa01 f303 	lsl.w	r3, r1, r3
 800d406:	6979      	ldr	r1, [r7, #20]
 800d408:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d40c:	4313      	orrs	r3, r2
 800d40e:	634b      	str	r3, [r1, #52]	; 0x34
 800d410:	e071      	b.n	800d4f6 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d412:	693b      	ldr	r3, [r7, #16]
 800d414:	015a      	lsls	r2, r3, #5
 800d416:	697b      	ldr	r3, [r7, #20]
 800d418:	4413      	add	r3, r2
 800d41a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d41e:	691a      	ldr	r2, [r3, #16]
 800d420:	693b      	ldr	r3, [r7, #16]
 800d422:	0159      	lsls	r1, r3, #5
 800d424:	697b      	ldr	r3, [r7, #20]
 800d426:	440b      	add	r3, r1
 800d428:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d42c:	4619      	mov	r1, r3
 800d42e:	4b36      	ldr	r3, [pc, #216]	; (800d508 <USB_EP0StartXfer+0x2b4>)
 800d430:	4013      	ands	r3, r2
 800d432:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d434:	693b      	ldr	r3, [r7, #16]
 800d436:	015a      	lsls	r2, r3, #5
 800d438:	697b      	ldr	r3, [r7, #20]
 800d43a:	4413      	add	r3, r2
 800d43c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d440:	691a      	ldr	r2, [r3, #16]
 800d442:	693b      	ldr	r3, [r7, #16]
 800d444:	0159      	lsls	r1, r3, #5
 800d446:	697b      	ldr	r3, [r7, #20]
 800d448:	440b      	add	r3, r1
 800d44a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d44e:	4619      	mov	r1, r3
 800d450:	4b2c      	ldr	r3, [pc, #176]	; (800d504 <USB_EP0StartXfer+0x2b0>)
 800d452:	4013      	ands	r3, r2
 800d454:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 800d456:	68bb      	ldr	r3, [r7, #8]
 800d458:	699b      	ldr	r3, [r3, #24]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d003      	beq.n	800d466 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800d45e:	68bb      	ldr	r3, [r7, #8]
 800d460:	68da      	ldr	r2, [r3, #12]
 800d462:	68bb      	ldr	r3, [r7, #8]
 800d464:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800d466:	68bb      	ldr	r3, [r7, #8]
 800d468:	68da      	ldr	r2, [r3, #12]
 800d46a:	68bb      	ldr	r3, [r7, #8]
 800d46c:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d46e:	693b      	ldr	r3, [r7, #16]
 800d470:	015a      	lsls	r2, r3, #5
 800d472:	697b      	ldr	r3, [r7, #20]
 800d474:	4413      	add	r3, r2
 800d476:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d47a:	691b      	ldr	r3, [r3, #16]
 800d47c:	693a      	ldr	r2, [r7, #16]
 800d47e:	0151      	lsls	r1, r2, #5
 800d480:	697a      	ldr	r2, [r7, #20]
 800d482:	440a      	add	r2, r1
 800d484:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d488:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d48c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800d48e:	693b      	ldr	r3, [r7, #16]
 800d490:	015a      	lsls	r2, r3, #5
 800d492:	697b      	ldr	r3, [r7, #20]
 800d494:	4413      	add	r3, r2
 800d496:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d49a:	691a      	ldr	r2, [r3, #16]
 800d49c:	68bb      	ldr	r3, [r7, #8]
 800d49e:	69db      	ldr	r3, [r3, #28]
 800d4a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d4a4:	6939      	ldr	r1, [r7, #16]
 800d4a6:	0148      	lsls	r0, r1, #5
 800d4a8:	6979      	ldr	r1, [r7, #20]
 800d4aa:	4401      	add	r1, r0
 800d4ac:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d4b0:	4313      	orrs	r3, r2
 800d4b2:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800d4b4:	79fb      	ldrb	r3, [r7, #7]
 800d4b6:	2b01      	cmp	r3, #1
 800d4b8:	d10d      	bne.n	800d4d6 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d4ba:	68bb      	ldr	r3, [r7, #8]
 800d4bc:	691b      	ldr	r3, [r3, #16]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d009      	beq.n	800d4d6 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d4c2:	68bb      	ldr	r3, [r7, #8]
 800d4c4:	6919      	ldr	r1, [r3, #16]
 800d4c6:	693b      	ldr	r3, [r7, #16]
 800d4c8:	015a      	lsls	r2, r3, #5
 800d4ca:	697b      	ldr	r3, [r7, #20]
 800d4cc:	4413      	add	r3, r2
 800d4ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4d2:	460a      	mov	r2, r1
 800d4d4:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d4d6:	693b      	ldr	r3, [r7, #16]
 800d4d8:	015a      	lsls	r2, r3, #5
 800d4da:	697b      	ldr	r3, [r7, #20]
 800d4dc:	4413      	add	r3, r2
 800d4de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	693a      	ldr	r2, [r7, #16]
 800d4e6:	0151      	lsls	r1, r2, #5
 800d4e8:	697a      	ldr	r2, [r7, #20]
 800d4ea:	440a      	add	r2, r1
 800d4ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d4f0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d4f4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d4f6:	2300      	movs	r3, #0
}
 800d4f8:	4618      	mov	r0, r3
 800d4fa:	371c      	adds	r7, #28
 800d4fc:	46bd      	mov	sp, r7
 800d4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d502:	4770      	bx	lr
 800d504:	e007ffff 	.word	0xe007ffff
 800d508:	fff80000 	.word	0xfff80000

0800d50c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d50c:	b480      	push	{r7}
 800d50e:	b087      	sub	sp, #28
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
 800d514:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d516:	2300      	movs	r3, #0
 800d518:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800d51a:	2300      	movs	r3, #0
 800d51c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d522:	683b      	ldr	r3, [r7, #0]
 800d524:	785b      	ldrb	r3, [r3, #1]
 800d526:	2b01      	cmp	r3, #1
 800d528:	d14a      	bne.n	800d5c0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d52a:	683b      	ldr	r3, [r7, #0]
 800d52c:	781b      	ldrb	r3, [r3, #0]
 800d52e:	015a      	lsls	r2, r3, #5
 800d530:	693b      	ldr	r3, [r7, #16]
 800d532:	4413      	add	r3, r2
 800d534:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d53e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d542:	f040 8086 	bne.w	800d652 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800d546:	683b      	ldr	r3, [r7, #0]
 800d548:	781b      	ldrb	r3, [r3, #0]
 800d54a:	015a      	lsls	r2, r3, #5
 800d54c:	693b      	ldr	r3, [r7, #16]
 800d54e:	4413      	add	r3, r2
 800d550:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	683a      	ldr	r2, [r7, #0]
 800d558:	7812      	ldrb	r2, [r2, #0]
 800d55a:	0151      	lsls	r1, r2, #5
 800d55c:	693a      	ldr	r2, [r7, #16]
 800d55e:	440a      	add	r2, r1
 800d560:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d564:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d568:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800d56a:	683b      	ldr	r3, [r7, #0]
 800d56c:	781b      	ldrb	r3, [r3, #0]
 800d56e:	015a      	lsls	r2, r3, #5
 800d570:	693b      	ldr	r3, [r7, #16]
 800d572:	4413      	add	r3, r2
 800d574:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	683a      	ldr	r2, [r7, #0]
 800d57c:	7812      	ldrb	r2, [r2, #0]
 800d57e:	0151      	lsls	r1, r2, #5
 800d580:	693a      	ldr	r2, [r7, #16]
 800d582:	440a      	add	r2, r1
 800d584:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d588:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d58c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	3301      	adds	r3, #1
 800d592:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	f242 7210 	movw	r2, #10000	; 0x2710
 800d59a:	4293      	cmp	r3, r2
 800d59c:	d902      	bls.n	800d5a4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800d59e:	2301      	movs	r3, #1
 800d5a0:	75fb      	strb	r3, [r7, #23]
          break;
 800d5a2:	e056      	b.n	800d652 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800d5a4:	683b      	ldr	r3, [r7, #0]
 800d5a6:	781b      	ldrb	r3, [r3, #0]
 800d5a8:	015a      	lsls	r2, r3, #5
 800d5aa:	693b      	ldr	r3, [r7, #16]
 800d5ac:	4413      	add	r3, r2
 800d5ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d5b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d5bc:	d0e7      	beq.n	800d58e <USB_EPStopXfer+0x82>
 800d5be:	e048      	b.n	800d652 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d5c0:	683b      	ldr	r3, [r7, #0]
 800d5c2:	781b      	ldrb	r3, [r3, #0]
 800d5c4:	015a      	lsls	r2, r3, #5
 800d5c6:	693b      	ldr	r3, [r7, #16]
 800d5c8:	4413      	add	r3, r2
 800d5ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d5d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d5d8:	d13b      	bne.n	800d652 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800d5da:	683b      	ldr	r3, [r7, #0]
 800d5dc:	781b      	ldrb	r3, [r3, #0]
 800d5de:	015a      	lsls	r2, r3, #5
 800d5e0:	693b      	ldr	r3, [r7, #16]
 800d5e2:	4413      	add	r3, r2
 800d5e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	683a      	ldr	r2, [r7, #0]
 800d5ec:	7812      	ldrb	r2, [r2, #0]
 800d5ee:	0151      	lsls	r1, r2, #5
 800d5f0:	693a      	ldr	r2, [r7, #16]
 800d5f2:	440a      	add	r2, r1
 800d5f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d5f8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d5fc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800d5fe:	683b      	ldr	r3, [r7, #0]
 800d600:	781b      	ldrb	r3, [r3, #0]
 800d602:	015a      	lsls	r2, r3, #5
 800d604:	693b      	ldr	r3, [r7, #16]
 800d606:	4413      	add	r3, r2
 800d608:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	683a      	ldr	r2, [r7, #0]
 800d610:	7812      	ldrb	r2, [r2, #0]
 800d612:	0151      	lsls	r1, r2, #5
 800d614:	693a      	ldr	r2, [r7, #16]
 800d616:	440a      	add	r2, r1
 800d618:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d61c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d620:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	3301      	adds	r3, #1
 800d626:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	f242 7210 	movw	r2, #10000	; 0x2710
 800d62e:	4293      	cmp	r3, r2
 800d630:	d902      	bls.n	800d638 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800d632:	2301      	movs	r3, #1
 800d634:	75fb      	strb	r3, [r7, #23]
          break;
 800d636:	e00c      	b.n	800d652 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800d638:	683b      	ldr	r3, [r7, #0]
 800d63a:	781b      	ldrb	r3, [r3, #0]
 800d63c:	015a      	lsls	r2, r3, #5
 800d63e:	693b      	ldr	r3, [r7, #16]
 800d640:	4413      	add	r3, r2
 800d642:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d64c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d650:	d0e7      	beq.n	800d622 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800d652:	7dfb      	ldrb	r3, [r7, #23]
}
 800d654:	4618      	mov	r0, r3
 800d656:	371c      	adds	r7, #28
 800d658:	46bd      	mov	sp, r7
 800d65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65e:	4770      	bx	lr

0800d660 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d660:	b480      	push	{r7}
 800d662:	b089      	sub	sp, #36	; 0x24
 800d664:	af00      	add	r7, sp, #0
 800d666:	60f8      	str	r0, [r7, #12]
 800d668:	60b9      	str	r1, [r7, #8]
 800d66a:	4611      	mov	r1, r2
 800d66c:	461a      	mov	r2, r3
 800d66e:	460b      	mov	r3, r1
 800d670:	71fb      	strb	r3, [r7, #7]
 800d672:	4613      	mov	r3, r2
 800d674:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800d67a:	68bb      	ldr	r3, [r7, #8]
 800d67c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800d67e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d682:	2b00      	cmp	r3, #0
 800d684:	d123      	bne.n	800d6ce <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d686:	88bb      	ldrh	r3, [r7, #4]
 800d688:	3303      	adds	r3, #3
 800d68a:	089b      	lsrs	r3, r3, #2
 800d68c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d68e:	2300      	movs	r3, #0
 800d690:	61bb      	str	r3, [r7, #24]
 800d692:	e018      	b.n	800d6c6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d694:	79fb      	ldrb	r3, [r7, #7]
 800d696:	031a      	lsls	r2, r3, #12
 800d698:	697b      	ldr	r3, [r7, #20]
 800d69a:	4413      	add	r3, r2
 800d69c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d6a0:	461a      	mov	r2, r3
 800d6a2:	69fb      	ldr	r3, [r7, #28]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d6a8:	69fb      	ldr	r3, [r7, #28]
 800d6aa:	3301      	adds	r3, #1
 800d6ac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d6ae:	69fb      	ldr	r3, [r7, #28]
 800d6b0:	3301      	adds	r3, #1
 800d6b2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d6b4:	69fb      	ldr	r3, [r7, #28]
 800d6b6:	3301      	adds	r3, #1
 800d6b8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d6ba:	69fb      	ldr	r3, [r7, #28]
 800d6bc:	3301      	adds	r3, #1
 800d6be:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d6c0:	69bb      	ldr	r3, [r7, #24]
 800d6c2:	3301      	adds	r3, #1
 800d6c4:	61bb      	str	r3, [r7, #24]
 800d6c6:	69ba      	ldr	r2, [r7, #24]
 800d6c8:	693b      	ldr	r3, [r7, #16]
 800d6ca:	429a      	cmp	r2, r3
 800d6cc:	d3e2      	bcc.n	800d694 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d6ce:	2300      	movs	r3, #0
}
 800d6d0:	4618      	mov	r0, r3
 800d6d2:	3724      	adds	r7, #36	; 0x24
 800d6d4:	46bd      	mov	sp, r7
 800d6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6da:	4770      	bx	lr

0800d6dc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d6dc:	b480      	push	{r7}
 800d6de:	b08b      	sub	sp, #44	; 0x2c
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	60f8      	str	r0, [r7, #12]
 800d6e4:	60b9      	str	r1, [r7, #8]
 800d6e6:	4613      	mov	r3, r2
 800d6e8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800d6ee:	68bb      	ldr	r3, [r7, #8]
 800d6f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800d6f2:	88fb      	ldrh	r3, [r7, #6]
 800d6f4:	089b      	lsrs	r3, r3, #2
 800d6f6:	b29b      	uxth	r3, r3
 800d6f8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800d6fa:	88fb      	ldrh	r3, [r7, #6]
 800d6fc:	f003 0303 	and.w	r3, r3, #3
 800d700:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800d702:	2300      	movs	r3, #0
 800d704:	623b      	str	r3, [r7, #32]
 800d706:	e014      	b.n	800d732 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d708:	69bb      	ldr	r3, [r7, #24]
 800d70a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d70e:	681a      	ldr	r2, [r3, #0]
 800d710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d712:	601a      	str	r2, [r3, #0]
    pDest++;
 800d714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d716:	3301      	adds	r3, #1
 800d718:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800d71a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d71c:	3301      	adds	r3, #1
 800d71e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800d720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d722:	3301      	adds	r3, #1
 800d724:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800d726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d728:	3301      	adds	r3, #1
 800d72a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800d72c:	6a3b      	ldr	r3, [r7, #32]
 800d72e:	3301      	adds	r3, #1
 800d730:	623b      	str	r3, [r7, #32]
 800d732:	6a3a      	ldr	r2, [r7, #32]
 800d734:	697b      	ldr	r3, [r7, #20]
 800d736:	429a      	cmp	r2, r3
 800d738:	d3e6      	bcc.n	800d708 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800d73a:	8bfb      	ldrh	r3, [r7, #30]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d01e      	beq.n	800d77e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800d740:	2300      	movs	r3, #0
 800d742:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800d744:	69bb      	ldr	r3, [r7, #24]
 800d746:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d74a:	461a      	mov	r2, r3
 800d74c:	f107 0310 	add.w	r3, r7, #16
 800d750:	6812      	ldr	r2, [r2, #0]
 800d752:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800d754:	693a      	ldr	r2, [r7, #16]
 800d756:	6a3b      	ldr	r3, [r7, #32]
 800d758:	b2db      	uxtb	r3, r3
 800d75a:	00db      	lsls	r3, r3, #3
 800d75c:	fa22 f303 	lsr.w	r3, r2, r3
 800d760:	b2da      	uxtb	r2, r3
 800d762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d764:	701a      	strb	r2, [r3, #0]
      i++;
 800d766:	6a3b      	ldr	r3, [r7, #32]
 800d768:	3301      	adds	r3, #1
 800d76a:	623b      	str	r3, [r7, #32]
      pDest++;
 800d76c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d76e:	3301      	adds	r3, #1
 800d770:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800d772:	8bfb      	ldrh	r3, [r7, #30]
 800d774:	3b01      	subs	r3, #1
 800d776:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800d778:	8bfb      	ldrh	r3, [r7, #30]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d1ea      	bne.n	800d754 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800d77e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d780:	4618      	mov	r0, r3
 800d782:	372c      	adds	r7, #44	; 0x2c
 800d784:	46bd      	mov	sp, r7
 800d786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d78a:	4770      	bx	lr

0800d78c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d78c:	b480      	push	{r7}
 800d78e:	b085      	sub	sp, #20
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
 800d794:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d79a:	683b      	ldr	r3, [r7, #0]
 800d79c:	781b      	ldrb	r3, [r3, #0]
 800d79e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d7a0:	683b      	ldr	r3, [r7, #0]
 800d7a2:	785b      	ldrb	r3, [r3, #1]
 800d7a4:	2b01      	cmp	r3, #1
 800d7a6:	d12c      	bne.n	800d802 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d7a8:	68bb      	ldr	r3, [r7, #8]
 800d7aa:	015a      	lsls	r2, r3, #5
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	4413      	add	r3, r2
 800d7b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	db12      	blt.n	800d7e0 <USB_EPSetStall+0x54>
 800d7ba:	68bb      	ldr	r3, [r7, #8]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d00f      	beq.n	800d7e0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d7c0:	68bb      	ldr	r3, [r7, #8]
 800d7c2:	015a      	lsls	r2, r3, #5
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	4413      	add	r3, r2
 800d7c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	68ba      	ldr	r2, [r7, #8]
 800d7d0:	0151      	lsls	r1, r2, #5
 800d7d2:	68fa      	ldr	r2, [r7, #12]
 800d7d4:	440a      	add	r2, r1
 800d7d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d7da:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d7de:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d7e0:	68bb      	ldr	r3, [r7, #8]
 800d7e2:	015a      	lsls	r2, r3, #5
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	4413      	add	r3, r2
 800d7e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	68ba      	ldr	r2, [r7, #8]
 800d7f0:	0151      	lsls	r1, r2, #5
 800d7f2:	68fa      	ldr	r2, [r7, #12]
 800d7f4:	440a      	add	r2, r1
 800d7f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d7fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d7fe:	6013      	str	r3, [r2, #0]
 800d800:	e02b      	b.n	800d85a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d802:	68bb      	ldr	r3, [r7, #8]
 800d804:	015a      	lsls	r2, r3, #5
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	4413      	add	r3, r2
 800d80a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	2b00      	cmp	r3, #0
 800d812:	db12      	blt.n	800d83a <USB_EPSetStall+0xae>
 800d814:	68bb      	ldr	r3, [r7, #8]
 800d816:	2b00      	cmp	r3, #0
 800d818:	d00f      	beq.n	800d83a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d81a:	68bb      	ldr	r3, [r7, #8]
 800d81c:	015a      	lsls	r2, r3, #5
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	4413      	add	r3, r2
 800d822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	68ba      	ldr	r2, [r7, #8]
 800d82a:	0151      	lsls	r1, r2, #5
 800d82c:	68fa      	ldr	r2, [r7, #12]
 800d82e:	440a      	add	r2, r1
 800d830:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d834:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d838:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d83a:	68bb      	ldr	r3, [r7, #8]
 800d83c:	015a      	lsls	r2, r3, #5
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	4413      	add	r3, r2
 800d842:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	68ba      	ldr	r2, [r7, #8]
 800d84a:	0151      	lsls	r1, r2, #5
 800d84c:	68fa      	ldr	r2, [r7, #12]
 800d84e:	440a      	add	r2, r1
 800d850:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d854:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d858:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d85a:	2300      	movs	r3, #0
}
 800d85c:	4618      	mov	r0, r3
 800d85e:	3714      	adds	r7, #20
 800d860:	46bd      	mov	sp, r7
 800d862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d866:	4770      	bx	lr

0800d868 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d868:	b480      	push	{r7}
 800d86a:	b085      	sub	sp, #20
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
 800d870:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d876:	683b      	ldr	r3, [r7, #0]
 800d878:	781b      	ldrb	r3, [r3, #0]
 800d87a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d87c:	683b      	ldr	r3, [r7, #0]
 800d87e:	785b      	ldrb	r3, [r3, #1]
 800d880:	2b01      	cmp	r3, #1
 800d882:	d128      	bne.n	800d8d6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d884:	68bb      	ldr	r3, [r7, #8]
 800d886:	015a      	lsls	r2, r3, #5
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	4413      	add	r3, r2
 800d88c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	68ba      	ldr	r2, [r7, #8]
 800d894:	0151      	lsls	r1, r2, #5
 800d896:	68fa      	ldr	r2, [r7, #12]
 800d898:	440a      	add	r2, r1
 800d89a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d89e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d8a2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d8a4:	683b      	ldr	r3, [r7, #0]
 800d8a6:	791b      	ldrb	r3, [r3, #4]
 800d8a8:	2b03      	cmp	r3, #3
 800d8aa:	d003      	beq.n	800d8b4 <USB_EPClearStall+0x4c>
 800d8ac:	683b      	ldr	r3, [r7, #0]
 800d8ae:	791b      	ldrb	r3, [r3, #4]
 800d8b0:	2b02      	cmp	r3, #2
 800d8b2:	d138      	bne.n	800d926 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d8b4:	68bb      	ldr	r3, [r7, #8]
 800d8b6:	015a      	lsls	r2, r3, #5
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	4413      	add	r3, r2
 800d8bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	68ba      	ldr	r2, [r7, #8]
 800d8c4:	0151      	lsls	r1, r2, #5
 800d8c6:	68fa      	ldr	r2, [r7, #12]
 800d8c8:	440a      	add	r2, r1
 800d8ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d8ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d8d2:	6013      	str	r3, [r2, #0]
 800d8d4:	e027      	b.n	800d926 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d8d6:	68bb      	ldr	r3, [r7, #8]
 800d8d8:	015a      	lsls	r2, r3, #5
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	4413      	add	r3, r2
 800d8de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	68ba      	ldr	r2, [r7, #8]
 800d8e6:	0151      	lsls	r1, r2, #5
 800d8e8:	68fa      	ldr	r2, [r7, #12]
 800d8ea:	440a      	add	r2, r1
 800d8ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d8f0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d8f4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d8f6:	683b      	ldr	r3, [r7, #0]
 800d8f8:	791b      	ldrb	r3, [r3, #4]
 800d8fa:	2b03      	cmp	r3, #3
 800d8fc:	d003      	beq.n	800d906 <USB_EPClearStall+0x9e>
 800d8fe:	683b      	ldr	r3, [r7, #0]
 800d900:	791b      	ldrb	r3, [r3, #4]
 800d902:	2b02      	cmp	r3, #2
 800d904:	d10f      	bne.n	800d926 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d906:	68bb      	ldr	r3, [r7, #8]
 800d908:	015a      	lsls	r2, r3, #5
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	4413      	add	r3, r2
 800d90e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	68ba      	ldr	r2, [r7, #8]
 800d916:	0151      	lsls	r1, r2, #5
 800d918:	68fa      	ldr	r2, [r7, #12]
 800d91a:	440a      	add	r2, r1
 800d91c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d924:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d926:	2300      	movs	r3, #0
}
 800d928:	4618      	mov	r0, r3
 800d92a:	3714      	adds	r7, #20
 800d92c:	46bd      	mov	sp, r7
 800d92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d932:	4770      	bx	lr

0800d934 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d934:	b480      	push	{r7}
 800d936:	b085      	sub	sp, #20
 800d938:	af00      	add	r7, sp, #0
 800d93a:	6078      	str	r0, [r7, #4]
 800d93c:	460b      	mov	r3, r1
 800d93e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	68fa      	ldr	r2, [r7, #12]
 800d94e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d952:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800d956:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d95e:	681a      	ldr	r2, [r3, #0]
 800d960:	78fb      	ldrb	r3, [r7, #3]
 800d962:	011b      	lsls	r3, r3, #4
 800d964:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800d968:	68f9      	ldr	r1, [r7, #12]
 800d96a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d96e:	4313      	orrs	r3, r2
 800d970:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d972:	2300      	movs	r3, #0
}
 800d974:	4618      	mov	r0, r3
 800d976:	3714      	adds	r7, #20
 800d978:	46bd      	mov	sp, r7
 800d97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d97e:	4770      	bx	lr

0800d980 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d980:	b480      	push	{r7}
 800d982:	b085      	sub	sp, #20
 800d984:	af00      	add	r7, sp, #0
 800d986:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	68fa      	ldr	r2, [r7, #12]
 800d996:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d99a:	f023 0303 	bic.w	r3, r3, #3
 800d99e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d9a6:	685b      	ldr	r3, [r3, #4]
 800d9a8:	68fa      	ldr	r2, [r7, #12]
 800d9aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d9ae:	f023 0302 	bic.w	r3, r3, #2
 800d9b2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d9b4:	2300      	movs	r3, #0
}
 800d9b6:	4618      	mov	r0, r3
 800d9b8:	3714      	adds	r7, #20
 800d9ba:	46bd      	mov	sp, r7
 800d9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c0:	4770      	bx	lr

0800d9c2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d9c2:	b480      	push	{r7}
 800d9c4:	b085      	sub	sp, #20
 800d9c6:	af00      	add	r7, sp, #0
 800d9c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	68fa      	ldr	r2, [r7, #12]
 800d9d8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d9dc:	f023 0303 	bic.w	r3, r3, #3
 800d9e0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d9e8:	685b      	ldr	r3, [r3, #4]
 800d9ea:	68fa      	ldr	r2, [r7, #12]
 800d9ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d9f0:	f043 0302 	orr.w	r3, r3, #2
 800d9f4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d9f6:	2300      	movs	r3, #0
}
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	3714      	adds	r7, #20
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da02:	4770      	bx	lr

0800da04 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800da04:	b480      	push	{r7}
 800da06:	b085      	sub	sp, #20
 800da08:	af00      	add	r7, sp, #0
 800da0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	695b      	ldr	r3, [r3, #20]
 800da10:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	699b      	ldr	r3, [r3, #24]
 800da16:	68fa      	ldr	r2, [r7, #12]
 800da18:	4013      	ands	r3, r2
 800da1a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800da1c:	68fb      	ldr	r3, [r7, #12]
}
 800da1e:	4618      	mov	r0, r3
 800da20:	3714      	adds	r7, #20
 800da22:	46bd      	mov	sp, r7
 800da24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da28:	4770      	bx	lr

0800da2a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800da2a:	b480      	push	{r7}
 800da2c:	b085      	sub	sp, #20
 800da2e:	af00      	add	r7, sp, #0
 800da30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800da3c:	699b      	ldr	r3, [r3, #24]
 800da3e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800da46:	69db      	ldr	r3, [r3, #28]
 800da48:	68ba      	ldr	r2, [r7, #8]
 800da4a:	4013      	ands	r3, r2
 800da4c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800da4e:	68bb      	ldr	r3, [r7, #8]
 800da50:	0c1b      	lsrs	r3, r3, #16
}
 800da52:	4618      	mov	r0, r3
 800da54:	3714      	adds	r7, #20
 800da56:	46bd      	mov	sp, r7
 800da58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da5c:	4770      	bx	lr

0800da5e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800da5e:	b480      	push	{r7}
 800da60:	b085      	sub	sp, #20
 800da62:	af00      	add	r7, sp, #0
 800da64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800da70:	699b      	ldr	r3, [r3, #24]
 800da72:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800da7a:	69db      	ldr	r3, [r3, #28]
 800da7c:	68ba      	ldr	r2, [r7, #8]
 800da7e:	4013      	ands	r3, r2
 800da80:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800da82:	68bb      	ldr	r3, [r7, #8]
 800da84:	b29b      	uxth	r3, r3
}
 800da86:	4618      	mov	r0, r3
 800da88:	3714      	adds	r7, #20
 800da8a:	46bd      	mov	sp, r7
 800da8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da90:	4770      	bx	lr

0800da92 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800da92:	b480      	push	{r7}
 800da94:	b085      	sub	sp, #20
 800da96:	af00      	add	r7, sp, #0
 800da98:	6078      	str	r0, [r7, #4]
 800da9a:	460b      	mov	r3, r1
 800da9c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800daa2:	78fb      	ldrb	r3, [r7, #3]
 800daa4:	015a      	lsls	r2, r3, #5
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	4413      	add	r3, r2
 800daaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800daae:	689b      	ldr	r3, [r3, #8]
 800dab0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dab8:	695b      	ldr	r3, [r3, #20]
 800daba:	68ba      	ldr	r2, [r7, #8]
 800dabc:	4013      	ands	r3, r2
 800dabe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800dac0:	68bb      	ldr	r3, [r7, #8]
}
 800dac2:	4618      	mov	r0, r3
 800dac4:	3714      	adds	r7, #20
 800dac6:	46bd      	mov	sp, r7
 800dac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dacc:	4770      	bx	lr

0800dace <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800dace:	b480      	push	{r7}
 800dad0:	b087      	sub	sp, #28
 800dad2:	af00      	add	r7, sp, #0
 800dad4:	6078      	str	r0, [r7, #4]
 800dad6:	460b      	mov	r3, r1
 800dad8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800dade:	697b      	ldr	r3, [r7, #20]
 800dae0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dae4:	691b      	ldr	r3, [r3, #16]
 800dae6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800dae8:	697b      	ldr	r3, [r7, #20]
 800daea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800daee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800daf0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800daf2:	78fb      	ldrb	r3, [r7, #3]
 800daf4:	f003 030f 	and.w	r3, r3, #15
 800daf8:	68fa      	ldr	r2, [r7, #12]
 800dafa:	fa22 f303 	lsr.w	r3, r2, r3
 800dafe:	01db      	lsls	r3, r3, #7
 800db00:	b2db      	uxtb	r3, r3
 800db02:	693a      	ldr	r2, [r7, #16]
 800db04:	4313      	orrs	r3, r2
 800db06:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800db08:	78fb      	ldrb	r3, [r7, #3]
 800db0a:	015a      	lsls	r2, r3, #5
 800db0c:	697b      	ldr	r3, [r7, #20]
 800db0e:	4413      	add	r3, r2
 800db10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800db14:	689b      	ldr	r3, [r3, #8]
 800db16:	693a      	ldr	r2, [r7, #16]
 800db18:	4013      	ands	r3, r2
 800db1a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800db1c:	68bb      	ldr	r3, [r7, #8]
}
 800db1e:	4618      	mov	r0, r3
 800db20:	371c      	adds	r7, #28
 800db22:	46bd      	mov	sp, r7
 800db24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db28:	4770      	bx	lr

0800db2a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800db2a:	b480      	push	{r7}
 800db2c:	b083      	sub	sp, #12
 800db2e:	af00      	add	r7, sp, #0
 800db30:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	695b      	ldr	r3, [r3, #20]
 800db36:	f003 0301 	and.w	r3, r3, #1
}
 800db3a:	4618      	mov	r0, r3
 800db3c:	370c      	adds	r7, #12
 800db3e:	46bd      	mov	sp, r7
 800db40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db44:	4770      	bx	lr
	...

0800db48 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800db48:	b480      	push	{r7}
 800db4a:	b085      	sub	sp, #20
 800db4c:	af00      	add	r7, sp, #0
 800db4e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800db5a:	681a      	ldr	r2, [r3, #0]
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800db62:	4619      	mov	r1, r3
 800db64:	4b09      	ldr	r3, [pc, #36]	; (800db8c <USB_ActivateSetup+0x44>)
 800db66:	4013      	ands	r3, r2
 800db68:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800db70:	685b      	ldr	r3, [r3, #4]
 800db72:	68fa      	ldr	r2, [r7, #12]
 800db74:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800db78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800db7c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800db7e:	2300      	movs	r3, #0
}
 800db80:	4618      	mov	r0, r3
 800db82:	3714      	adds	r7, #20
 800db84:	46bd      	mov	sp, r7
 800db86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db8a:	4770      	bx	lr
 800db8c:	fffff800 	.word	0xfffff800

0800db90 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800db90:	b480      	push	{r7}
 800db92:	b087      	sub	sp, #28
 800db94:	af00      	add	r7, sp, #0
 800db96:	60f8      	str	r0, [r7, #12]
 800db98:	460b      	mov	r3, r1
 800db9a:	607a      	str	r2, [r7, #4]
 800db9c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	333c      	adds	r3, #60	; 0x3c
 800dba6:	3304      	adds	r3, #4
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800dbac:	693b      	ldr	r3, [r7, #16]
 800dbae:	4a26      	ldr	r2, [pc, #152]	; (800dc48 <USB_EP0_OutStart+0xb8>)
 800dbb0:	4293      	cmp	r3, r2
 800dbb2:	d90a      	bls.n	800dbca <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800dbb4:	697b      	ldr	r3, [r7, #20]
 800dbb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dbc0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dbc4:	d101      	bne.n	800dbca <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	e037      	b.n	800dc3a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800dbca:	697b      	ldr	r3, [r7, #20]
 800dbcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dbd0:	461a      	mov	r2, r3
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800dbd6:	697b      	ldr	r3, [r7, #20]
 800dbd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dbdc:	691b      	ldr	r3, [r3, #16]
 800dbde:	697a      	ldr	r2, [r7, #20]
 800dbe0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dbe4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800dbe8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800dbea:	697b      	ldr	r3, [r7, #20]
 800dbec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dbf0:	691b      	ldr	r3, [r3, #16]
 800dbf2:	697a      	ldr	r2, [r7, #20]
 800dbf4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dbf8:	f043 0318 	orr.w	r3, r3, #24
 800dbfc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800dbfe:	697b      	ldr	r3, [r7, #20]
 800dc00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dc04:	691b      	ldr	r3, [r3, #16]
 800dc06:	697a      	ldr	r2, [r7, #20]
 800dc08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dc0c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800dc10:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800dc12:	7afb      	ldrb	r3, [r7, #11]
 800dc14:	2b01      	cmp	r3, #1
 800dc16:	d10f      	bne.n	800dc38 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800dc18:	697b      	ldr	r3, [r7, #20]
 800dc1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dc1e:	461a      	mov	r2, r3
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800dc24:	697b      	ldr	r3, [r7, #20]
 800dc26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	697a      	ldr	r2, [r7, #20]
 800dc2e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dc32:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800dc36:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800dc38:	2300      	movs	r3, #0
}
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	371c      	adds	r7, #28
 800dc3e:	46bd      	mov	sp, r7
 800dc40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc44:	4770      	bx	lr
 800dc46:	bf00      	nop
 800dc48:	4f54300a 	.word	0x4f54300a

0800dc4c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800dc4c:	b480      	push	{r7}
 800dc4e:	b085      	sub	sp, #20
 800dc50:	af00      	add	r7, sp, #0
 800dc52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800dc54:	2300      	movs	r3, #0
 800dc56:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	3301      	adds	r3, #1
 800dc5c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	4a13      	ldr	r2, [pc, #76]	; (800dcb0 <USB_CoreReset+0x64>)
 800dc62:	4293      	cmp	r3, r2
 800dc64:	d901      	bls.n	800dc6a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800dc66:	2303      	movs	r3, #3
 800dc68:	e01b      	b.n	800dca2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	691b      	ldr	r3, [r3, #16]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	daf2      	bge.n	800dc58 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800dc72:	2300      	movs	r3, #0
 800dc74:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	691b      	ldr	r3, [r3, #16]
 800dc7a:	f043 0201 	orr.w	r2, r3, #1
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	3301      	adds	r3, #1
 800dc86:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	4a09      	ldr	r2, [pc, #36]	; (800dcb0 <USB_CoreReset+0x64>)
 800dc8c:	4293      	cmp	r3, r2
 800dc8e:	d901      	bls.n	800dc94 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800dc90:	2303      	movs	r3, #3
 800dc92:	e006      	b.n	800dca2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	691b      	ldr	r3, [r3, #16]
 800dc98:	f003 0301 	and.w	r3, r3, #1
 800dc9c:	2b01      	cmp	r3, #1
 800dc9e:	d0f0      	beq.n	800dc82 <USB_CoreReset+0x36>

  return HAL_OK;
 800dca0:	2300      	movs	r3, #0
}
 800dca2:	4618      	mov	r0, r3
 800dca4:	3714      	adds	r7, #20
 800dca6:	46bd      	mov	sp, r7
 800dca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcac:	4770      	bx	lr
 800dcae:	bf00      	nop
 800dcb0:	00030d40 	.word	0x00030d40

0800dcb4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dcb4:	b580      	push	{r7, lr}
 800dcb6:	b084      	sub	sp, #16
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	6078      	str	r0, [r7, #4]
 800dcbc:	460b      	mov	r3, r1
 800dcbe:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800dcc0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800dcc4:	f002 fc5a 	bl	801057c <USBD_static_malloc>
 800dcc8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d109      	bne.n	800dce4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	32b0      	adds	r2, #176	; 0xb0
 800dcda:	2100      	movs	r1, #0
 800dcdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800dce0:	2302      	movs	r3, #2
 800dce2:	e0d4      	b.n	800de8e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800dce4:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800dce8:	2100      	movs	r1, #0
 800dcea:	68f8      	ldr	r0, [r7, #12]
 800dcec:	f002 fcc2 	bl	8010674 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	32b0      	adds	r2, #176	; 0xb0
 800dcfa:	68f9      	ldr	r1, [r7, #12]
 800dcfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	32b0      	adds	r2, #176	; 0xb0
 800dd0a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	7c1b      	ldrb	r3, [r3, #16]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d138      	bne.n	800dd8e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800dd1c:	4b5e      	ldr	r3, [pc, #376]	; (800de98 <USBD_CDC_Init+0x1e4>)
 800dd1e:	7819      	ldrb	r1, [r3, #0]
 800dd20:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dd24:	2202      	movs	r2, #2
 800dd26:	6878      	ldr	r0, [r7, #4]
 800dd28:	f002 fb05 	bl	8010336 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800dd2c:	4b5a      	ldr	r3, [pc, #360]	; (800de98 <USBD_CDC_Init+0x1e4>)
 800dd2e:	781b      	ldrb	r3, [r3, #0]
 800dd30:	f003 020f 	and.w	r2, r3, #15
 800dd34:	6879      	ldr	r1, [r7, #4]
 800dd36:	4613      	mov	r3, r2
 800dd38:	009b      	lsls	r3, r3, #2
 800dd3a:	4413      	add	r3, r2
 800dd3c:	009b      	lsls	r3, r3, #2
 800dd3e:	440b      	add	r3, r1
 800dd40:	3324      	adds	r3, #36	; 0x24
 800dd42:	2201      	movs	r2, #1
 800dd44:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800dd46:	4b55      	ldr	r3, [pc, #340]	; (800de9c <USBD_CDC_Init+0x1e8>)
 800dd48:	7819      	ldrb	r1, [r3, #0]
 800dd4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dd4e:	2202      	movs	r2, #2
 800dd50:	6878      	ldr	r0, [r7, #4]
 800dd52:	f002 faf0 	bl	8010336 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800dd56:	4b51      	ldr	r3, [pc, #324]	; (800de9c <USBD_CDC_Init+0x1e8>)
 800dd58:	781b      	ldrb	r3, [r3, #0]
 800dd5a:	f003 020f 	and.w	r2, r3, #15
 800dd5e:	6879      	ldr	r1, [r7, #4]
 800dd60:	4613      	mov	r3, r2
 800dd62:	009b      	lsls	r3, r3, #2
 800dd64:	4413      	add	r3, r2
 800dd66:	009b      	lsls	r3, r3, #2
 800dd68:	440b      	add	r3, r1
 800dd6a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800dd6e:	2201      	movs	r2, #1
 800dd70:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800dd72:	4b4b      	ldr	r3, [pc, #300]	; (800dea0 <USBD_CDC_Init+0x1ec>)
 800dd74:	781b      	ldrb	r3, [r3, #0]
 800dd76:	f003 020f 	and.w	r2, r3, #15
 800dd7a:	6879      	ldr	r1, [r7, #4]
 800dd7c:	4613      	mov	r3, r2
 800dd7e:	009b      	lsls	r3, r3, #2
 800dd80:	4413      	add	r3, r2
 800dd82:	009b      	lsls	r3, r3, #2
 800dd84:	440b      	add	r3, r1
 800dd86:	3326      	adds	r3, #38	; 0x26
 800dd88:	2210      	movs	r2, #16
 800dd8a:	801a      	strh	r2, [r3, #0]
 800dd8c:	e035      	b.n	800ddfa <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800dd8e:	4b42      	ldr	r3, [pc, #264]	; (800de98 <USBD_CDC_Init+0x1e4>)
 800dd90:	7819      	ldrb	r1, [r3, #0]
 800dd92:	2340      	movs	r3, #64	; 0x40
 800dd94:	2202      	movs	r2, #2
 800dd96:	6878      	ldr	r0, [r7, #4]
 800dd98:	f002 facd 	bl	8010336 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800dd9c:	4b3e      	ldr	r3, [pc, #248]	; (800de98 <USBD_CDC_Init+0x1e4>)
 800dd9e:	781b      	ldrb	r3, [r3, #0]
 800dda0:	f003 020f 	and.w	r2, r3, #15
 800dda4:	6879      	ldr	r1, [r7, #4]
 800dda6:	4613      	mov	r3, r2
 800dda8:	009b      	lsls	r3, r3, #2
 800ddaa:	4413      	add	r3, r2
 800ddac:	009b      	lsls	r3, r3, #2
 800ddae:	440b      	add	r3, r1
 800ddb0:	3324      	adds	r3, #36	; 0x24
 800ddb2:	2201      	movs	r2, #1
 800ddb4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ddb6:	4b39      	ldr	r3, [pc, #228]	; (800de9c <USBD_CDC_Init+0x1e8>)
 800ddb8:	7819      	ldrb	r1, [r3, #0]
 800ddba:	2340      	movs	r3, #64	; 0x40
 800ddbc:	2202      	movs	r2, #2
 800ddbe:	6878      	ldr	r0, [r7, #4]
 800ddc0:	f002 fab9 	bl	8010336 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ddc4:	4b35      	ldr	r3, [pc, #212]	; (800de9c <USBD_CDC_Init+0x1e8>)
 800ddc6:	781b      	ldrb	r3, [r3, #0]
 800ddc8:	f003 020f 	and.w	r2, r3, #15
 800ddcc:	6879      	ldr	r1, [r7, #4]
 800ddce:	4613      	mov	r3, r2
 800ddd0:	009b      	lsls	r3, r3, #2
 800ddd2:	4413      	add	r3, r2
 800ddd4:	009b      	lsls	r3, r3, #2
 800ddd6:	440b      	add	r3, r1
 800ddd8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800dddc:	2201      	movs	r2, #1
 800ddde:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800dde0:	4b2f      	ldr	r3, [pc, #188]	; (800dea0 <USBD_CDC_Init+0x1ec>)
 800dde2:	781b      	ldrb	r3, [r3, #0]
 800dde4:	f003 020f 	and.w	r2, r3, #15
 800dde8:	6879      	ldr	r1, [r7, #4]
 800ddea:	4613      	mov	r3, r2
 800ddec:	009b      	lsls	r3, r3, #2
 800ddee:	4413      	add	r3, r2
 800ddf0:	009b      	lsls	r3, r3, #2
 800ddf2:	440b      	add	r3, r1
 800ddf4:	3326      	adds	r3, #38	; 0x26
 800ddf6:	2210      	movs	r2, #16
 800ddf8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ddfa:	4b29      	ldr	r3, [pc, #164]	; (800dea0 <USBD_CDC_Init+0x1ec>)
 800ddfc:	7819      	ldrb	r1, [r3, #0]
 800ddfe:	2308      	movs	r3, #8
 800de00:	2203      	movs	r2, #3
 800de02:	6878      	ldr	r0, [r7, #4]
 800de04:	f002 fa97 	bl	8010336 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800de08:	4b25      	ldr	r3, [pc, #148]	; (800dea0 <USBD_CDC_Init+0x1ec>)
 800de0a:	781b      	ldrb	r3, [r3, #0]
 800de0c:	f003 020f 	and.w	r2, r3, #15
 800de10:	6879      	ldr	r1, [r7, #4]
 800de12:	4613      	mov	r3, r2
 800de14:	009b      	lsls	r3, r3, #2
 800de16:	4413      	add	r3, r2
 800de18:	009b      	lsls	r3, r3, #2
 800de1a:	440b      	add	r3, r1
 800de1c:	3324      	adds	r3, #36	; 0x24
 800de1e:	2201      	movs	r2, #1
 800de20:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	2200      	movs	r2, #0
 800de26:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800de30:	687a      	ldr	r2, [r7, #4]
 800de32:	33b0      	adds	r3, #176	; 0xb0
 800de34:	009b      	lsls	r3, r3, #2
 800de36:	4413      	add	r3, r2
 800de38:	685b      	ldr	r3, [r3, #4]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	2200      	movs	r2, #0
 800de42:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	2200      	movs	r2, #0
 800de4a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800de54:	2b00      	cmp	r3, #0
 800de56:	d101      	bne.n	800de5c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800de58:	2302      	movs	r3, #2
 800de5a:	e018      	b.n	800de8e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	7c1b      	ldrb	r3, [r3, #16]
 800de60:	2b00      	cmp	r3, #0
 800de62:	d10a      	bne.n	800de7a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800de64:	4b0d      	ldr	r3, [pc, #52]	; (800de9c <USBD_CDC_Init+0x1e8>)
 800de66:	7819      	ldrb	r1, [r3, #0]
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800de6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800de72:	6878      	ldr	r0, [r7, #4]
 800de74:	f002 fb4e 	bl	8010514 <USBD_LL_PrepareReceive>
 800de78:	e008      	b.n	800de8c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800de7a:	4b08      	ldr	r3, [pc, #32]	; (800de9c <USBD_CDC_Init+0x1e8>)
 800de7c:	7819      	ldrb	r1, [r3, #0]
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800de84:	2340      	movs	r3, #64	; 0x40
 800de86:	6878      	ldr	r0, [r7, #4]
 800de88:	f002 fb44 	bl	8010514 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800de8c:	2300      	movs	r3, #0
}
 800de8e:	4618      	mov	r0, r3
 800de90:	3710      	adds	r7, #16
 800de92:	46bd      	mov	sp, r7
 800de94:	bd80      	pop	{r7, pc}
 800de96:	bf00      	nop
 800de98:	2400009f 	.word	0x2400009f
 800de9c:	240000a0 	.word	0x240000a0
 800dea0:	240000a1 	.word	0x240000a1

0800dea4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dea4:	b580      	push	{r7, lr}
 800dea6:	b082      	sub	sp, #8
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	6078      	str	r0, [r7, #4]
 800deac:	460b      	mov	r3, r1
 800deae:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800deb0:	4b3a      	ldr	r3, [pc, #232]	; (800df9c <USBD_CDC_DeInit+0xf8>)
 800deb2:	781b      	ldrb	r3, [r3, #0]
 800deb4:	4619      	mov	r1, r3
 800deb6:	6878      	ldr	r0, [r7, #4]
 800deb8:	f002 fa63 	bl	8010382 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800debc:	4b37      	ldr	r3, [pc, #220]	; (800df9c <USBD_CDC_DeInit+0xf8>)
 800debe:	781b      	ldrb	r3, [r3, #0]
 800dec0:	f003 020f 	and.w	r2, r3, #15
 800dec4:	6879      	ldr	r1, [r7, #4]
 800dec6:	4613      	mov	r3, r2
 800dec8:	009b      	lsls	r3, r3, #2
 800deca:	4413      	add	r3, r2
 800decc:	009b      	lsls	r3, r3, #2
 800dece:	440b      	add	r3, r1
 800ded0:	3324      	adds	r3, #36	; 0x24
 800ded2:	2200      	movs	r2, #0
 800ded4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800ded6:	4b32      	ldr	r3, [pc, #200]	; (800dfa0 <USBD_CDC_DeInit+0xfc>)
 800ded8:	781b      	ldrb	r3, [r3, #0]
 800deda:	4619      	mov	r1, r3
 800dedc:	6878      	ldr	r0, [r7, #4]
 800dede:	f002 fa50 	bl	8010382 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800dee2:	4b2f      	ldr	r3, [pc, #188]	; (800dfa0 <USBD_CDC_DeInit+0xfc>)
 800dee4:	781b      	ldrb	r3, [r3, #0]
 800dee6:	f003 020f 	and.w	r2, r3, #15
 800deea:	6879      	ldr	r1, [r7, #4]
 800deec:	4613      	mov	r3, r2
 800deee:	009b      	lsls	r3, r3, #2
 800def0:	4413      	add	r3, r2
 800def2:	009b      	lsls	r3, r3, #2
 800def4:	440b      	add	r3, r1
 800def6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800defa:	2200      	movs	r2, #0
 800defc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800defe:	4b29      	ldr	r3, [pc, #164]	; (800dfa4 <USBD_CDC_DeInit+0x100>)
 800df00:	781b      	ldrb	r3, [r3, #0]
 800df02:	4619      	mov	r1, r3
 800df04:	6878      	ldr	r0, [r7, #4]
 800df06:	f002 fa3c 	bl	8010382 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800df0a:	4b26      	ldr	r3, [pc, #152]	; (800dfa4 <USBD_CDC_DeInit+0x100>)
 800df0c:	781b      	ldrb	r3, [r3, #0]
 800df0e:	f003 020f 	and.w	r2, r3, #15
 800df12:	6879      	ldr	r1, [r7, #4]
 800df14:	4613      	mov	r3, r2
 800df16:	009b      	lsls	r3, r3, #2
 800df18:	4413      	add	r3, r2
 800df1a:	009b      	lsls	r3, r3, #2
 800df1c:	440b      	add	r3, r1
 800df1e:	3324      	adds	r3, #36	; 0x24
 800df20:	2200      	movs	r2, #0
 800df22:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800df24:	4b1f      	ldr	r3, [pc, #124]	; (800dfa4 <USBD_CDC_DeInit+0x100>)
 800df26:	781b      	ldrb	r3, [r3, #0]
 800df28:	f003 020f 	and.w	r2, r3, #15
 800df2c:	6879      	ldr	r1, [r7, #4]
 800df2e:	4613      	mov	r3, r2
 800df30:	009b      	lsls	r3, r3, #2
 800df32:	4413      	add	r3, r2
 800df34:	009b      	lsls	r3, r3, #2
 800df36:	440b      	add	r3, r1
 800df38:	3326      	adds	r3, #38	; 0x26
 800df3a:	2200      	movs	r2, #0
 800df3c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	32b0      	adds	r2, #176	; 0xb0
 800df48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d01f      	beq.n	800df90 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800df56:	687a      	ldr	r2, [r7, #4]
 800df58:	33b0      	adds	r3, #176	; 0xb0
 800df5a:	009b      	lsls	r3, r3, #2
 800df5c:	4413      	add	r3, r2
 800df5e:	685b      	ldr	r3, [r3, #4]
 800df60:	685b      	ldr	r3, [r3, #4]
 800df62:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	32b0      	adds	r2, #176	; 0xb0
 800df6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df72:	4618      	mov	r0, r3
 800df74:	f002 fb10 	bl	8010598 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	32b0      	adds	r2, #176	; 0xb0
 800df82:	2100      	movs	r1, #0
 800df84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	2200      	movs	r2, #0
 800df8c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800df90:	2300      	movs	r3, #0
}
 800df92:	4618      	mov	r0, r3
 800df94:	3708      	adds	r7, #8
 800df96:	46bd      	mov	sp, r7
 800df98:	bd80      	pop	{r7, pc}
 800df9a:	bf00      	nop
 800df9c:	2400009f 	.word	0x2400009f
 800dfa0:	240000a0 	.word	0x240000a0
 800dfa4:	240000a1 	.word	0x240000a1

0800dfa8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b086      	sub	sp, #24
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
 800dfb0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	32b0      	adds	r2, #176	; 0xb0
 800dfbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dfc0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800dfc2:	2300      	movs	r3, #0
 800dfc4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800dfca:	2300      	movs	r3, #0
 800dfcc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800dfce:	693b      	ldr	r3, [r7, #16]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d101      	bne.n	800dfd8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800dfd4:	2303      	movs	r3, #3
 800dfd6:	e0bf      	b.n	800e158 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dfd8:	683b      	ldr	r3, [r7, #0]
 800dfda:	781b      	ldrb	r3, [r3, #0]
 800dfdc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d050      	beq.n	800e086 <USBD_CDC_Setup+0xde>
 800dfe4:	2b20      	cmp	r3, #32
 800dfe6:	f040 80af 	bne.w	800e148 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	88db      	ldrh	r3, [r3, #6]
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d03a      	beq.n	800e068 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800dff2:	683b      	ldr	r3, [r7, #0]
 800dff4:	781b      	ldrb	r3, [r3, #0]
 800dff6:	b25b      	sxtb	r3, r3
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	da1b      	bge.n	800e034 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e002:	687a      	ldr	r2, [r7, #4]
 800e004:	33b0      	adds	r3, #176	; 0xb0
 800e006:	009b      	lsls	r3, r3, #2
 800e008:	4413      	add	r3, r2
 800e00a:	685b      	ldr	r3, [r3, #4]
 800e00c:	689b      	ldr	r3, [r3, #8]
 800e00e:	683a      	ldr	r2, [r7, #0]
 800e010:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800e012:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e014:	683a      	ldr	r2, [r7, #0]
 800e016:	88d2      	ldrh	r2, [r2, #6]
 800e018:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e01a:	683b      	ldr	r3, [r7, #0]
 800e01c:	88db      	ldrh	r3, [r3, #6]
 800e01e:	2b07      	cmp	r3, #7
 800e020:	bf28      	it	cs
 800e022:	2307      	movcs	r3, #7
 800e024:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e026:	693b      	ldr	r3, [r7, #16]
 800e028:	89fa      	ldrh	r2, [r7, #14]
 800e02a:	4619      	mov	r1, r3
 800e02c:	6878      	ldr	r0, [r7, #4]
 800e02e:	f001 fd43 	bl	800fab8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800e032:	e090      	b.n	800e156 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800e034:	683b      	ldr	r3, [r7, #0]
 800e036:	785a      	ldrb	r2, [r3, #1]
 800e038:	693b      	ldr	r3, [r7, #16]
 800e03a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800e03e:	683b      	ldr	r3, [r7, #0]
 800e040:	88db      	ldrh	r3, [r3, #6]
 800e042:	2b3f      	cmp	r3, #63	; 0x3f
 800e044:	d803      	bhi.n	800e04e <USBD_CDC_Setup+0xa6>
 800e046:	683b      	ldr	r3, [r7, #0]
 800e048:	88db      	ldrh	r3, [r3, #6]
 800e04a:	b2da      	uxtb	r2, r3
 800e04c:	e000      	b.n	800e050 <USBD_CDC_Setup+0xa8>
 800e04e:	2240      	movs	r2, #64	; 0x40
 800e050:	693b      	ldr	r3, [r7, #16]
 800e052:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800e056:	6939      	ldr	r1, [r7, #16]
 800e058:	693b      	ldr	r3, [r7, #16]
 800e05a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800e05e:	461a      	mov	r2, r3
 800e060:	6878      	ldr	r0, [r7, #4]
 800e062:	f001 fd55 	bl	800fb10 <USBD_CtlPrepareRx>
      break;
 800e066:	e076      	b.n	800e156 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e06e:	687a      	ldr	r2, [r7, #4]
 800e070:	33b0      	adds	r3, #176	; 0xb0
 800e072:	009b      	lsls	r3, r3, #2
 800e074:	4413      	add	r3, r2
 800e076:	685b      	ldr	r3, [r3, #4]
 800e078:	689b      	ldr	r3, [r3, #8]
 800e07a:	683a      	ldr	r2, [r7, #0]
 800e07c:	7850      	ldrb	r0, [r2, #1]
 800e07e:	2200      	movs	r2, #0
 800e080:	6839      	ldr	r1, [r7, #0]
 800e082:	4798      	blx	r3
      break;
 800e084:	e067      	b.n	800e156 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e086:	683b      	ldr	r3, [r7, #0]
 800e088:	785b      	ldrb	r3, [r3, #1]
 800e08a:	2b0b      	cmp	r3, #11
 800e08c:	d851      	bhi.n	800e132 <USBD_CDC_Setup+0x18a>
 800e08e:	a201      	add	r2, pc, #4	; (adr r2, 800e094 <USBD_CDC_Setup+0xec>)
 800e090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e094:	0800e0c5 	.word	0x0800e0c5
 800e098:	0800e141 	.word	0x0800e141
 800e09c:	0800e133 	.word	0x0800e133
 800e0a0:	0800e133 	.word	0x0800e133
 800e0a4:	0800e133 	.word	0x0800e133
 800e0a8:	0800e133 	.word	0x0800e133
 800e0ac:	0800e133 	.word	0x0800e133
 800e0b0:	0800e133 	.word	0x0800e133
 800e0b4:	0800e133 	.word	0x0800e133
 800e0b8:	0800e133 	.word	0x0800e133
 800e0bc:	0800e0ef 	.word	0x0800e0ef
 800e0c0:	0800e119 	.word	0x0800e119
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e0ca:	b2db      	uxtb	r3, r3
 800e0cc:	2b03      	cmp	r3, #3
 800e0ce:	d107      	bne.n	800e0e0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e0d0:	f107 030a 	add.w	r3, r7, #10
 800e0d4:	2202      	movs	r2, #2
 800e0d6:	4619      	mov	r1, r3
 800e0d8:	6878      	ldr	r0, [r7, #4]
 800e0da:	f001 fced 	bl	800fab8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e0de:	e032      	b.n	800e146 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e0e0:	6839      	ldr	r1, [r7, #0]
 800e0e2:	6878      	ldr	r0, [r7, #4]
 800e0e4:	f001 fc77 	bl	800f9d6 <USBD_CtlError>
            ret = USBD_FAIL;
 800e0e8:	2303      	movs	r3, #3
 800e0ea:	75fb      	strb	r3, [r7, #23]
          break;
 800e0ec:	e02b      	b.n	800e146 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e0f4:	b2db      	uxtb	r3, r3
 800e0f6:	2b03      	cmp	r3, #3
 800e0f8:	d107      	bne.n	800e10a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e0fa:	f107 030d 	add.w	r3, r7, #13
 800e0fe:	2201      	movs	r2, #1
 800e100:	4619      	mov	r1, r3
 800e102:	6878      	ldr	r0, [r7, #4]
 800e104:	f001 fcd8 	bl	800fab8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e108:	e01d      	b.n	800e146 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e10a:	6839      	ldr	r1, [r7, #0]
 800e10c:	6878      	ldr	r0, [r7, #4]
 800e10e:	f001 fc62 	bl	800f9d6 <USBD_CtlError>
            ret = USBD_FAIL;
 800e112:	2303      	movs	r3, #3
 800e114:	75fb      	strb	r3, [r7, #23]
          break;
 800e116:	e016      	b.n	800e146 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e11e:	b2db      	uxtb	r3, r3
 800e120:	2b03      	cmp	r3, #3
 800e122:	d00f      	beq.n	800e144 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800e124:	6839      	ldr	r1, [r7, #0]
 800e126:	6878      	ldr	r0, [r7, #4]
 800e128:	f001 fc55 	bl	800f9d6 <USBD_CtlError>
            ret = USBD_FAIL;
 800e12c:	2303      	movs	r3, #3
 800e12e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e130:	e008      	b.n	800e144 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e132:	6839      	ldr	r1, [r7, #0]
 800e134:	6878      	ldr	r0, [r7, #4]
 800e136:	f001 fc4e 	bl	800f9d6 <USBD_CtlError>
          ret = USBD_FAIL;
 800e13a:	2303      	movs	r3, #3
 800e13c:	75fb      	strb	r3, [r7, #23]
          break;
 800e13e:	e002      	b.n	800e146 <USBD_CDC_Setup+0x19e>
          break;
 800e140:	bf00      	nop
 800e142:	e008      	b.n	800e156 <USBD_CDC_Setup+0x1ae>
          break;
 800e144:	bf00      	nop
      }
      break;
 800e146:	e006      	b.n	800e156 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800e148:	6839      	ldr	r1, [r7, #0]
 800e14a:	6878      	ldr	r0, [r7, #4]
 800e14c:	f001 fc43 	bl	800f9d6 <USBD_CtlError>
      ret = USBD_FAIL;
 800e150:	2303      	movs	r3, #3
 800e152:	75fb      	strb	r3, [r7, #23]
      break;
 800e154:	bf00      	nop
  }

  return (uint8_t)ret;
 800e156:	7dfb      	ldrb	r3, [r7, #23]
}
 800e158:	4618      	mov	r0, r3
 800e15a:	3718      	adds	r7, #24
 800e15c:	46bd      	mov	sp, r7
 800e15e:	bd80      	pop	{r7, pc}

0800e160 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e160:	b580      	push	{r7, lr}
 800e162:	b084      	sub	sp, #16
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
 800e168:	460b      	mov	r3, r1
 800e16a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e172:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	32b0      	adds	r2, #176	; 0xb0
 800e17e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e182:	2b00      	cmp	r3, #0
 800e184:	d101      	bne.n	800e18a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800e186:	2303      	movs	r3, #3
 800e188:	e065      	b.n	800e256 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	32b0      	adds	r2, #176	; 0xb0
 800e194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e198:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e19a:	78fb      	ldrb	r3, [r7, #3]
 800e19c:	f003 020f 	and.w	r2, r3, #15
 800e1a0:	6879      	ldr	r1, [r7, #4]
 800e1a2:	4613      	mov	r3, r2
 800e1a4:	009b      	lsls	r3, r3, #2
 800e1a6:	4413      	add	r3, r2
 800e1a8:	009b      	lsls	r3, r3, #2
 800e1aa:	440b      	add	r3, r1
 800e1ac:	3318      	adds	r3, #24
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d02f      	beq.n	800e214 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800e1b4:	78fb      	ldrb	r3, [r7, #3]
 800e1b6:	f003 020f 	and.w	r2, r3, #15
 800e1ba:	6879      	ldr	r1, [r7, #4]
 800e1bc:	4613      	mov	r3, r2
 800e1be:	009b      	lsls	r3, r3, #2
 800e1c0:	4413      	add	r3, r2
 800e1c2:	009b      	lsls	r3, r3, #2
 800e1c4:	440b      	add	r3, r1
 800e1c6:	3318      	adds	r3, #24
 800e1c8:	681a      	ldr	r2, [r3, #0]
 800e1ca:	78fb      	ldrb	r3, [r7, #3]
 800e1cc:	f003 010f 	and.w	r1, r3, #15
 800e1d0:	68f8      	ldr	r0, [r7, #12]
 800e1d2:	460b      	mov	r3, r1
 800e1d4:	00db      	lsls	r3, r3, #3
 800e1d6:	440b      	add	r3, r1
 800e1d8:	009b      	lsls	r3, r3, #2
 800e1da:	4403      	add	r3, r0
 800e1dc:	3348      	adds	r3, #72	; 0x48
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	fbb2 f1f3 	udiv	r1, r2, r3
 800e1e4:	fb03 f301 	mul.w	r3, r3, r1
 800e1e8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d112      	bne.n	800e214 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800e1ee:	78fb      	ldrb	r3, [r7, #3]
 800e1f0:	f003 020f 	and.w	r2, r3, #15
 800e1f4:	6879      	ldr	r1, [r7, #4]
 800e1f6:	4613      	mov	r3, r2
 800e1f8:	009b      	lsls	r3, r3, #2
 800e1fa:	4413      	add	r3, r2
 800e1fc:	009b      	lsls	r3, r3, #2
 800e1fe:	440b      	add	r3, r1
 800e200:	3318      	adds	r3, #24
 800e202:	2200      	movs	r2, #0
 800e204:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e206:	78f9      	ldrb	r1, [r7, #3]
 800e208:	2300      	movs	r3, #0
 800e20a:	2200      	movs	r2, #0
 800e20c:	6878      	ldr	r0, [r7, #4]
 800e20e:	f002 f960 	bl	80104d2 <USBD_LL_Transmit>
 800e212:	e01f      	b.n	800e254 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800e214:	68bb      	ldr	r3, [r7, #8]
 800e216:	2200      	movs	r2, #0
 800e218:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e222:	687a      	ldr	r2, [r7, #4]
 800e224:	33b0      	adds	r3, #176	; 0xb0
 800e226:	009b      	lsls	r3, r3, #2
 800e228:	4413      	add	r3, r2
 800e22a:	685b      	ldr	r3, [r3, #4]
 800e22c:	691b      	ldr	r3, [r3, #16]
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d010      	beq.n	800e254 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e238:	687a      	ldr	r2, [r7, #4]
 800e23a:	33b0      	adds	r3, #176	; 0xb0
 800e23c:	009b      	lsls	r3, r3, #2
 800e23e:	4413      	add	r3, r2
 800e240:	685b      	ldr	r3, [r3, #4]
 800e242:	691b      	ldr	r3, [r3, #16]
 800e244:	68ba      	ldr	r2, [r7, #8]
 800e246:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800e24a:	68ba      	ldr	r2, [r7, #8]
 800e24c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800e250:	78fa      	ldrb	r2, [r7, #3]
 800e252:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e254:	2300      	movs	r3, #0
}
 800e256:	4618      	mov	r0, r3
 800e258:	3710      	adds	r7, #16
 800e25a:	46bd      	mov	sp, r7
 800e25c:	bd80      	pop	{r7, pc}

0800e25e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e25e:	b580      	push	{r7, lr}
 800e260:	b084      	sub	sp, #16
 800e262:	af00      	add	r7, sp, #0
 800e264:	6078      	str	r0, [r7, #4]
 800e266:	460b      	mov	r3, r1
 800e268:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	32b0      	adds	r2, #176	; 0xb0
 800e274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e278:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	32b0      	adds	r2, #176	; 0xb0
 800e284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d101      	bne.n	800e290 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800e28c:	2303      	movs	r3, #3
 800e28e:	e01a      	b.n	800e2c6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e290:	78fb      	ldrb	r3, [r7, #3]
 800e292:	4619      	mov	r1, r3
 800e294:	6878      	ldr	r0, [r7, #4]
 800e296:	f002 f95e 	bl	8010556 <USBD_LL_GetRxDataSize>
 800e29a:	4602      	mov	r2, r0
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e2a8:	687a      	ldr	r2, [r7, #4]
 800e2aa:	33b0      	adds	r3, #176	; 0xb0
 800e2ac:	009b      	lsls	r3, r3, #2
 800e2ae:	4413      	add	r3, r2
 800e2b0:	685b      	ldr	r3, [r3, #4]
 800e2b2:	68db      	ldr	r3, [r3, #12]
 800e2b4:	68fa      	ldr	r2, [r7, #12]
 800e2b6:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800e2ba:	68fa      	ldr	r2, [r7, #12]
 800e2bc:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800e2c0:	4611      	mov	r1, r2
 800e2c2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e2c4:	2300      	movs	r3, #0
}
 800e2c6:	4618      	mov	r0, r3
 800e2c8:	3710      	adds	r7, #16
 800e2ca:	46bd      	mov	sp, r7
 800e2cc:	bd80      	pop	{r7, pc}

0800e2ce <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e2ce:	b580      	push	{r7, lr}
 800e2d0:	b084      	sub	sp, #16
 800e2d2:	af00      	add	r7, sp, #0
 800e2d4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	32b0      	adds	r2, #176	; 0xb0
 800e2e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e2e4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d101      	bne.n	800e2f0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e2ec:	2303      	movs	r3, #3
 800e2ee:	e025      	b.n	800e33c <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e2f6:	687a      	ldr	r2, [r7, #4]
 800e2f8:	33b0      	adds	r3, #176	; 0xb0
 800e2fa:	009b      	lsls	r3, r3, #2
 800e2fc:	4413      	add	r3, r2
 800e2fe:	685b      	ldr	r3, [r3, #4]
 800e300:	2b00      	cmp	r3, #0
 800e302:	d01a      	beq.n	800e33a <USBD_CDC_EP0_RxReady+0x6c>
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e30a:	2bff      	cmp	r3, #255	; 0xff
 800e30c:	d015      	beq.n	800e33a <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e314:	687a      	ldr	r2, [r7, #4]
 800e316:	33b0      	adds	r3, #176	; 0xb0
 800e318:	009b      	lsls	r3, r3, #2
 800e31a:	4413      	add	r3, r2
 800e31c:	685b      	ldr	r3, [r3, #4]
 800e31e:	689b      	ldr	r3, [r3, #8]
 800e320:	68fa      	ldr	r2, [r7, #12]
 800e322:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800e326:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800e328:	68fa      	ldr	r2, [r7, #12]
 800e32a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e32e:	b292      	uxth	r2, r2
 800e330:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	22ff      	movs	r2, #255	; 0xff
 800e336:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800e33a:	2300      	movs	r3, #0
}
 800e33c:	4618      	mov	r0, r3
 800e33e:	3710      	adds	r7, #16
 800e340:	46bd      	mov	sp, r7
 800e342:	bd80      	pop	{r7, pc}

0800e344 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e344:	b580      	push	{r7, lr}
 800e346:	b086      	sub	sp, #24
 800e348:	af00      	add	r7, sp, #0
 800e34a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e34c:	2182      	movs	r1, #130	; 0x82
 800e34e:	4818      	ldr	r0, [pc, #96]	; (800e3b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e350:	f000 fd09 	bl	800ed66 <USBD_GetEpDesc>
 800e354:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e356:	2101      	movs	r1, #1
 800e358:	4815      	ldr	r0, [pc, #84]	; (800e3b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e35a:	f000 fd04 	bl	800ed66 <USBD_GetEpDesc>
 800e35e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e360:	2181      	movs	r1, #129	; 0x81
 800e362:	4813      	ldr	r0, [pc, #76]	; (800e3b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e364:	f000 fcff 	bl	800ed66 <USBD_GetEpDesc>
 800e368:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e36a:	697b      	ldr	r3, [r7, #20]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d002      	beq.n	800e376 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e370:	697b      	ldr	r3, [r7, #20]
 800e372:	2210      	movs	r2, #16
 800e374:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e376:	693b      	ldr	r3, [r7, #16]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d006      	beq.n	800e38a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e37c:	693b      	ldr	r3, [r7, #16]
 800e37e:	2200      	movs	r2, #0
 800e380:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e384:	711a      	strb	r2, [r3, #4]
 800e386:	2200      	movs	r2, #0
 800e388:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d006      	beq.n	800e39e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	2200      	movs	r2, #0
 800e394:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e398:	711a      	strb	r2, [r3, #4]
 800e39a:	2200      	movs	r2, #0
 800e39c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	2243      	movs	r2, #67	; 0x43
 800e3a2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e3a4:	4b02      	ldr	r3, [pc, #8]	; (800e3b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800e3a6:	4618      	mov	r0, r3
 800e3a8:	3718      	adds	r7, #24
 800e3aa:	46bd      	mov	sp, r7
 800e3ac:	bd80      	pop	{r7, pc}
 800e3ae:	bf00      	nop
 800e3b0:	2400005c 	.word	0x2400005c

0800e3b4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e3b4:	b580      	push	{r7, lr}
 800e3b6:	b086      	sub	sp, #24
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e3bc:	2182      	movs	r1, #130	; 0x82
 800e3be:	4818      	ldr	r0, [pc, #96]	; (800e420 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e3c0:	f000 fcd1 	bl	800ed66 <USBD_GetEpDesc>
 800e3c4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e3c6:	2101      	movs	r1, #1
 800e3c8:	4815      	ldr	r0, [pc, #84]	; (800e420 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e3ca:	f000 fccc 	bl	800ed66 <USBD_GetEpDesc>
 800e3ce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e3d0:	2181      	movs	r1, #129	; 0x81
 800e3d2:	4813      	ldr	r0, [pc, #76]	; (800e420 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e3d4:	f000 fcc7 	bl	800ed66 <USBD_GetEpDesc>
 800e3d8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e3da:	697b      	ldr	r3, [r7, #20]
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d002      	beq.n	800e3e6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800e3e0:	697b      	ldr	r3, [r7, #20]
 800e3e2:	2210      	movs	r2, #16
 800e3e4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e3e6:	693b      	ldr	r3, [r7, #16]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d006      	beq.n	800e3fa <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e3ec:	693b      	ldr	r3, [r7, #16]
 800e3ee:	2200      	movs	r2, #0
 800e3f0:	711a      	strb	r2, [r3, #4]
 800e3f2:	2200      	movs	r2, #0
 800e3f4:	f042 0202 	orr.w	r2, r2, #2
 800e3f8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d006      	beq.n	800e40e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	2200      	movs	r2, #0
 800e404:	711a      	strb	r2, [r3, #4]
 800e406:	2200      	movs	r2, #0
 800e408:	f042 0202 	orr.w	r2, r2, #2
 800e40c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	2243      	movs	r2, #67	; 0x43
 800e412:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e414:	4b02      	ldr	r3, [pc, #8]	; (800e420 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800e416:	4618      	mov	r0, r3
 800e418:	3718      	adds	r7, #24
 800e41a:	46bd      	mov	sp, r7
 800e41c:	bd80      	pop	{r7, pc}
 800e41e:	bf00      	nop
 800e420:	2400005c 	.word	0x2400005c

0800e424 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e424:	b580      	push	{r7, lr}
 800e426:	b086      	sub	sp, #24
 800e428:	af00      	add	r7, sp, #0
 800e42a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e42c:	2182      	movs	r1, #130	; 0x82
 800e42e:	4818      	ldr	r0, [pc, #96]	; (800e490 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e430:	f000 fc99 	bl	800ed66 <USBD_GetEpDesc>
 800e434:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e436:	2101      	movs	r1, #1
 800e438:	4815      	ldr	r0, [pc, #84]	; (800e490 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e43a:	f000 fc94 	bl	800ed66 <USBD_GetEpDesc>
 800e43e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e440:	2181      	movs	r1, #129	; 0x81
 800e442:	4813      	ldr	r0, [pc, #76]	; (800e490 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e444:	f000 fc8f 	bl	800ed66 <USBD_GetEpDesc>
 800e448:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e44a:	697b      	ldr	r3, [r7, #20]
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d002      	beq.n	800e456 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e450:	697b      	ldr	r3, [r7, #20]
 800e452:	2210      	movs	r2, #16
 800e454:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e456:	693b      	ldr	r3, [r7, #16]
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d006      	beq.n	800e46a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e45c:	693b      	ldr	r3, [r7, #16]
 800e45e:	2200      	movs	r2, #0
 800e460:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e464:	711a      	strb	r2, [r3, #4]
 800e466:	2200      	movs	r2, #0
 800e468:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d006      	beq.n	800e47e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	2200      	movs	r2, #0
 800e474:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e478:	711a      	strb	r2, [r3, #4]
 800e47a:	2200      	movs	r2, #0
 800e47c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	2243      	movs	r2, #67	; 0x43
 800e482:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e484:	4b02      	ldr	r3, [pc, #8]	; (800e490 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800e486:	4618      	mov	r0, r3
 800e488:	3718      	adds	r7, #24
 800e48a:	46bd      	mov	sp, r7
 800e48c:	bd80      	pop	{r7, pc}
 800e48e:	bf00      	nop
 800e490:	2400005c 	.word	0x2400005c

0800e494 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e494:	b480      	push	{r7}
 800e496:	b083      	sub	sp, #12
 800e498:	af00      	add	r7, sp, #0
 800e49a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	220a      	movs	r2, #10
 800e4a0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e4a2:	4b03      	ldr	r3, [pc, #12]	; (800e4b0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	370c      	adds	r7, #12
 800e4a8:	46bd      	mov	sp, r7
 800e4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ae:	4770      	bx	lr
 800e4b0:	24000018 	.word	0x24000018

0800e4b4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e4b4:	b480      	push	{r7}
 800e4b6:	b083      	sub	sp, #12
 800e4b8:	af00      	add	r7, sp, #0
 800e4ba:	6078      	str	r0, [r7, #4]
 800e4bc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e4be:	683b      	ldr	r3, [r7, #0]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d101      	bne.n	800e4c8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e4c4:	2303      	movs	r3, #3
 800e4c6:	e009      	b.n	800e4dc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e4ce:	687a      	ldr	r2, [r7, #4]
 800e4d0:	33b0      	adds	r3, #176	; 0xb0
 800e4d2:	009b      	lsls	r3, r3, #2
 800e4d4:	4413      	add	r3, r2
 800e4d6:	683a      	ldr	r2, [r7, #0]
 800e4d8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800e4da:	2300      	movs	r3, #0
}
 800e4dc:	4618      	mov	r0, r3
 800e4de:	370c      	adds	r7, #12
 800e4e0:	46bd      	mov	sp, r7
 800e4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4e6:	4770      	bx	lr

0800e4e8 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e4e8:	b480      	push	{r7}
 800e4ea:	b087      	sub	sp, #28
 800e4ec:	af00      	add	r7, sp, #0
 800e4ee:	60f8      	str	r0, [r7, #12]
 800e4f0:	60b9      	str	r1, [r7, #8]
 800e4f2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	32b0      	adds	r2, #176	; 0xb0
 800e4fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e502:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800e504:	697b      	ldr	r3, [r7, #20]
 800e506:	2b00      	cmp	r3, #0
 800e508:	d101      	bne.n	800e50e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800e50a:	2303      	movs	r3, #3
 800e50c:	e008      	b.n	800e520 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800e50e:	697b      	ldr	r3, [r7, #20]
 800e510:	68ba      	ldr	r2, [r7, #8]
 800e512:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800e516:	697b      	ldr	r3, [r7, #20]
 800e518:	687a      	ldr	r2, [r7, #4]
 800e51a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800e51e:	2300      	movs	r3, #0
}
 800e520:	4618      	mov	r0, r3
 800e522:	371c      	adds	r7, #28
 800e524:	46bd      	mov	sp, r7
 800e526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e52a:	4770      	bx	lr

0800e52c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e52c:	b480      	push	{r7}
 800e52e:	b085      	sub	sp, #20
 800e530:	af00      	add	r7, sp, #0
 800e532:	6078      	str	r0, [r7, #4]
 800e534:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	32b0      	adds	r2, #176	; 0xb0
 800e540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e544:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d101      	bne.n	800e550 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800e54c:	2303      	movs	r3, #3
 800e54e:	e004      	b.n	800e55a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	683a      	ldr	r2, [r7, #0]
 800e554:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800e558:	2300      	movs	r3, #0
}
 800e55a:	4618      	mov	r0, r3
 800e55c:	3714      	adds	r7, #20
 800e55e:	46bd      	mov	sp, r7
 800e560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e564:	4770      	bx	lr
	...

0800e568 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e568:	b580      	push	{r7, lr}
 800e56a:	b084      	sub	sp, #16
 800e56c:	af00      	add	r7, sp, #0
 800e56e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	32b0      	adds	r2, #176	; 0xb0
 800e57a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e57e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	32b0      	adds	r2, #176	; 0xb0
 800e58a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d101      	bne.n	800e596 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800e592:	2303      	movs	r3, #3
 800e594:	e018      	b.n	800e5c8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	7c1b      	ldrb	r3, [r3, #16]
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d10a      	bne.n	800e5b4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e59e:	4b0c      	ldr	r3, [pc, #48]	; (800e5d0 <USBD_CDC_ReceivePacket+0x68>)
 800e5a0:	7819      	ldrb	r1, [r3, #0]
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e5a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e5ac:	6878      	ldr	r0, [r7, #4]
 800e5ae:	f001 ffb1 	bl	8010514 <USBD_LL_PrepareReceive>
 800e5b2:	e008      	b.n	800e5c6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e5b4:	4b06      	ldr	r3, [pc, #24]	; (800e5d0 <USBD_CDC_ReceivePacket+0x68>)
 800e5b6:	7819      	ldrb	r1, [r3, #0]
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e5be:	2340      	movs	r3, #64	; 0x40
 800e5c0:	6878      	ldr	r0, [r7, #4]
 800e5c2:	f001 ffa7 	bl	8010514 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e5c6:	2300      	movs	r3, #0
}
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	3710      	adds	r7, #16
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	bd80      	pop	{r7, pc}
 800e5d0:	240000a0 	.word	0x240000a0

0800e5d4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b086      	sub	sp, #24
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	60f8      	str	r0, [r7, #12]
 800e5dc:	60b9      	str	r1, [r7, #8]
 800e5de:	4613      	mov	r3, r2
 800e5e0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d101      	bne.n	800e5ec <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e5e8:	2303      	movs	r3, #3
 800e5ea:	e01f      	b.n	800e62c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	2200      	movs	r2, #0
 800e5f0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	2200      	movs	r2, #0
 800e5f8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	2200      	movs	r2, #0
 800e600:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e604:	68bb      	ldr	r3, [r7, #8]
 800e606:	2b00      	cmp	r3, #0
 800e608:	d003      	beq.n	800e612 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	68ba      	ldr	r2, [r7, #8]
 800e60e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	2201      	movs	r2, #1
 800e616:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	79fa      	ldrb	r2, [r7, #7]
 800e61e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e620:	68f8      	ldr	r0, [r7, #12]
 800e622:	f001 fe1d 	bl	8010260 <USBD_LL_Init>
 800e626:	4603      	mov	r3, r0
 800e628:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e62a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e62c:	4618      	mov	r0, r3
 800e62e:	3718      	adds	r7, #24
 800e630:	46bd      	mov	sp, r7
 800e632:	bd80      	pop	{r7, pc}

0800e634 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e634:	b580      	push	{r7, lr}
 800e636:	b084      	sub	sp, #16
 800e638:	af00      	add	r7, sp, #0
 800e63a:	6078      	str	r0, [r7, #4]
 800e63c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e63e:	2300      	movs	r3, #0
 800e640:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e642:	683b      	ldr	r3, [r7, #0]
 800e644:	2b00      	cmp	r3, #0
 800e646:	d101      	bne.n	800e64c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e648:	2303      	movs	r3, #3
 800e64a:	e025      	b.n	800e698 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	683a      	ldr	r2, [r7, #0]
 800e650:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	32ae      	adds	r2, #174	; 0xae
 800e65e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e664:	2b00      	cmp	r3, #0
 800e666:	d00f      	beq.n	800e688 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	32ae      	adds	r2, #174	; 0xae
 800e672:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e678:	f107 020e 	add.w	r2, r7, #14
 800e67c:	4610      	mov	r0, r2
 800e67e:	4798      	blx	r3
 800e680:	4602      	mov	r2, r0
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800e68e:	1c5a      	adds	r2, r3, #1
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800e696:	2300      	movs	r3, #0
}
 800e698:	4618      	mov	r0, r3
 800e69a:	3710      	adds	r7, #16
 800e69c:	46bd      	mov	sp, r7
 800e69e:	bd80      	pop	{r7, pc}

0800e6a0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e6a0:	b580      	push	{r7, lr}
 800e6a2:	b082      	sub	sp, #8
 800e6a4:	af00      	add	r7, sp, #0
 800e6a6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e6a8:	6878      	ldr	r0, [r7, #4]
 800e6aa:	f001 fe29 	bl	8010300 <USBD_LL_Start>
 800e6ae:	4603      	mov	r3, r0
}
 800e6b0:	4618      	mov	r0, r3
 800e6b2:	3708      	adds	r7, #8
 800e6b4:	46bd      	mov	sp, r7
 800e6b6:	bd80      	pop	{r7, pc}

0800e6b8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800e6b8:	b480      	push	{r7}
 800e6ba:	b083      	sub	sp, #12
 800e6bc:	af00      	add	r7, sp, #0
 800e6be:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e6c0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800e6c2:	4618      	mov	r0, r3
 800e6c4:	370c      	adds	r7, #12
 800e6c6:	46bd      	mov	sp, r7
 800e6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6cc:	4770      	bx	lr

0800e6ce <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e6ce:	b580      	push	{r7, lr}
 800e6d0:	b084      	sub	sp, #16
 800e6d2:	af00      	add	r7, sp, #0
 800e6d4:	6078      	str	r0, [r7, #4]
 800e6d6:	460b      	mov	r3, r1
 800e6d8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e6da:	2300      	movs	r3, #0
 800e6dc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d009      	beq.n	800e6fc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	78fa      	ldrb	r2, [r7, #3]
 800e6f2:	4611      	mov	r1, r2
 800e6f4:	6878      	ldr	r0, [r7, #4]
 800e6f6:	4798      	blx	r3
 800e6f8:	4603      	mov	r3, r0
 800e6fa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e6fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6fe:	4618      	mov	r0, r3
 800e700:	3710      	adds	r7, #16
 800e702:	46bd      	mov	sp, r7
 800e704:	bd80      	pop	{r7, pc}

0800e706 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e706:	b580      	push	{r7, lr}
 800e708:	b084      	sub	sp, #16
 800e70a:	af00      	add	r7, sp, #0
 800e70c:	6078      	str	r0, [r7, #4]
 800e70e:	460b      	mov	r3, r1
 800e710:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e712:	2300      	movs	r3, #0
 800e714:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e71c:	685b      	ldr	r3, [r3, #4]
 800e71e:	78fa      	ldrb	r2, [r7, #3]
 800e720:	4611      	mov	r1, r2
 800e722:	6878      	ldr	r0, [r7, #4]
 800e724:	4798      	blx	r3
 800e726:	4603      	mov	r3, r0
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d001      	beq.n	800e730 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800e72c:	2303      	movs	r3, #3
 800e72e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e730:	7bfb      	ldrb	r3, [r7, #15]
}
 800e732:	4618      	mov	r0, r3
 800e734:	3710      	adds	r7, #16
 800e736:	46bd      	mov	sp, r7
 800e738:	bd80      	pop	{r7, pc}

0800e73a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e73a:	b580      	push	{r7, lr}
 800e73c:	b084      	sub	sp, #16
 800e73e:	af00      	add	r7, sp, #0
 800e740:	6078      	str	r0, [r7, #4]
 800e742:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e74a:	6839      	ldr	r1, [r7, #0]
 800e74c:	4618      	mov	r0, r3
 800e74e:	f001 f908 	bl	800f962 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	2201      	movs	r2, #1
 800e756:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800e760:	461a      	mov	r2, r3
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800e76e:	f003 031f 	and.w	r3, r3, #31
 800e772:	2b02      	cmp	r3, #2
 800e774:	d01a      	beq.n	800e7ac <USBD_LL_SetupStage+0x72>
 800e776:	2b02      	cmp	r3, #2
 800e778:	d822      	bhi.n	800e7c0 <USBD_LL_SetupStage+0x86>
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d002      	beq.n	800e784 <USBD_LL_SetupStage+0x4a>
 800e77e:	2b01      	cmp	r3, #1
 800e780:	d00a      	beq.n	800e798 <USBD_LL_SetupStage+0x5e>
 800e782:	e01d      	b.n	800e7c0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e78a:	4619      	mov	r1, r3
 800e78c:	6878      	ldr	r0, [r7, #4]
 800e78e:	f000 fb5f 	bl	800ee50 <USBD_StdDevReq>
 800e792:	4603      	mov	r3, r0
 800e794:	73fb      	strb	r3, [r7, #15]
      break;
 800e796:	e020      	b.n	800e7da <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e79e:	4619      	mov	r1, r3
 800e7a0:	6878      	ldr	r0, [r7, #4]
 800e7a2:	f000 fbc7 	bl	800ef34 <USBD_StdItfReq>
 800e7a6:	4603      	mov	r3, r0
 800e7a8:	73fb      	strb	r3, [r7, #15]
      break;
 800e7aa:	e016      	b.n	800e7da <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e7b2:	4619      	mov	r1, r3
 800e7b4:	6878      	ldr	r0, [r7, #4]
 800e7b6:	f000 fc29 	bl	800f00c <USBD_StdEPReq>
 800e7ba:	4603      	mov	r3, r0
 800e7bc:	73fb      	strb	r3, [r7, #15]
      break;
 800e7be:	e00c      	b.n	800e7da <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800e7c6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e7ca:	b2db      	uxtb	r3, r3
 800e7cc:	4619      	mov	r1, r3
 800e7ce:	6878      	ldr	r0, [r7, #4]
 800e7d0:	f001 fdf6 	bl	80103c0 <USBD_LL_StallEP>
 800e7d4:	4603      	mov	r3, r0
 800e7d6:	73fb      	strb	r3, [r7, #15]
      break;
 800e7d8:	bf00      	nop
  }

  return ret;
 800e7da:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7dc:	4618      	mov	r0, r3
 800e7de:	3710      	adds	r7, #16
 800e7e0:	46bd      	mov	sp, r7
 800e7e2:	bd80      	pop	{r7, pc}

0800e7e4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e7e4:	b580      	push	{r7, lr}
 800e7e6:	b086      	sub	sp, #24
 800e7e8:	af00      	add	r7, sp, #0
 800e7ea:	60f8      	str	r0, [r7, #12]
 800e7ec:	460b      	mov	r3, r1
 800e7ee:	607a      	str	r2, [r7, #4]
 800e7f0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800e7f2:	2300      	movs	r3, #0
 800e7f4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800e7f6:	7afb      	ldrb	r3, [r7, #11]
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d16e      	bne.n	800e8da <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800e802:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e80a:	2b03      	cmp	r3, #3
 800e80c:	f040 8098 	bne.w	800e940 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800e810:	693b      	ldr	r3, [r7, #16]
 800e812:	689a      	ldr	r2, [r3, #8]
 800e814:	693b      	ldr	r3, [r7, #16]
 800e816:	68db      	ldr	r3, [r3, #12]
 800e818:	429a      	cmp	r2, r3
 800e81a:	d913      	bls.n	800e844 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800e81c:	693b      	ldr	r3, [r7, #16]
 800e81e:	689a      	ldr	r2, [r3, #8]
 800e820:	693b      	ldr	r3, [r7, #16]
 800e822:	68db      	ldr	r3, [r3, #12]
 800e824:	1ad2      	subs	r2, r2, r3
 800e826:	693b      	ldr	r3, [r7, #16]
 800e828:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800e82a:	693b      	ldr	r3, [r7, #16]
 800e82c:	68da      	ldr	r2, [r3, #12]
 800e82e:	693b      	ldr	r3, [r7, #16]
 800e830:	689b      	ldr	r3, [r3, #8]
 800e832:	4293      	cmp	r3, r2
 800e834:	bf28      	it	cs
 800e836:	4613      	movcs	r3, r2
 800e838:	461a      	mov	r2, r3
 800e83a:	6879      	ldr	r1, [r7, #4]
 800e83c:	68f8      	ldr	r0, [r7, #12]
 800e83e:	f001 f984 	bl	800fb4a <USBD_CtlContinueRx>
 800e842:	e07d      	b.n	800e940 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800e84a:	f003 031f 	and.w	r3, r3, #31
 800e84e:	2b02      	cmp	r3, #2
 800e850:	d014      	beq.n	800e87c <USBD_LL_DataOutStage+0x98>
 800e852:	2b02      	cmp	r3, #2
 800e854:	d81d      	bhi.n	800e892 <USBD_LL_DataOutStage+0xae>
 800e856:	2b00      	cmp	r3, #0
 800e858:	d002      	beq.n	800e860 <USBD_LL_DataOutStage+0x7c>
 800e85a:	2b01      	cmp	r3, #1
 800e85c:	d003      	beq.n	800e866 <USBD_LL_DataOutStage+0x82>
 800e85e:	e018      	b.n	800e892 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800e860:	2300      	movs	r3, #0
 800e862:	75bb      	strb	r3, [r7, #22]
            break;
 800e864:	e018      	b.n	800e898 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800e86c:	b2db      	uxtb	r3, r3
 800e86e:	4619      	mov	r1, r3
 800e870:	68f8      	ldr	r0, [r7, #12]
 800e872:	f000 fa5e 	bl	800ed32 <USBD_CoreFindIF>
 800e876:	4603      	mov	r3, r0
 800e878:	75bb      	strb	r3, [r7, #22]
            break;
 800e87a:	e00d      	b.n	800e898 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800e882:	b2db      	uxtb	r3, r3
 800e884:	4619      	mov	r1, r3
 800e886:	68f8      	ldr	r0, [r7, #12]
 800e888:	f000 fa60 	bl	800ed4c <USBD_CoreFindEP>
 800e88c:	4603      	mov	r3, r0
 800e88e:	75bb      	strb	r3, [r7, #22]
            break;
 800e890:	e002      	b.n	800e898 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800e892:	2300      	movs	r3, #0
 800e894:	75bb      	strb	r3, [r7, #22]
            break;
 800e896:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800e898:	7dbb      	ldrb	r3, [r7, #22]
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d119      	bne.n	800e8d2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e8a4:	b2db      	uxtb	r3, r3
 800e8a6:	2b03      	cmp	r3, #3
 800e8a8:	d113      	bne.n	800e8d2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800e8aa:	7dba      	ldrb	r2, [r7, #22]
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	32ae      	adds	r2, #174	; 0xae
 800e8b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e8b4:	691b      	ldr	r3, [r3, #16]
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d00b      	beq.n	800e8d2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800e8ba:	7dba      	ldrb	r2, [r7, #22]
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800e8c2:	7dba      	ldrb	r2, [r7, #22]
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	32ae      	adds	r2, #174	; 0xae
 800e8c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e8cc:	691b      	ldr	r3, [r3, #16]
 800e8ce:	68f8      	ldr	r0, [r7, #12]
 800e8d0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800e8d2:	68f8      	ldr	r0, [r7, #12]
 800e8d4:	f001 f94a 	bl	800fb6c <USBD_CtlSendStatus>
 800e8d8:	e032      	b.n	800e940 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800e8da:	7afb      	ldrb	r3, [r7, #11]
 800e8dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e8e0:	b2db      	uxtb	r3, r3
 800e8e2:	4619      	mov	r1, r3
 800e8e4:	68f8      	ldr	r0, [r7, #12]
 800e8e6:	f000 fa31 	bl	800ed4c <USBD_CoreFindEP>
 800e8ea:	4603      	mov	r3, r0
 800e8ec:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e8ee:	7dbb      	ldrb	r3, [r7, #22]
 800e8f0:	2bff      	cmp	r3, #255	; 0xff
 800e8f2:	d025      	beq.n	800e940 <USBD_LL_DataOutStage+0x15c>
 800e8f4:	7dbb      	ldrb	r3, [r7, #22]
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d122      	bne.n	800e940 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e900:	b2db      	uxtb	r3, r3
 800e902:	2b03      	cmp	r3, #3
 800e904:	d117      	bne.n	800e936 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800e906:	7dba      	ldrb	r2, [r7, #22]
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	32ae      	adds	r2, #174	; 0xae
 800e90c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e910:	699b      	ldr	r3, [r3, #24]
 800e912:	2b00      	cmp	r3, #0
 800e914:	d00f      	beq.n	800e936 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800e916:	7dba      	ldrb	r2, [r7, #22]
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800e91e:	7dba      	ldrb	r2, [r7, #22]
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	32ae      	adds	r2, #174	; 0xae
 800e924:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e928:	699b      	ldr	r3, [r3, #24]
 800e92a:	7afa      	ldrb	r2, [r7, #11]
 800e92c:	4611      	mov	r1, r2
 800e92e:	68f8      	ldr	r0, [r7, #12]
 800e930:	4798      	blx	r3
 800e932:	4603      	mov	r3, r0
 800e934:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800e936:	7dfb      	ldrb	r3, [r7, #23]
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d001      	beq.n	800e940 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800e93c:	7dfb      	ldrb	r3, [r7, #23]
 800e93e:	e000      	b.n	800e942 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800e940:	2300      	movs	r3, #0
}
 800e942:	4618      	mov	r0, r3
 800e944:	3718      	adds	r7, #24
 800e946:	46bd      	mov	sp, r7
 800e948:	bd80      	pop	{r7, pc}

0800e94a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e94a:	b580      	push	{r7, lr}
 800e94c:	b086      	sub	sp, #24
 800e94e:	af00      	add	r7, sp, #0
 800e950:	60f8      	str	r0, [r7, #12]
 800e952:	460b      	mov	r3, r1
 800e954:	607a      	str	r2, [r7, #4]
 800e956:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800e958:	7afb      	ldrb	r3, [r7, #11]
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d16f      	bne.n	800ea3e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	3314      	adds	r3, #20
 800e962:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e96a:	2b02      	cmp	r3, #2
 800e96c:	d15a      	bne.n	800ea24 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800e96e:	693b      	ldr	r3, [r7, #16]
 800e970:	689a      	ldr	r2, [r3, #8]
 800e972:	693b      	ldr	r3, [r7, #16]
 800e974:	68db      	ldr	r3, [r3, #12]
 800e976:	429a      	cmp	r2, r3
 800e978:	d914      	bls.n	800e9a4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e97a:	693b      	ldr	r3, [r7, #16]
 800e97c:	689a      	ldr	r2, [r3, #8]
 800e97e:	693b      	ldr	r3, [r7, #16]
 800e980:	68db      	ldr	r3, [r3, #12]
 800e982:	1ad2      	subs	r2, r2, r3
 800e984:	693b      	ldr	r3, [r7, #16]
 800e986:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e988:	693b      	ldr	r3, [r7, #16]
 800e98a:	689b      	ldr	r3, [r3, #8]
 800e98c:	461a      	mov	r2, r3
 800e98e:	6879      	ldr	r1, [r7, #4]
 800e990:	68f8      	ldr	r0, [r7, #12]
 800e992:	f001 f8ac 	bl	800faee <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e996:	2300      	movs	r3, #0
 800e998:	2200      	movs	r2, #0
 800e99a:	2100      	movs	r1, #0
 800e99c:	68f8      	ldr	r0, [r7, #12]
 800e99e:	f001 fdb9 	bl	8010514 <USBD_LL_PrepareReceive>
 800e9a2:	e03f      	b.n	800ea24 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e9a4:	693b      	ldr	r3, [r7, #16]
 800e9a6:	68da      	ldr	r2, [r3, #12]
 800e9a8:	693b      	ldr	r3, [r7, #16]
 800e9aa:	689b      	ldr	r3, [r3, #8]
 800e9ac:	429a      	cmp	r2, r3
 800e9ae:	d11c      	bne.n	800e9ea <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800e9b0:	693b      	ldr	r3, [r7, #16]
 800e9b2:	685a      	ldr	r2, [r3, #4]
 800e9b4:	693b      	ldr	r3, [r7, #16]
 800e9b6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e9b8:	429a      	cmp	r2, r3
 800e9ba:	d316      	bcc.n	800e9ea <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800e9bc:	693b      	ldr	r3, [r7, #16]
 800e9be:	685a      	ldr	r2, [r3, #4]
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e9c6:	429a      	cmp	r2, r3
 800e9c8:	d20f      	bcs.n	800e9ea <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	2100      	movs	r1, #0
 800e9ce:	68f8      	ldr	r0, [r7, #12]
 800e9d0:	f001 f88d 	bl	800faee <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	2200      	movs	r2, #0
 800e9d8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e9dc:	2300      	movs	r3, #0
 800e9de:	2200      	movs	r2, #0
 800e9e0:	2100      	movs	r1, #0
 800e9e2:	68f8      	ldr	r0, [r7, #12]
 800e9e4:	f001 fd96 	bl	8010514 <USBD_LL_PrepareReceive>
 800e9e8:	e01c      	b.n	800ea24 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e9f0:	b2db      	uxtb	r3, r3
 800e9f2:	2b03      	cmp	r3, #3
 800e9f4:	d10f      	bne.n	800ea16 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e9fc:	68db      	ldr	r3, [r3, #12]
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d009      	beq.n	800ea16 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	2200      	movs	r2, #0
 800ea06:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ea10:	68db      	ldr	r3, [r3, #12]
 800ea12:	68f8      	ldr	r0, [r7, #12]
 800ea14:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ea16:	2180      	movs	r1, #128	; 0x80
 800ea18:	68f8      	ldr	r0, [r7, #12]
 800ea1a:	f001 fcd1 	bl	80103c0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ea1e:	68f8      	ldr	r0, [r7, #12]
 800ea20:	f001 f8b7 	bl	800fb92 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d03a      	beq.n	800eaa4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800ea2e:	68f8      	ldr	r0, [r7, #12]
 800ea30:	f7ff fe42 	bl	800e6b8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	2200      	movs	r2, #0
 800ea38:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800ea3c:	e032      	b.n	800eaa4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ea3e:	7afb      	ldrb	r3, [r7, #11]
 800ea40:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ea44:	b2db      	uxtb	r3, r3
 800ea46:	4619      	mov	r1, r3
 800ea48:	68f8      	ldr	r0, [r7, #12]
 800ea4a:	f000 f97f 	bl	800ed4c <USBD_CoreFindEP>
 800ea4e:	4603      	mov	r3, r0
 800ea50:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ea52:	7dfb      	ldrb	r3, [r7, #23]
 800ea54:	2bff      	cmp	r3, #255	; 0xff
 800ea56:	d025      	beq.n	800eaa4 <USBD_LL_DataInStage+0x15a>
 800ea58:	7dfb      	ldrb	r3, [r7, #23]
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d122      	bne.n	800eaa4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ea64:	b2db      	uxtb	r3, r3
 800ea66:	2b03      	cmp	r3, #3
 800ea68:	d11c      	bne.n	800eaa4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ea6a:	7dfa      	ldrb	r2, [r7, #23]
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	32ae      	adds	r2, #174	; 0xae
 800ea70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea74:	695b      	ldr	r3, [r3, #20]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d014      	beq.n	800eaa4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800ea7a:	7dfa      	ldrb	r2, [r7, #23]
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ea82:	7dfa      	ldrb	r2, [r7, #23]
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	32ae      	adds	r2, #174	; 0xae
 800ea88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea8c:	695b      	ldr	r3, [r3, #20]
 800ea8e:	7afa      	ldrb	r2, [r7, #11]
 800ea90:	4611      	mov	r1, r2
 800ea92:	68f8      	ldr	r0, [r7, #12]
 800ea94:	4798      	blx	r3
 800ea96:	4603      	mov	r3, r0
 800ea98:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800ea9a:	7dbb      	ldrb	r3, [r7, #22]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d001      	beq.n	800eaa4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800eaa0:	7dbb      	ldrb	r3, [r7, #22]
 800eaa2:	e000      	b.n	800eaa6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800eaa4:	2300      	movs	r3, #0
}
 800eaa6:	4618      	mov	r0, r3
 800eaa8:	3718      	adds	r7, #24
 800eaaa:	46bd      	mov	sp, r7
 800eaac:	bd80      	pop	{r7, pc}

0800eaae <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800eaae:	b580      	push	{r7, lr}
 800eab0:	b084      	sub	sp, #16
 800eab2:	af00      	add	r7, sp, #0
 800eab4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800eab6:	2300      	movs	r3, #0
 800eab8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	2201      	movs	r2, #1
 800eabe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	2200      	movs	r2, #0
 800eac6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	2200      	movs	r2, #0
 800eace:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	2200      	movs	r2, #0
 800ead4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	2200      	movs	r2, #0
 800eadc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d014      	beq.n	800eb14 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eaf0:	685b      	ldr	r3, [r3, #4]
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d00e      	beq.n	800eb14 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eafc:	685b      	ldr	r3, [r3, #4]
 800eafe:	687a      	ldr	r2, [r7, #4]
 800eb00:	6852      	ldr	r2, [r2, #4]
 800eb02:	b2d2      	uxtb	r2, r2
 800eb04:	4611      	mov	r1, r2
 800eb06:	6878      	ldr	r0, [r7, #4]
 800eb08:	4798      	blx	r3
 800eb0a:	4603      	mov	r3, r0
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d001      	beq.n	800eb14 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800eb10:	2303      	movs	r3, #3
 800eb12:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800eb14:	2340      	movs	r3, #64	; 0x40
 800eb16:	2200      	movs	r2, #0
 800eb18:	2100      	movs	r1, #0
 800eb1a:	6878      	ldr	r0, [r7, #4]
 800eb1c:	f001 fc0b 	bl	8010336 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	2201      	movs	r2, #1
 800eb24:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	2240      	movs	r2, #64	; 0x40
 800eb2c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800eb30:	2340      	movs	r3, #64	; 0x40
 800eb32:	2200      	movs	r2, #0
 800eb34:	2180      	movs	r1, #128	; 0x80
 800eb36:	6878      	ldr	r0, [r7, #4]
 800eb38:	f001 fbfd 	bl	8010336 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	2201      	movs	r2, #1
 800eb40:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	2240      	movs	r2, #64	; 0x40
 800eb46:	621a      	str	r2, [r3, #32]

  return ret;
 800eb48:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb4a:	4618      	mov	r0, r3
 800eb4c:	3710      	adds	r7, #16
 800eb4e:	46bd      	mov	sp, r7
 800eb50:	bd80      	pop	{r7, pc}

0800eb52 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800eb52:	b480      	push	{r7}
 800eb54:	b083      	sub	sp, #12
 800eb56:	af00      	add	r7, sp, #0
 800eb58:	6078      	str	r0, [r7, #4]
 800eb5a:	460b      	mov	r3, r1
 800eb5c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	78fa      	ldrb	r2, [r7, #3]
 800eb62:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800eb64:	2300      	movs	r3, #0
}
 800eb66:	4618      	mov	r0, r3
 800eb68:	370c      	adds	r7, #12
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb70:	4770      	bx	lr

0800eb72 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800eb72:	b480      	push	{r7}
 800eb74:	b083      	sub	sp, #12
 800eb76:	af00      	add	r7, sp, #0
 800eb78:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800eb80:	b2da      	uxtb	r2, r3
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	2204      	movs	r2, #4
 800eb8c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800eb90:	2300      	movs	r3, #0
}
 800eb92:	4618      	mov	r0, r3
 800eb94:	370c      	adds	r7, #12
 800eb96:	46bd      	mov	sp, r7
 800eb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb9c:	4770      	bx	lr

0800eb9e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800eb9e:	b480      	push	{r7}
 800eba0:	b083      	sub	sp, #12
 800eba2:	af00      	add	r7, sp, #0
 800eba4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ebac:	b2db      	uxtb	r3, r3
 800ebae:	2b04      	cmp	r3, #4
 800ebb0:	d106      	bne.n	800ebc0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800ebb8:	b2da      	uxtb	r2, r3
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800ebc0:	2300      	movs	r3, #0
}
 800ebc2:	4618      	mov	r0, r3
 800ebc4:	370c      	adds	r7, #12
 800ebc6:	46bd      	mov	sp, r7
 800ebc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebcc:	4770      	bx	lr

0800ebce <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ebce:	b580      	push	{r7, lr}
 800ebd0:	b082      	sub	sp, #8
 800ebd2:	af00      	add	r7, sp, #0
 800ebd4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ebdc:	b2db      	uxtb	r3, r3
 800ebde:	2b03      	cmp	r3, #3
 800ebe0:	d110      	bne.n	800ec04 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d00b      	beq.n	800ec04 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ebf2:	69db      	ldr	r3, [r3, #28]
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d005      	beq.n	800ec04 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ebfe:	69db      	ldr	r3, [r3, #28]
 800ec00:	6878      	ldr	r0, [r7, #4]
 800ec02:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ec04:	2300      	movs	r3, #0
}
 800ec06:	4618      	mov	r0, r3
 800ec08:	3708      	adds	r7, #8
 800ec0a:	46bd      	mov	sp, r7
 800ec0c:	bd80      	pop	{r7, pc}

0800ec0e <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ec0e:	b580      	push	{r7, lr}
 800ec10:	b082      	sub	sp, #8
 800ec12:	af00      	add	r7, sp, #0
 800ec14:	6078      	str	r0, [r7, #4]
 800ec16:	460b      	mov	r3, r1
 800ec18:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	32ae      	adds	r2, #174	; 0xae
 800ec24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d101      	bne.n	800ec30 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800ec2c:	2303      	movs	r3, #3
 800ec2e:	e01c      	b.n	800ec6a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ec36:	b2db      	uxtb	r3, r3
 800ec38:	2b03      	cmp	r3, #3
 800ec3a:	d115      	bne.n	800ec68 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	32ae      	adds	r2, #174	; 0xae
 800ec46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec4a:	6a1b      	ldr	r3, [r3, #32]
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d00b      	beq.n	800ec68 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	32ae      	adds	r2, #174	; 0xae
 800ec5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec5e:	6a1b      	ldr	r3, [r3, #32]
 800ec60:	78fa      	ldrb	r2, [r7, #3]
 800ec62:	4611      	mov	r1, r2
 800ec64:	6878      	ldr	r0, [r7, #4]
 800ec66:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ec68:	2300      	movs	r3, #0
}
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	3708      	adds	r7, #8
 800ec6e:	46bd      	mov	sp, r7
 800ec70:	bd80      	pop	{r7, pc}

0800ec72 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ec72:	b580      	push	{r7, lr}
 800ec74:	b082      	sub	sp, #8
 800ec76:	af00      	add	r7, sp, #0
 800ec78:	6078      	str	r0, [r7, #4]
 800ec7a:	460b      	mov	r3, r1
 800ec7c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	32ae      	adds	r2, #174	; 0xae
 800ec88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d101      	bne.n	800ec94 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800ec90:	2303      	movs	r3, #3
 800ec92:	e01c      	b.n	800ecce <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ec9a:	b2db      	uxtb	r3, r3
 800ec9c:	2b03      	cmp	r3, #3
 800ec9e:	d115      	bne.n	800eccc <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	32ae      	adds	r2, #174	; 0xae
 800ecaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ecae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d00b      	beq.n	800eccc <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	32ae      	adds	r2, #174	; 0xae
 800ecbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ecc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ecc4:	78fa      	ldrb	r2, [r7, #3]
 800ecc6:	4611      	mov	r1, r2
 800ecc8:	6878      	ldr	r0, [r7, #4]
 800ecca:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800eccc:	2300      	movs	r3, #0
}
 800ecce:	4618      	mov	r0, r3
 800ecd0:	3708      	adds	r7, #8
 800ecd2:	46bd      	mov	sp, r7
 800ecd4:	bd80      	pop	{r7, pc}

0800ecd6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ecd6:	b480      	push	{r7}
 800ecd8:	b083      	sub	sp, #12
 800ecda:	af00      	add	r7, sp, #0
 800ecdc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ecde:	2300      	movs	r3, #0
}
 800ece0:	4618      	mov	r0, r3
 800ece2:	370c      	adds	r7, #12
 800ece4:	46bd      	mov	sp, r7
 800ece6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecea:	4770      	bx	lr

0800ecec <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ecec:	b580      	push	{r7, lr}
 800ecee:	b084      	sub	sp, #16
 800ecf0:	af00      	add	r7, sp, #0
 800ecf2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	2201      	movs	r2, #1
 800ecfc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d00e      	beq.n	800ed28 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed10:	685b      	ldr	r3, [r3, #4]
 800ed12:	687a      	ldr	r2, [r7, #4]
 800ed14:	6852      	ldr	r2, [r2, #4]
 800ed16:	b2d2      	uxtb	r2, r2
 800ed18:	4611      	mov	r1, r2
 800ed1a:	6878      	ldr	r0, [r7, #4]
 800ed1c:	4798      	blx	r3
 800ed1e:	4603      	mov	r3, r0
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d001      	beq.n	800ed28 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800ed24:	2303      	movs	r3, #3
 800ed26:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ed28:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	3710      	adds	r7, #16
 800ed2e:	46bd      	mov	sp, r7
 800ed30:	bd80      	pop	{r7, pc}

0800ed32 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ed32:	b480      	push	{r7}
 800ed34:	b083      	sub	sp, #12
 800ed36:	af00      	add	r7, sp, #0
 800ed38:	6078      	str	r0, [r7, #4]
 800ed3a:	460b      	mov	r3, r1
 800ed3c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ed3e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ed40:	4618      	mov	r0, r3
 800ed42:	370c      	adds	r7, #12
 800ed44:	46bd      	mov	sp, r7
 800ed46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed4a:	4770      	bx	lr

0800ed4c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ed4c:	b480      	push	{r7}
 800ed4e:	b083      	sub	sp, #12
 800ed50:	af00      	add	r7, sp, #0
 800ed52:	6078      	str	r0, [r7, #4]
 800ed54:	460b      	mov	r3, r1
 800ed56:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ed58:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ed5a:	4618      	mov	r0, r3
 800ed5c:	370c      	adds	r7, #12
 800ed5e:	46bd      	mov	sp, r7
 800ed60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed64:	4770      	bx	lr

0800ed66 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800ed66:	b580      	push	{r7, lr}
 800ed68:	b086      	sub	sp, #24
 800ed6a:	af00      	add	r7, sp, #0
 800ed6c:	6078      	str	r0, [r7, #4]
 800ed6e:	460b      	mov	r3, r1
 800ed70:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	885b      	ldrh	r3, [r3, #2]
 800ed82:	b29a      	uxth	r2, r3
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	781b      	ldrb	r3, [r3, #0]
 800ed88:	b29b      	uxth	r3, r3
 800ed8a:	429a      	cmp	r2, r3
 800ed8c:	d920      	bls.n	800edd0 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	781b      	ldrb	r3, [r3, #0]
 800ed92:	b29b      	uxth	r3, r3
 800ed94:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800ed96:	e013      	b.n	800edc0 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800ed98:	f107 030a 	add.w	r3, r7, #10
 800ed9c:	4619      	mov	r1, r3
 800ed9e:	6978      	ldr	r0, [r7, #20]
 800eda0:	f000 f81b 	bl	800edda <USBD_GetNextDesc>
 800eda4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800eda6:	697b      	ldr	r3, [r7, #20]
 800eda8:	785b      	ldrb	r3, [r3, #1]
 800edaa:	2b05      	cmp	r3, #5
 800edac:	d108      	bne.n	800edc0 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800edae:	697b      	ldr	r3, [r7, #20]
 800edb0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800edb2:	693b      	ldr	r3, [r7, #16]
 800edb4:	789b      	ldrb	r3, [r3, #2]
 800edb6:	78fa      	ldrb	r2, [r7, #3]
 800edb8:	429a      	cmp	r2, r3
 800edba:	d008      	beq.n	800edce <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800edbc:	2300      	movs	r3, #0
 800edbe:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	885b      	ldrh	r3, [r3, #2]
 800edc4:	b29a      	uxth	r2, r3
 800edc6:	897b      	ldrh	r3, [r7, #10]
 800edc8:	429a      	cmp	r2, r3
 800edca:	d8e5      	bhi.n	800ed98 <USBD_GetEpDesc+0x32>
 800edcc:	e000      	b.n	800edd0 <USBD_GetEpDesc+0x6a>
          break;
 800edce:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800edd0:	693b      	ldr	r3, [r7, #16]
}
 800edd2:	4618      	mov	r0, r3
 800edd4:	3718      	adds	r7, #24
 800edd6:	46bd      	mov	sp, r7
 800edd8:	bd80      	pop	{r7, pc}

0800edda <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800edda:	b480      	push	{r7}
 800eddc:	b085      	sub	sp, #20
 800edde:	af00      	add	r7, sp, #0
 800ede0:	6078      	str	r0, [r7, #4]
 800ede2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800ede8:	683b      	ldr	r3, [r7, #0]
 800edea:	881a      	ldrh	r2, [r3, #0]
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	781b      	ldrb	r3, [r3, #0]
 800edf0:	b29b      	uxth	r3, r3
 800edf2:	4413      	add	r3, r2
 800edf4:	b29a      	uxth	r2, r3
 800edf6:	683b      	ldr	r3, [r7, #0]
 800edf8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	781b      	ldrb	r3, [r3, #0]
 800edfe:	461a      	mov	r2, r3
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	4413      	add	r3, r2
 800ee04:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ee06:	68fb      	ldr	r3, [r7, #12]
}
 800ee08:	4618      	mov	r0, r3
 800ee0a:	3714      	adds	r7, #20
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee12:	4770      	bx	lr

0800ee14 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ee14:	b480      	push	{r7}
 800ee16:	b087      	sub	sp, #28
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ee20:	697b      	ldr	r3, [r7, #20]
 800ee22:	781b      	ldrb	r3, [r3, #0]
 800ee24:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ee26:	697b      	ldr	r3, [r7, #20]
 800ee28:	3301      	adds	r3, #1
 800ee2a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ee2c:	697b      	ldr	r3, [r7, #20]
 800ee2e:	781b      	ldrb	r3, [r3, #0]
 800ee30:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ee32:	8a3b      	ldrh	r3, [r7, #16]
 800ee34:	021b      	lsls	r3, r3, #8
 800ee36:	b21a      	sxth	r2, r3
 800ee38:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ee3c:	4313      	orrs	r3, r2
 800ee3e:	b21b      	sxth	r3, r3
 800ee40:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ee42:	89fb      	ldrh	r3, [r7, #14]
}
 800ee44:	4618      	mov	r0, r3
 800ee46:	371c      	adds	r7, #28
 800ee48:	46bd      	mov	sp, r7
 800ee4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee4e:	4770      	bx	lr

0800ee50 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ee50:	b580      	push	{r7, lr}
 800ee52:	b084      	sub	sp, #16
 800ee54:	af00      	add	r7, sp, #0
 800ee56:	6078      	str	r0, [r7, #4]
 800ee58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ee5a:	2300      	movs	r3, #0
 800ee5c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	781b      	ldrb	r3, [r3, #0]
 800ee62:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ee66:	2b40      	cmp	r3, #64	; 0x40
 800ee68:	d005      	beq.n	800ee76 <USBD_StdDevReq+0x26>
 800ee6a:	2b40      	cmp	r3, #64	; 0x40
 800ee6c:	d857      	bhi.n	800ef1e <USBD_StdDevReq+0xce>
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d00f      	beq.n	800ee92 <USBD_StdDevReq+0x42>
 800ee72:	2b20      	cmp	r3, #32
 800ee74:	d153      	bne.n	800ef1e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	32ae      	adds	r2, #174	; 0xae
 800ee80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee84:	689b      	ldr	r3, [r3, #8]
 800ee86:	6839      	ldr	r1, [r7, #0]
 800ee88:	6878      	ldr	r0, [r7, #4]
 800ee8a:	4798      	blx	r3
 800ee8c:	4603      	mov	r3, r0
 800ee8e:	73fb      	strb	r3, [r7, #15]
      break;
 800ee90:	e04a      	b.n	800ef28 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ee92:	683b      	ldr	r3, [r7, #0]
 800ee94:	785b      	ldrb	r3, [r3, #1]
 800ee96:	2b09      	cmp	r3, #9
 800ee98:	d83b      	bhi.n	800ef12 <USBD_StdDevReq+0xc2>
 800ee9a:	a201      	add	r2, pc, #4	; (adr r2, 800eea0 <USBD_StdDevReq+0x50>)
 800ee9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eea0:	0800eef5 	.word	0x0800eef5
 800eea4:	0800ef09 	.word	0x0800ef09
 800eea8:	0800ef13 	.word	0x0800ef13
 800eeac:	0800eeff 	.word	0x0800eeff
 800eeb0:	0800ef13 	.word	0x0800ef13
 800eeb4:	0800eed3 	.word	0x0800eed3
 800eeb8:	0800eec9 	.word	0x0800eec9
 800eebc:	0800ef13 	.word	0x0800ef13
 800eec0:	0800eeeb 	.word	0x0800eeeb
 800eec4:	0800eedd 	.word	0x0800eedd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800eec8:	6839      	ldr	r1, [r7, #0]
 800eeca:	6878      	ldr	r0, [r7, #4]
 800eecc:	f000 fa3c 	bl	800f348 <USBD_GetDescriptor>
          break;
 800eed0:	e024      	b.n	800ef1c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800eed2:	6839      	ldr	r1, [r7, #0]
 800eed4:	6878      	ldr	r0, [r7, #4]
 800eed6:	f000 fba1 	bl	800f61c <USBD_SetAddress>
          break;
 800eeda:	e01f      	b.n	800ef1c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800eedc:	6839      	ldr	r1, [r7, #0]
 800eede:	6878      	ldr	r0, [r7, #4]
 800eee0:	f000 fbe0 	bl	800f6a4 <USBD_SetConfig>
 800eee4:	4603      	mov	r3, r0
 800eee6:	73fb      	strb	r3, [r7, #15]
          break;
 800eee8:	e018      	b.n	800ef1c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800eeea:	6839      	ldr	r1, [r7, #0]
 800eeec:	6878      	ldr	r0, [r7, #4]
 800eeee:	f000 fc83 	bl	800f7f8 <USBD_GetConfig>
          break;
 800eef2:	e013      	b.n	800ef1c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800eef4:	6839      	ldr	r1, [r7, #0]
 800eef6:	6878      	ldr	r0, [r7, #4]
 800eef8:	f000 fcb4 	bl	800f864 <USBD_GetStatus>
          break;
 800eefc:	e00e      	b.n	800ef1c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800eefe:	6839      	ldr	r1, [r7, #0]
 800ef00:	6878      	ldr	r0, [r7, #4]
 800ef02:	f000 fce3 	bl	800f8cc <USBD_SetFeature>
          break;
 800ef06:	e009      	b.n	800ef1c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ef08:	6839      	ldr	r1, [r7, #0]
 800ef0a:	6878      	ldr	r0, [r7, #4]
 800ef0c:	f000 fd07 	bl	800f91e <USBD_ClrFeature>
          break;
 800ef10:	e004      	b.n	800ef1c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800ef12:	6839      	ldr	r1, [r7, #0]
 800ef14:	6878      	ldr	r0, [r7, #4]
 800ef16:	f000 fd5e 	bl	800f9d6 <USBD_CtlError>
          break;
 800ef1a:	bf00      	nop
      }
      break;
 800ef1c:	e004      	b.n	800ef28 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800ef1e:	6839      	ldr	r1, [r7, #0]
 800ef20:	6878      	ldr	r0, [r7, #4]
 800ef22:	f000 fd58 	bl	800f9d6 <USBD_CtlError>
      break;
 800ef26:	bf00      	nop
  }

  return ret;
 800ef28:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef2a:	4618      	mov	r0, r3
 800ef2c:	3710      	adds	r7, #16
 800ef2e:	46bd      	mov	sp, r7
 800ef30:	bd80      	pop	{r7, pc}
 800ef32:	bf00      	nop

0800ef34 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ef34:	b580      	push	{r7, lr}
 800ef36:	b084      	sub	sp, #16
 800ef38:	af00      	add	r7, sp, #0
 800ef3a:	6078      	str	r0, [r7, #4]
 800ef3c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ef3e:	2300      	movs	r3, #0
 800ef40:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ef42:	683b      	ldr	r3, [r7, #0]
 800ef44:	781b      	ldrb	r3, [r3, #0]
 800ef46:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ef4a:	2b40      	cmp	r3, #64	; 0x40
 800ef4c:	d005      	beq.n	800ef5a <USBD_StdItfReq+0x26>
 800ef4e:	2b40      	cmp	r3, #64	; 0x40
 800ef50:	d852      	bhi.n	800eff8 <USBD_StdItfReq+0xc4>
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d001      	beq.n	800ef5a <USBD_StdItfReq+0x26>
 800ef56:	2b20      	cmp	r3, #32
 800ef58:	d14e      	bne.n	800eff8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef60:	b2db      	uxtb	r3, r3
 800ef62:	3b01      	subs	r3, #1
 800ef64:	2b02      	cmp	r3, #2
 800ef66:	d840      	bhi.n	800efea <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ef68:	683b      	ldr	r3, [r7, #0]
 800ef6a:	889b      	ldrh	r3, [r3, #4]
 800ef6c:	b2db      	uxtb	r3, r3
 800ef6e:	2b01      	cmp	r3, #1
 800ef70:	d836      	bhi.n	800efe0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ef72:	683b      	ldr	r3, [r7, #0]
 800ef74:	889b      	ldrh	r3, [r3, #4]
 800ef76:	b2db      	uxtb	r3, r3
 800ef78:	4619      	mov	r1, r3
 800ef7a:	6878      	ldr	r0, [r7, #4]
 800ef7c:	f7ff fed9 	bl	800ed32 <USBD_CoreFindIF>
 800ef80:	4603      	mov	r3, r0
 800ef82:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ef84:	7bbb      	ldrb	r3, [r7, #14]
 800ef86:	2bff      	cmp	r3, #255	; 0xff
 800ef88:	d01d      	beq.n	800efc6 <USBD_StdItfReq+0x92>
 800ef8a:	7bbb      	ldrb	r3, [r7, #14]
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d11a      	bne.n	800efc6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ef90:	7bba      	ldrb	r2, [r7, #14]
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	32ae      	adds	r2, #174	; 0xae
 800ef96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef9a:	689b      	ldr	r3, [r3, #8]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d00f      	beq.n	800efc0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800efa0:	7bba      	ldrb	r2, [r7, #14]
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800efa8:	7bba      	ldrb	r2, [r7, #14]
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	32ae      	adds	r2, #174	; 0xae
 800efae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800efb2:	689b      	ldr	r3, [r3, #8]
 800efb4:	6839      	ldr	r1, [r7, #0]
 800efb6:	6878      	ldr	r0, [r7, #4]
 800efb8:	4798      	blx	r3
 800efba:	4603      	mov	r3, r0
 800efbc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800efbe:	e004      	b.n	800efca <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800efc0:	2303      	movs	r3, #3
 800efc2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800efc4:	e001      	b.n	800efca <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800efc6:	2303      	movs	r3, #3
 800efc8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800efca:	683b      	ldr	r3, [r7, #0]
 800efcc:	88db      	ldrh	r3, [r3, #6]
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d110      	bne.n	800eff4 <USBD_StdItfReq+0xc0>
 800efd2:	7bfb      	ldrb	r3, [r7, #15]
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d10d      	bne.n	800eff4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800efd8:	6878      	ldr	r0, [r7, #4]
 800efda:	f000 fdc7 	bl	800fb6c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800efde:	e009      	b.n	800eff4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800efe0:	6839      	ldr	r1, [r7, #0]
 800efe2:	6878      	ldr	r0, [r7, #4]
 800efe4:	f000 fcf7 	bl	800f9d6 <USBD_CtlError>
          break;
 800efe8:	e004      	b.n	800eff4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800efea:	6839      	ldr	r1, [r7, #0]
 800efec:	6878      	ldr	r0, [r7, #4]
 800efee:	f000 fcf2 	bl	800f9d6 <USBD_CtlError>
          break;
 800eff2:	e000      	b.n	800eff6 <USBD_StdItfReq+0xc2>
          break;
 800eff4:	bf00      	nop
      }
      break;
 800eff6:	e004      	b.n	800f002 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800eff8:	6839      	ldr	r1, [r7, #0]
 800effa:	6878      	ldr	r0, [r7, #4]
 800effc:	f000 fceb 	bl	800f9d6 <USBD_CtlError>
      break;
 800f000:	bf00      	nop
  }

  return ret;
 800f002:	7bfb      	ldrb	r3, [r7, #15]
}
 800f004:	4618      	mov	r0, r3
 800f006:	3710      	adds	r7, #16
 800f008:	46bd      	mov	sp, r7
 800f00a:	bd80      	pop	{r7, pc}

0800f00c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f00c:	b580      	push	{r7, lr}
 800f00e:	b084      	sub	sp, #16
 800f010:	af00      	add	r7, sp, #0
 800f012:	6078      	str	r0, [r7, #4]
 800f014:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800f016:	2300      	movs	r3, #0
 800f018:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800f01a:	683b      	ldr	r3, [r7, #0]
 800f01c:	889b      	ldrh	r3, [r3, #4]
 800f01e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f020:	683b      	ldr	r3, [r7, #0]
 800f022:	781b      	ldrb	r3, [r3, #0]
 800f024:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f028:	2b40      	cmp	r3, #64	; 0x40
 800f02a:	d007      	beq.n	800f03c <USBD_StdEPReq+0x30>
 800f02c:	2b40      	cmp	r3, #64	; 0x40
 800f02e:	f200 817f 	bhi.w	800f330 <USBD_StdEPReq+0x324>
 800f032:	2b00      	cmp	r3, #0
 800f034:	d02a      	beq.n	800f08c <USBD_StdEPReq+0x80>
 800f036:	2b20      	cmp	r3, #32
 800f038:	f040 817a 	bne.w	800f330 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800f03c:	7bbb      	ldrb	r3, [r7, #14]
 800f03e:	4619      	mov	r1, r3
 800f040:	6878      	ldr	r0, [r7, #4]
 800f042:	f7ff fe83 	bl	800ed4c <USBD_CoreFindEP>
 800f046:	4603      	mov	r3, r0
 800f048:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f04a:	7b7b      	ldrb	r3, [r7, #13]
 800f04c:	2bff      	cmp	r3, #255	; 0xff
 800f04e:	f000 8174 	beq.w	800f33a <USBD_StdEPReq+0x32e>
 800f052:	7b7b      	ldrb	r3, [r7, #13]
 800f054:	2b00      	cmp	r3, #0
 800f056:	f040 8170 	bne.w	800f33a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800f05a:	7b7a      	ldrb	r2, [r7, #13]
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800f062:	7b7a      	ldrb	r2, [r7, #13]
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	32ae      	adds	r2, #174	; 0xae
 800f068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f06c:	689b      	ldr	r3, [r3, #8]
 800f06e:	2b00      	cmp	r3, #0
 800f070:	f000 8163 	beq.w	800f33a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800f074:	7b7a      	ldrb	r2, [r7, #13]
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	32ae      	adds	r2, #174	; 0xae
 800f07a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f07e:	689b      	ldr	r3, [r3, #8]
 800f080:	6839      	ldr	r1, [r7, #0]
 800f082:	6878      	ldr	r0, [r7, #4]
 800f084:	4798      	blx	r3
 800f086:	4603      	mov	r3, r0
 800f088:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800f08a:	e156      	b.n	800f33a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f08c:	683b      	ldr	r3, [r7, #0]
 800f08e:	785b      	ldrb	r3, [r3, #1]
 800f090:	2b03      	cmp	r3, #3
 800f092:	d008      	beq.n	800f0a6 <USBD_StdEPReq+0x9a>
 800f094:	2b03      	cmp	r3, #3
 800f096:	f300 8145 	bgt.w	800f324 <USBD_StdEPReq+0x318>
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	f000 809b 	beq.w	800f1d6 <USBD_StdEPReq+0x1ca>
 800f0a0:	2b01      	cmp	r3, #1
 800f0a2:	d03c      	beq.n	800f11e <USBD_StdEPReq+0x112>
 800f0a4:	e13e      	b.n	800f324 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f0ac:	b2db      	uxtb	r3, r3
 800f0ae:	2b02      	cmp	r3, #2
 800f0b0:	d002      	beq.n	800f0b8 <USBD_StdEPReq+0xac>
 800f0b2:	2b03      	cmp	r3, #3
 800f0b4:	d016      	beq.n	800f0e4 <USBD_StdEPReq+0xd8>
 800f0b6:	e02c      	b.n	800f112 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f0b8:	7bbb      	ldrb	r3, [r7, #14]
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d00d      	beq.n	800f0da <USBD_StdEPReq+0xce>
 800f0be:	7bbb      	ldrb	r3, [r7, #14]
 800f0c0:	2b80      	cmp	r3, #128	; 0x80
 800f0c2:	d00a      	beq.n	800f0da <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f0c4:	7bbb      	ldrb	r3, [r7, #14]
 800f0c6:	4619      	mov	r1, r3
 800f0c8:	6878      	ldr	r0, [r7, #4]
 800f0ca:	f001 f979 	bl	80103c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f0ce:	2180      	movs	r1, #128	; 0x80
 800f0d0:	6878      	ldr	r0, [r7, #4]
 800f0d2:	f001 f975 	bl	80103c0 <USBD_LL_StallEP>
 800f0d6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f0d8:	e020      	b.n	800f11c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800f0da:	6839      	ldr	r1, [r7, #0]
 800f0dc:	6878      	ldr	r0, [r7, #4]
 800f0de:	f000 fc7a 	bl	800f9d6 <USBD_CtlError>
              break;
 800f0e2:	e01b      	b.n	800f11c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f0e4:	683b      	ldr	r3, [r7, #0]
 800f0e6:	885b      	ldrh	r3, [r3, #2]
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d10e      	bne.n	800f10a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f0ec:	7bbb      	ldrb	r3, [r7, #14]
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d00b      	beq.n	800f10a <USBD_StdEPReq+0xfe>
 800f0f2:	7bbb      	ldrb	r3, [r7, #14]
 800f0f4:	2b80      	cmp	r3, #128	; 0x80
 800f0f6:	d008      	beq.n	800f10a <USBD_StdEPReq+0xfe>
 800f0f8:	683b      	ldr	r3, [r7, #0]
 800f0fa:	88db      	ldrh	r3, [r3, #6]
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d104      	bne.n	800f10a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f100:	7bbb      	ldrb	r3, [r7, #14]
 800f102:	4619      	mov	r1, r3
 800f104:	6878      	ldr	r0, [r7, #4]
 800f106:	f001 f95b 	bl	80103c0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f10a:	6878      	ldr	r0, [r7, #4]
 800f10c:	f000 fd2e 	bl	800fb6c <USBD_CtlSendStatus>

              break;
 800f110:	e004      	b.n	800f11c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800f112:	6839      	ldr	r1, [r7, #0]
 800f114:	6878      	ldr	r0, [r7, #4]
 800f116:	f000 fc5e 	bl	800f9d6 <USBD_CtlError>
              break;
 800f11a:	bf00      	nop
          }
          break;
 800f11c:	e107      	b.n	800f32e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f124:	b2db      	uxtb	r3, r3
 800f126:	2b02      	cmp	r3, #2
 800f128:	d002      	beq.n	800f130 <USBD_StdEPReq+0x124>
 800f12a:	2b03      	cmp	r3, #3
 800f12c:	d016      	beq.n	800f15c <USBD_StdEPReq+0x150>
 800f12e:	e04b      	b.n	800f1c8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f130:	7bbb      	ldrb	r3, [r7, #14]
 800f132:	2b00      	cmp	r3, #0
 800f134:	d00d      	beq.n	800f152 <USBD_StdEPReq+0x146>
 800f136:	7bbb      	ldrb	r3, [r7, #14]
 800f138:	2b80      	cmp	r3, #128	; 0x80
 800f13a:	d00a      	beq.n	800f152 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f13c:	7bbb      	ldrb	r3, [r7, #14]
 800f13e:	4619      	mov	r1, r3
 800f140:	6878      	ldr	r0, [r7, #4]
 800f142:	f001 f93d 	bl	80103c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f146:	2180      	movs	r1, #128	; 0x80
 800f148:	6878      	ldr	r0, [r7, #4]
 800f14a:	f001 f939 	bl	80103c0 <USBD_LL_StallEP>
 800f14e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f150:	e040      	b.n	800f1d4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800f152:	6839      	ldr	r1, [r7, #0]
 800f154:	6878      	ldr	r0, [r7, #4]
 800f156:	f000 fc3e 	bl	800f9d6 <USBD_CtlError>
              break;
 800f15a:	e03b      	b.n	800f1d4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f15c:	683b      	ldr	r3, [r7, #0]
 800f15e:	885b      	ldrh	r3, [r3, #2]
 800f160:	2b00      	cmp	r3, #0
 800f162:	d136      	bne.n	800f1d2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f164:	7bbb      	ldrb	r3, [r7, #14]
 800f166:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d004      	beq.n	800f178 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f16e:	7bbb      	ldrb	r3, [r7, #14]
 800f170:	4619      	mov	r1, r3
 800f172:	6878      	ldr	r0, [r7, #4]
 800f174:	f001 f943 	bl	80103fe <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f178:	6878      	ldr	r0, [r7, #4]
 800f17a:	f000 fcf7 	bl	800fb6c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800f17e:	7bbb      	ldrb	r3, [r7, #14]
 800f180:	4619      	mov	r1, r3
 800f182:	6878      	ldr	r0, [r7, #4]
 800f184:	f7ff fde2 	bl	800ed4c <USBD_CoreFindEP>
 800f188:	4603      	mov	r3, r0
 800f18a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f18c:	7b7b      	ldrb	r3, [r7, #13]
 800f18e:	2bff      	cmp	r3, #255	; 0xff
 800f190:	d01f      	beq.n	800f1d2 <USBD_StdEPReq+0x1c6>
 800f192:	7b7b      	ldrb	r3, [r7, #13]
 800f194:	2b00      	cmp	r3, #0
 800f196:	d11c      	bne.n	800f1d2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800f198:	7b7a      	ldrb	r2, [r7, #13]
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800f1a0:	7b7a      	ldrb	r2, [r7, #13]
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	32ae      	adds	r2, #174	; 0xae
 800f1a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f1aa:	689b      	ldr	r3, [r3, #8]
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d010      	beq.n	800f1d2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f1b0:	7b7a      	ldrb	r2, [r7, #13]
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	32ae      	adds	r2, #174	; 0xae
 800f1b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f1ba:	689b      	ldr	r3, [r3, #8]
 800f1bc:	6839      	ldr	r1, [r7, #0]
 800f1be:	6878      	ldr	r0, [r7, #4]
 800f1c0:	4798      	blx	r3
 800f1c2:	4603      	mov	r3, r0
 800f1c4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800f1c6:	e004      	b.n	800f1d2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800f1c8:	6839      	ldr	r1, [r7, #0]
 800f1ca:	6878      	ldr	r0, [r7, #4]
 800f1cc:	f000 fc03 	bl	800f9d6 <USBD_CtlError>
              break;
 800f1d0:	e000      	b.n	800f1d4 <USBD_StdEPReq+0x1c8>
              break;
 800f1d2:	bf00      	nop
          }
          break;
 800f1d4:	e0ab      	b.n	800f32e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f1dc:	b2db      	uxtb	r3, r3
 800f1de:	2b02      	cmp	r3, #2
 800f1e0:	d002      	beq.n	800f1e8 <USBD_StdEPReq+0x1dc>
 800f1e2:	2b03      	cmp	r3, #3
 800f1e4:	d032      	beq.n	800f24c <USBD_StdEPReq+0x240>
 800f1e6:	e097      	b.n	800f318 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f1e8:	7bbb      	ldrb	r3, [r7, #14]
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d007      	beq.n	800f1fe <USBD_StdEPReq+0x1f2>
 800f1ee:	7bbb      	ldrb	r3, [r7, #14]
 800f1f0:	2b80      	cmp	r3, #128	; 0x80
 800f1f2:	d004      	beq.n	800f1fe <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800f1f4:	6839      	ldr	r1, [r7, #0]
 800f1f6:	6878      	ldr	r0, [r7, #4]
 800f1f8:	f000 fbed 	bl	800f9d6 <USBD_CtlError>
                break;
 800f1fc:	e091      	b.n	800f322 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f1fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f202:	2b00      	cmp	r3, #0
 800f204:	da0b      	bge.n	800f21e <USBD_StdEPReq+0x212>
 800f206:	7bbb      	ldrb	r3, [r7, #14]
 800f208:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f20c:	4613      	mov	r3, r2
 800f20e:	009b      	lsls	r3, r3, #2
 800f210:	4413      	add	r3, r2
 800f212:	009b      	lsls	r3, r3, #2
 800f214:	3310      	adds	r3, #16
 800f216:	687a      	ldr	r2, [r7, #4]
 800f218:	4413      	add	r3, r2
 800f21a:	3304      	adds	r3, #4
 800f21c:	e00b      	b.n	800f236 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f21e:	7bbb      	ldrb	r3, [r7, #14]
 800f220:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f224:	4613      	mov	r3, r2
 800f226:	009b      	lsls	r3, r3, #2
 800f228:	4413      	add	r3, r2
 800f22a:	009b      	lsls	r3, r3, #2
 800f22c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f230:	687a      	ldr	r2, [r7, #4]
 800f232:	4413      	add	r3, r2
 800f234:	3304      	adds	r3, #4
 800f236:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f238:	68bb      	ldr	r3, [r7, #8]
 800f23a:	2200      	movs	r2, #0
 800f23c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f23e:	68bb      	ldr	r3, [r7, #8]
 800f240:	2202      	movs	r2, #2
 800f242:	4619      	mov	r1, r3
 800f244:	6878      	ldr	r0, [r7, #4]
 800f246:	f000 fc37 	bl	800fab8 <USBD_CtlSendData>
              break;
 800f24a:	e06a      	b.n	800f322 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f24c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f250:	2b00      	cmp	r3, #0
 800f252:	da11      	bge.n	800f278 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f254:	7bbb      	ldrb	r3, [r7, #14]
 800f256:	f003 020f 	and.w	r2, r3, #15
 800f25a:	6879      	ldr	r1, [r7, #4]
 800f25c:	4613      	mov	r3, r2
 800f25e:	009b      	lsls	r3, r3, #2
 800f260:	4413      	add	r3, r2
 800f262:	009b      	lsls	r3, r3, #2
 800f264:	440b      	add	r3, r1
 800f266:	3324      	adds	r3, #36	; 0x24
 800f268:	881b      	ldrh	r3, [r3, #0]
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d117      	bne.n	800f29e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800f26e:	6839      	ldr	r1, [r7, #0]
 800f270:	6878      	ldr	r0, [r7, #4]
 800f272:	f000 fbb0 	bl	800f9d6 <USBD_CtlError>
                  break;
 800f276:	e054      	b.n	800f322 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f278:	7bbb      	ldrb	r3, [r7, #14]
 800f27a:	f003 020f 	and.w	r2, r3, #15
 800f27e:	6879      	ldr	r1, [r7, #4]
 800f280:	4613      	mov	r3, r2
 800f282:	009b      	lsls	r3, r3, #2
 800f284:	4413      	add	r3, r2
 800f286:	009b      	lsls	r3, r3, #2
 800f288:	440b      	add	r3, r1
 800f28a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800f28e:	881b      	ldrh	r3, [r3, #0]
 800f290:	2b00      	cmp	r3, #0
 800f292:	d104      	bne.n	800f29e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800f294:	6839      	ldr	r1, [r7, #0]
 800f296:	6878      	ldr	r0, [r7, #4]
 800f298:	f000 fb9d 	bl	800f9d6 <USBD_CtlError>
                  break;
 800f29c:	e041      	b.n	800f322 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f29e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	da0b      	bge.n	800f2be <USBD_StdEPReq+0x2b2>
 800f2a6:	7bbb      	ldrb	r3, [r7, #14]
 800f2a8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f2ac:	4613      	mov	r3, r2
 800f2ae:	009b      	lsls	r3, r3, #2
 800f2b0:	4413      	add	r3, r2
 800f2b2:	009b      	lsls	r3, r3, #2
 800f2b4:	3310      	adds	r3, #16
 800f2b6:	687a      	ldr	r2, [r7, #4]
 800f2b8:	4413      	add	r3, r2
 800f2ba:	3304      	adds	r3, #4
 800f2bc:	e00b      	b.n	800f2d6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f2be:	7bbb      	ldrb	r3, [r7, #14]
 800f2c0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f2c4:	4613      	mov	r3, r2
 800f2c6:	009b      	lsls	r3, r3, #2
 800f2c8:	4413      	add	r3, r2
 800f2ca:	009b      	lsls	r3, r3, #2
 800f2cc:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f2d0:	687a      	ldr	r2, [r7, #4]
 800f2d2:	4413      	add	r3, r2
 800f2d4:	3304      	adds	r3, #4
 800f2d6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f2d8:	7bbb      	ldrb	r3, [r7, #14]
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d002      	beq.n	800f2e4 <USBD_StdEPReq+0x2d8>
 800f2de:	7bbb      	ldrb	r3, [r7, #14]
 800f2e0:	2b80      	cmp	r3, #128	; 0x80
 800f2e2:	d103      	bne.n	800f2ec <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800f2e4:	68bb      	ldr	r3, [r7, #8]
 800f2e6:	2200      	movs	r2, #0
 800f2e8:	601a      	str	r2, [r3, #0]
 800f2ea:	e00e      	b.n	800f30a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f2ec:	7bbb      	ldrb	r3, [r7, #14]
 800f2ee:	4619      	mov	r1, r3
 800f2f0:	6878      	ldr	r0, [r7, #4]
 800f2f2:	f001 f8a3 	bl	801043c <USBD_LL_IsStallEP>
 800f2f6:	4603      	mov	r3, r0
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d003      	beq.n	800f304 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800f2fc:	68bb      	ldr	r3, [r7, #8]
 800f2fe:	2201      	movs	r2, #1
 800f300:	601a      	str	r2, [r3, #0]
 800f302:	e002      	b.n	800f30a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800f304:	68bb      	ldr	r3, [r7, #8]
 800f306:	2200      	movs	r2, #0
 800f308:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f30a:	68bb      	ldr	r3, [r7, #8]
 800f30c:	2202      	movs	r2, #2
 800f30e:	4619      	mov	r1, r3
 800f310:	6878      	ldr	r0, [r7, #4]
 800f312:	f000 fbd1 	bl	800fab8 <USBD_CtlSendData>
              break;
 800f316:	e004      	b.n	800f322 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800f318:	6839      	ldr	r1, [r7, #0]
 800f31a:	6878      	ldr	r0, [r7, #4]
 800f31c:	f000 fb5b 	bl	800f9d6 <USBD_CtlError>
              break;
 800f320:	bf00      	nop
          }
          break;
 800f322:	e004      	b.n	800f32e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800f324:	6839      	ldr	r1, [r7, #0]
 800f326:	6878      	ldr	r0, [r7, #4]
 800f328:	f000 fb55 	bl	800f9d6 <USBD_CtlError>
          break;
 800f32c:	bf00      	nop
      }
      break;
 800f32e:	e005      	b.n	800f33c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800f330:	6839      	ldr	r1, [r7, #0]
 800f332:	6878      	ldr	r0, [r7, #4]
 800f334:	f000 fb4f 	bl	800f9d6 <USBD_CtlError>
      break;
 800f338:	e000      	b.n	800f33c <USBD_StdEPReq+0x330>
      break;
 800f33a:	bf00      	nop
  }

  return ret;
 800f33c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f33e:	4618      	mov	r0, r3
 800f340:	3710      	adds	r7, #16
 800f342:	46bd      	mov	sp, r7
 800f344:	bd80      	pop	{r7, pc}
	...

0800f348 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f348:	b580      	push	{r7, lr}
 800f34a:	b084      	sub	sp, #16
 800f34c:	af00      	add	r7, sp, #0
 800f34e:	6078      	str	r0, [r7, #4]
 800f350:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f352:	2300      	movs	r3, #0
 800f354:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f356:	2300      	movs	r3, #0
 800f358:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f35a:	2300      	movs	r3, #0
 800f35c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f35e:	683b      	ldr	r3, [r7, #0]
 800f360:	885b      	ldrh	r3, [r3, #2]
 800f362:	0a1b      	lsrs	r3, r3, #8
 800f364:	b29b      	uxth	r3, r3
 800f366:	3b01      	subs	r3, #1
 800f368:	2b06      	cmp	r3, #6
 800f36a:	f200 8128 	bhi.w	800f5be <USBD_GetDescriptor+0x276>
 800f36e:	a201      	add	r2, pc, #4	; (adr r2, 800f374 <USBD_GetDescriptor+0x2c>)
 800f370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f374:	0800f391 	.word	0x0800f391
 800f378:	0800f3a9 	.word	0x0800f3a9
 800f37c:	0800f3e9 	.word	0x0800f3e9
 800f380:	0800f5bf 	.word	0x0800f5bf
 800f384:	0800f5bf 	.word	0x0800f5bf
 800f388:	0800f55f 	.word	0x0800f55f
 800f38c:	0800f58b 	.word	0x0800f58b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f396:	681b      	ldr	r3, [r3, #0]
 800f398:	687a      	ldr	r2, [r7, #4]
 800f39a:	7c12      	ldrb	r2, [r2, #16]
 800f39c:	f107 0108 	add.w	r1, r7, #8
 800f3a0:	4610      	mov	r0, r2
 800f3a2:	4798      	blx	r3
 800f3a4:	60f8      	str	r0, [r7, #12]
      break;
 800f3a6:	e112      	b.n	800f5ce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	7c1b      	ldrb	r3, [r3, #16]
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d10d      	bne.n	800f3cc <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f3b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f3b8:	f107 0208 	add.w	r2, r7, #8
 800f3bc:	4610      	mov	r0, r2
 800f3be:	4798      	blx	r3
 800f3c0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	3301      	adds	r3, #1
 800f3c6:	2202      	movs	r2, #2
 800f3c8:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f3ca:	e100      	b.n	800f5ce <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f3d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f3d4:	f107 0208 	add.w	r2, r7, #8
 800f3d8:	4610      	mov	r0, r2
 800f3da:	4798      	blx	r3
 800f3dc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	3301      	adds	r3, #1
 800f3e2:	2202      	movs	r2, #2
 800f3e4:	701a      	strb	r2, [r3, #0]
      break;
 800f3e6:	e0f2      	b.n	800f5ce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f3e8:	683b      	ldr	r3, [r7, #0]
 800f3ea:	885b      	ldrh	r3, [r3, #2]
 800f3ec:	b2db      	uxtb	r3, r3
 800f3ee:	2b05      	cmp	r3, #5
 800f3f0:	f200 80ac 	bhi.w	800f54c <USBD_GetDescriptor+0x204>
 800f3f4:	a201      	add	r2, pc, #4	; (adr r2, 800f3fc <USBD_GetDescriptor+0xb4>)
 800f3f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3fa:	bf00      	nop
 800f3fc:	0800f415 	.word	0x0800f415
 800f400:	0800f449 	.word	0x0800f449
 800f404:	0800f47d 	.word	0x0800f47d
 800f408:	0800f4b1 	.word	0x0800f4b1
 800f40c:	0800f4e5 	.word	0x0800f4e5
 800f410:	0800f519 	.word	0x0800f519
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f41a:	685b      	ldr	r3, [r3, #4]
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d00b      	beq.n	800f438 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f426:	685b      	ldr	r3, [r3, #4]
 800f428:	687a      	ldr	r2, [r7, #4]
 800f42a:	7c12      	ldrb	r2, [r2, #16]
 800f42c:	f107 0108 	add.w	r1, r7, #8
 800f430:	4610      	mov	r0, r2
 800f432:	4798      	blx	r3
 800f434:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f436:	e091      	b.n	800f55c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f438:	6839      	ldr	r1, [r7, #0]
 800f43a:	6878      	ldr	r0, [r7, #4]
 800f43c:	f000 facb 	bl	800f9d6 <USBD_CtlError>
            err++;
 800f440:	7afb      	ldrb	r3, [r7, #11]
 800f442:	3301      	adds	r3, #1
 800f444:	72fb      	strb	r3, [r7, #11]
          break;
 800f446:	e089      	b.n	800f55c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f44e:	689b      	ldr	r3, [r3, #8]
 800f450:	2b00      	cmp	r3, #0
 800f452:	d00b      	beq.n	800f46c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f45a:	689b      	ldr	r3, [r3, #8]
 800f45c:	687a      	ldr	r2, [r7, #4]
 800f45e:	7c12      	ldrb	r2, [r2, #16]
 800f460:	f107 0108 	add.w	r1, r7, #8
 800f464:	4610      	mov	r0, r2
 800f466:	4798      	blx	r3
 800f468:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f46a:	e077      	b.n	800f55c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f46c:	6839      	ldr	r1, [r7, #0]
 800f46e:	6878      	ldr	r0, [r7, #4]
 800f470:	f000 fab1 	bl	800f9d6 <USBD_CtlError>
            err++;
 800f474:	7afb      	ldrb	r3, [r7, #11]
 800f476:	3301      	adds	r3, #1
 800f478:	72fb      	strb	r3, [r7, #11]
          break;
 800f47a:	e06f      	b.n	800f55c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f482:	68db      	ldr	r3, [r3, #12]
 800f484:	2b00      	cmp	r3, #0
 800f486:	d00b      	beq.n	800f4a0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f48e:	68db      	ldr	r3, [r3, #12]
 800f490:	687a      	ldr	r2, [r7, #4]
 800f492:	7c12      	ldrb	r2, [r2, #16]
 800f494:	f107 0108 	add.w	r1, r7, #8
 800f498:	4610      	mov	r0, r2
 800f49a:	4798      	blx	r3
 800f49c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f49e:	e05d      	b.n	800f55c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f4a0:	6839      	ldr	r1, [r7, #0]
 800f4a2:	6878      	ldr	r0, [r7, #4]
 800f4a4:	f000 fa97 	bl	800f9d6 <USBD_CtlError>
            err++;
 800f4a8:	7afb      	ldrb	r3, [r7, #11]
 800f4aa:	3301      	adds	r3, #1
 800f4ac:	72fb      	strb	r3, [r7, #11]
          break;
 800f4ae:	e055      	b.n	800f55c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f4b6:	691b      	ldr	r3, [r3, #16]
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d00b      	beq.n	800f4d4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f4c2:	691b      	ldr	r3, [r3, #16]
 800f4c4:	687a      	ldr	r2, [r7, #4]
 800f4c6:	7c12      	ldrb	r2, [r2, #16]
 800f4c8:	f107 0108 	add.w	r1, r7, #8
 800f4cc:	4610      	mov	r0, r2
 800f4ce:	4798      	blx	r3
 800f4d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f4d2:	e043      	b.n	800f55c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f4d4:	6839      	ldr	r1, [r7, #0]
 800f4d6:	6878      	ldr	r0, [r7, #4]
 800f4d8:	f000 fa7d 	bl	800f9d6 <USBD_CtlError>
            err++;
 800f4dc:	7afb      	ldrb	r3, [r7, #11]
 800f4de:	3301      	adds	r3, #1
 800f4e0:	72fb      	strb	r3, [r7, #11]
          break;
 800f4e2:	e03b      	b.n	800f55c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f4ea:	695b      	ldr	r3, [r3, #20]
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d00b      	beq.n	800f508 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f4f6:	695b      	ldr	r3, [r3, #20]
 800f4f8:	687a      	ldr	r2, [r7, #4]
 800f4fa:	7c12      	ldrb	r2, [r2, #16]
 800f4fc:	f107 0108 	add.w	r1, r7, #8
 800f500:	4610      	mov	r0, r2
 800f502:	4798      	blx	r3
 800f504:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f506:	e029      	b.n	800f55c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f508:	6839      	ldr	r1, [r7, #0]
 800f50a:	6878      	ldr	r0, [r7, #4]
 800f50c:	f000 fa63 	bl	800f9d6 <USBD_CtlError>
            err++;
 800f510:	7afb      	ldrb	r3, [r7, #11]
 800f512:	3301      	adds	r3, #1
 800f514:	72fb      	strb	r3, [r7, #11]
          break;
 800f516:	e021      	b.n	800f55c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f51e:	699b      	ldr	r3, [r3, #24]
 800f520:	2b00      	cmp	r3, #0
 800f522:	d00b      	beq.n	800f53c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f52a:	699b      	ldr	r3, [r3, #24]
 800f52c:	687a      	ldr	r2, [r7, #4]
 800f52e:	7c12      	ldrb	r2, [r2, #16]
 800f530:	f107 0108 	add.w	r1, r7, #8
 800f534:	4610      	mov	r0, r2
 800f536:	4798      	blx	r3
 800f538:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f53a:	e00f      	b.n	800f55c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f53c:	6839      	ldr	r1, [r7, #0]
 800f53e:	6878      	ldr	r0, [r7, #4]
 800f540:	f000 fa49 	bl	800f9d6 <USBD_CtlError>
            err++;
 800f544:	7afb      	ldrb	r3, [r7, #11]
 800f546:	3301      	adds	r3, #1
 800f548:	72fb      	strb	r3, [r7, #11]
          break;
 800f54a:	e007      	b.n	800f55c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f54c:	6839      	ldr	r1, [r7, #0]
 800f54e:	6878      	ldr	r0, [r7, #4]
 800f550:	f000 fa41 	bl	800f9d6 <USBD_CtlError>
          err++;
 800f554:	7afb      	ldrb	r3, [r7, #11]
 800f556:	3301      	adds	r3, #1
 800f558:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800f55a:	bf00      	nop
      }
      break;
 800f55c:	e037      	b.n	800f5ce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	7c1b      	ldrb	r3, [r3, #16]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d109      	bne.n	800f57a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f56c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f56e:	f107 0208 	add.w	r2, r7, #8
 800f572:	4610      	mov	r0, r2
 800f574:	4798      	blx	r3
 800f576:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f578:	e029      	b.n	800f5ce <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f57a:	6839      	ldr	r1, [r7, #0]
 800f57c:	6878      	ldr	r0, [r7, #4]
 800f57e:	f000 fa2a 	bl	800f9d6 <USBD_CtlError>
        err++;
 800f582:	7afb      	ldrb	r3, [r7, #11]
 800f584:	3301      	adds	r3, #1
 800f586:	72fb      	strb	r3, [r7, #11]
      break;
 800f588:	e021      	b.n	800f5ce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	7c1b      	ldrb	r3, [r3, #16]
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d10d      	bne.n	800f5ae <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f59a:	f107 0208 	add.w	r2, r7, #8
 800f59e:	4610      	mov	r0, r2
 800f5a0:	4798      	blx	r3
 800f5a2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	3301      	adds	r3, #1
 800f5a8:	2207      	movs	r2, #7
 800f5aa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f5ac:	e00f      	b.n	800f5ce <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f5ae:	6839      	ldr	r1, [r7, #0]
 800f5b0:	6878      	ldr	r0, [r7, #4]
 800f5b2:	f000 fa10 	bl	800f9d6 <USBD_CtlError>
        err++;
 800f5b6:	7afb      	ldrb	r3, [r7, #11]
 800f5b8:	3301      	adds	r3, #1
 800f5ba:	72fb      	strb	r3, [r7, #11]
      break;
 800f5bc:	e007      	b.n	800f5ce <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800f5be:	6839      	ldr	r1, [r7, #0]
 800f5c0:	6878      	ldr	r0, [r7, #4]
 800f5c2:	f000 fa08 	bl	800f9d6 <USBD_CtlError>
      err++;
 800f5c6:	7afb      	ldrb	r3, [r7, #11]
 800f5c8:	3301      	adds	r3, #1
 800f5ca:	72fb      	strb	r3, [r7, #11]
      break;
 800f5cc:	bf00      	nop
  }

  if (err != 0U)
 800f5ce:	7afb      	ldrb	r3, [r7, #11]
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d11e      	bne.n	800f612 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800f5d4:	683b      	ldr	r3, [r7, #0]
 800f5d6:	88db      	ldrh	r3, [r3, #6]
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d016      	beq.n	800f60a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800f5dc:	893b      	ldrh	r3, [r7, #8]
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	d00e      	beq.n	800f600 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800f5e2:	683b      	ldr	r3, [r7, #0]
 800f5e4:	88da      	ldrh	r2, [r3, #6]
 800f5e6:	893b      	ldrh	r3, [r7, #8]
 800f5e8:	4293      	cmp	r3, r2
 800f5ea:	bf28      	it	cs
 800f5ec:	4613      	movcs	r3, r2
 800f5ee:	b29b      	uxth	r3, r3
 800f5f0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f5f2:	893b      	ldrh	r3, [r7, #8]
 800f5f4:	461a      	mov	r2, r3
 800f5f6:	68f9      	ldr	r1, [r7, #12]
 800f5f8:	6878      	ldr	r0, [r7, #4]
 800f5fa:	f000 fa5d 	bl	800fab8 <USBD_CtlSendData>
 800f5fe:	e009      	b.n	800f614 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f600:	6839      	ldr	r1, [r7, #0]
 800f602:	6878      	ldr	r0, [r7, #4]
 800f604:	f000 f9e7 	bl	800f9d6 <USBD_CtlError>
 800f608:	e004      	b.n	800f614 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f60a:	6878      	ldr	r0, [r7, #4]
 800f60c:	f000 faae 	bl	800fb6c <USBD_CtlSendStatus>
 800f610:	e000      	b.n	800f614 <USBD_GetDescriptor+0x2cc>
    return;
 800f612:	bf00      	nop
  }
}
 800f614:	3710      	adds	r7, #16
 800f616:	46bd      	mov	sp, r7
 800f618:	bd80      	pop	{r7, pc}
 800f61a:	bf00      	nop

0800f61c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f61c:	b580      	push	{r7, lr}
 800f61e:	b084      	sub	sp, #16
 800f620:	af00      	add	r7, sp, #0
 800f622:	6078      	str	r0, [r7, #4]
 800f624:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f626:	683b      	ldr	r3, [r7, #0]
 800f628:	889b      	ldrh	r3, [r3, #4]
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d131      	bne.n	800f692 <USBD_SetAddress+0x76>
 800f62e:	683b      	ldr	r3, [r7, #0]
 800f630:	88db      	ldrh	r3, [r3, #6]
 800f632:	2b00      	cmp	r3, #0
 800f634:	d12d      	bne.n	800f692 <USBD_SetAddress+0x76>
 800f636:	683b      	ldr	r3, [r7, #0]
 800f638:	885b      	ldrh	r3, [r3, #2]
 800f63a:	2b7f      	cmp	r3, #127	; 0x7f
 800f63c:	d829      	bhi.n	800f692 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f63e:	683b      	ldr	r3, [r7, #0]
 800f640:	885b      	ldrh	r3, [r3, #2]
 800f642:	b2db      	uxtb	r3, r3
 800f644:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f648:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f650:	b2db      	uxtb	r3, r3
 800f652:	2b03      	cmp	r3, #3
 800f654:	d104      	bne.n	800f660 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f656:	6839      	ldr	r1, [r7, #0]
 800f658:	6878      	ldr	r0, [r7, #4]
 800f65a:	f000 f9bc 	bl	800f9d6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f65e:	e01d      	b.n	800f69c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	7bfa      	ldrb	r2, [r7, #15]
 800f664:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f668:	7bfb      	ldrb	r3, [r7, #15]
 800f66a:	4619      	mov	r1, r3
 800f66c:	6878      	ldr	r0, [r7, #4]
 800f66e:	f000 ff11 	bl	8010494 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f672:	6878      	ldr	r0, [r7, #4]
 800f674:	f000 fa7a 	bl	800fb6c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f678:	7bfb      	ldrb	r3, [r7, #15]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d004      	beq.n	800f688 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	2202      	movs	r2, #2
 800f682:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f686:	e009      	b.n	800f69c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	2201      	movs	r2, #1
 800f68c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f690:	e004      	b.n	800f69c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f692:	6839      	ldr	r1, [r7, #0]
 800f694:	6878      	ldr	r0, [r7, #4]
 800f696:	f000 f99e 	bl	800f9d6 <USBD_CtlError>
  }
}
 800f69a:	bf00      	nop
 800f69c:	bf00      	nop
 800f69e:	3710      	adds	r7, #16
 800f6a0:	46bd      	mov	sp, r7
 800f6a2:	bd80      	pop	{r7, pc}

0800f6a4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	b084      	sub	sp, #16
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	6078      	str	r0, [r7, #4]
 800f6ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f6ae:	2300      	movs	r3, #0
 800f6b0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f6b2:	683b      	ldr	r3, [r7, #0]
 800f6b4:	885b      	ldrh	r3, [r3, #2]
 800f6b6:	b2da      	uxtb	r2, r3
 800f6b8:	4b4e      	ldr	r3, [pc, #312]	; (800f7f4 <USBD_SetConfig+0x150>)
 800f6ba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f6bc:	4b4d      	ldr	r3, [pc, #308]	; (800f7f4 <USBD_SetConfig+0x150>)
 800f6be:	781b      	ldrb	r3, [r3, #0]
 800f6c0:	2b01      	cmp	r3, #1
 800f6c2:	d905      	bls.n	800f6d0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f6c4:	6839      	ldr	r1, [r7, #0]
 800f6c6:	6878      	ldr	r0, [r7, #4]
 800f6c8:	f000 f985 	bl	800f9d6 <USBD_CtlError>
    return USBD_FAIL;
 800f6cc:	2303      	movs	r3, #3
 800f6ce:	e08c      	b.n	800f7ea <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f6d6:	b2db      	uxtb	r3, r3
 800f6d8:	2b02      	cmp	r3, #2
 800f6da:	d002      	beq.n	800f6e2 <USBD_SetConfig+0x3e>
 800f6dc:	2b03      	cmp	r3, #3
 800f6de:	d029      	beq.n	800f734 <USBD_SetConfig+0x90>
 800f6e0:	e075      	b.n	800f7ce <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f6e2:	4b44      	ldr	r3, [pc, #272]	; (800f7f4 <USBD_SetConfig+0x150>)
 800f6e4:	781b      	ldrb	r3, [r3, #0]
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d020      	beq.n	800f72c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800f6ea:	4b42      	ldr	r3, [pc, #264]	; (800f7f4 <USBD_SetConfig+0x150>)
 800f6ec:	781b      	ldrb	r3, [r3, #0]
 800f6ee:	461a      	mov	r2, r3
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f6f4:	4b3f      	ldr	r3, [pc, #252]	; (800f7f4 <USBD_SetConfig+0x150>)
 800f6f6:	781b      	ldrb	r3, [r3, #0]
 800f6f8:	4619      	mov	r1, r3
 800f6fa:	6878      	ldr	r0, [r7, #4]
 800f6fc:	f7fe ffe7 	bl	800e6ce <USBD_SetClassConfig>
 800f700:	4603      	mov	r3, r0
 800f702:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f704:	7bfb      	ldrb	r3, [r7, #15]
 800f706:	2b00      	cmp	r3, #0
 800f708:	d008      	beq.n	800f71c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800f70a:	6839      	ldr	r1, [r7, #0]
 800f70c:	6878      	ldr	r0, [r7, #4]
 800f70e:	f000 f962 	bl	800f9d6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	2202      	movs	r2, #2
 800f716:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f71a:	e065      	b.n	800f7e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f71c:	6878      	ldr	r0, [r7, #4]
 800f71e:	f000 fa25 	bl	800fb6c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	2203      	movs	r2, #3
 800f726:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800f72a:	e05d      	b.n	800f7e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f72c:	6878      	ldr	r0, [r7, #4]
 800f72e:	f000 fa1d 	bl	800fb6c <USBD_CtlSendStatus>
      break;
 800f732:	e059      	b.n	800f7e8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f734:	4b2f      	ldr	r3, [pc, #188]	; (800f7f4 <USBD_SetConfig+0x150>)
 800f736:	781b      	ldrb	r3, [r3, #0]
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d112      	bne.n	800f762 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	2202      	movs	r2, #2
 800f740:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800f744:	4b2b      	ldr	r3, [pc, #172]	; (800f7f4 <USBD_SetConfig+0x150>)
 800f746:	781b      	ldrb	r3, [r3, #0]
 800f748:	461a      	mov	r2, r3
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f74e:	4b29      	ldr	r3, [pc, #164]	; (800f7f4 <USBD_SetConfig+0x150>)
 800f750:	781b      	ldrb	r3, [r3, #0]
 800f752:	4619      	mov	r1, r3
 800f754:	6878      	ldr	r0, [r7, #4]
 800f756:	f7fe ffd6 	bl	800e706 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f75a:	6878      	ldr	r0, [r7, #4]
 800f75c:	f000 fa06 	bl	800fb6c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f760:	e042      	b.n	800f7e8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800f762:	4b24      	ldr	r3, [pc, #144]	; (800f7f4 <USBD_SetConfig+0x150>)
 800f764:	781b      	ldrb	r3, [r3, #0]
 800f766:	461a      	mov	r2, r3
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	685b      	ldr	r3, [r3, #4]
 800f76c:	429a      	cmp	r2, r3
 800f76e:	d02a      	beq.n	800f7c6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	685b      	ldr	r3, [r3, #4]
 800f774:	b2db      	uxtb	r3, r3
 800f776:	4619      	mov	r1, r3
 800f778:	6878      	ldr	r0, [r7, #4]
 800f77a:	f7fe ffc4 	bl	800e706 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f77e:	4b1d      	ldr	r3, [pc, #116]	; (800f7f4 <USBD_SetConfig+0x150>)
 800f780:	781b      	ldrb	r3, [r3, #0]
 800f782:	461a      	mov	r2, r3
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f788:	4b1a      	ldr	r3, [pc, #104]	; (800f7f4 <USBD_SetConfig+0x150>)
 800f78a:	781b      	ldrb	r3, [r3, #0]
 800f78c:	4619      	mov	r1, r3
 800f78e:	6878      	ldr	r0, [r7, #4]
 800f790:	f7fe ff9d 	bl	800e6ce <USBD_SetClassConfig>
 800f794:	4603      	mov	r3, r0
 800f796:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f798:	7bfb      	ldrb	r3, [r7, #15]
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d00f      	beq.n	800f7be <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800f79e:	6839      	ldr	r1, [r7, #0]
 800f7a0:	6878      	ldr	r0, [r7, #4]
 800f7a2:	f000 f918 	bl	800f9d6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	685b      	ldr	r3, [r3, #4]
 800f7aa:	b2db      	uxtb	r3, r3
 800f7ac:	4619      	mov	r1, r3
 800f7ae:	6878      	ldr	r0, [r7, #4]
 800f7b0:	f7fe ffa9 	bl	800e706 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	2202      	movs	r2, #2
 800f7b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800f7bc:	e014      	b.n	800f7e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f7be:	6878      	ldr	r0, [r7, #4]
 800f7c0:	f000 f9d4 	bl	800fb6c <USBD_CtlSendStatus>
      break;
 800f7c4:	e010      	b.n	800f7e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f7c6:	6878      	ldr	r0, [r7, #4]
 800f7c8:	f000 f9d0 	bl	800fb6c <USBD_CtlSendStatus>
      break;
 800f7cc:	e00c      	b.n	800f7e8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800f7ce:	6839      	ldr	r1, [r7, #0]
 800f7d0:	6878      	ldr	r0, [r7, #4]
 800f7d2:	f000 f900 	bl	800f9d6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f7d6:	4b07      	ldr	r3, [pc, #28]	; (800f7f4 <USBD_SetConfig+0x150>)
 800f7d8:	781b      	ldrb	r3, [r3, #0]
 800f7da:	4619      	mov	r1, r3
 800f7dc:	6878      	ldr	r0, [r7, #4]
 800f7de:	f7fe ff92 	bl	800e706 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f7e2:	2303      	movs	r3, #3
 800f7e4:	73fb      	strb	r3, [r7, #15]
      break;
 800f7e6:	bf00      	nop
  }

  return ret;
 800f7e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7ea:	4618      	mov	r0, r3
 800f7ec:	3710      	adds	r7, #16
 800f7ee:	46bd      	mov	sp, r7
 800f7f0:	bd80      	pop	{r7, pc}
 800f7f2:	bf00      	nop
 800f7f4:	24000194 	.word	0x24000194

0800f7f8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f7f8:	b580      	push	{r7, lr}
 800f7fa:	b082      	sub	sp, #8
 800f7fc:	af00      	add	r7, sp, #0
 800f7fe:	6078      	str	r0, [r7, #4]
 800f800:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f802:	683b      	ldr	r3, [r7, #0]
 800f804:	88db      	ldrh	r3, [r3, #6]
 800f806:	2b01      	cmp	r3, #1
 800f808:	d004      	beq.n	800f814 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f80a:	6839      	ldr	r1, [r7, #0]
 800f80c:	6878      	ldr	r0, [r7, #4]
 800f80e:	f000 f8e2 	bl	800f9d6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f812:	e023      	b.n	800f85c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f81a:	b2db      	uxtb	r3, r3
 800f81c:	2b02      	cmp	r3, #2
 800f81e:	dc02      	bgt.n	800f826 <USBD_GetConfig+0x2e>
 800f820:	2b00      	cmp	r3, #0
 800f822:	dc03      	bgt.n	800f82c <USBD_GetConfig+0x34>
 800f824:	e015      	b.n	800f852 <USBD_GetConfig+0x5a>
 800f826:	2b03      	cmp	r3, #3
 800f828:	d00b      	beq.n	800f842 <USBD_GetConfig+0x4a>
 800f82a:	e012      	b.n	800f852 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	2200      	movs	r2, #0
 800f830:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	3308      	adds	r3, #8
 800f836:	2201      	movs	r2, #1
 800f838:	4619      	mov	r1, r3
 800f83a:	6878      	ldr	r0, [r7, #4]
 800f83c:	f000 f93c 	bl	800fab8 <USBD_CtlSendData>
        break;
 800f840:	e00c      	b.n	800f85c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	3304      	adds	r3, #4
 800f846:	2201      	movs	r2, #1
 800f848:	4619      	mov	r1, r3
 800f84a:	6878      	ldr	r0, [r7, #4]
 800f84c:	f000 f934 	bl	800fab8 <USBD_CtlSendData>
        break;
 800f850:	e004      	b.n	800f85c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f852:	6839      	ldr	r1, [r7, #0]
 800f854:	6878      	ldr	r0, [r7, #4]
 800f856:	f000 f8be 	bl	800f9d6 <USBD_CtlError>
        break;
 800f85a:	bf00      	nop
}
 800f85c:	bf00      	nop
 800f85e:	3708      	adds	r7, #8
 800f860:	46bd      	mov	sp, r7
 800f862:	bd80      	pop	{r7, pc}

0800f864 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f864:	b580      	push	{r7, lr}
 800f866:	b082      	sub	sp, #8
 800f868:	af00      	add	r7, sp, #0
 800f86a:	6078      	str	r0, [r7, #4]
 800f86c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f874:	b2db      	uxtb	r3, r3
 800f876:	3b01      	subs	r3, #1
 800f878:	2b02      	cmp	r3, #2
 800f87a:	d81e      	bhi.n	800f8ba <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f87c:	683b      	ldr	r3, [r7, #0]
 800f87e:	88db      	ldrh	r3, [r3, #6]
 800f880:	2b02      	cmp	r3, #2
 800f882:	d004      	beq.n	800f88e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f884:	6839      	ldr	r1, [r7, #0]
 800f886:	6878      	ldr	r0, [r7, #4]
 800f888:	f000 f8a5 	bl	800f9d6 <USBD_CtlError>
        break;
 800f88c:	e01a      	b.n	800f8c4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	2201      	movs	r2, #1
 800f892:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d005      	beq.n	800f8aa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	68db      	ldr	r3, [r3, #12]
 800f8a2:	f043 0202 	orr.w	r2, r3, #2
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	330c      	adds	r3, #12
 800f8ae:	2202      	movs	r2, #2
 800f8b0:	4619      	mov	r1, r3
 800f8b2:	6878      	ldr	r0, [r7, #4]
 800f8b4:	f000 f900 	bl	800fab8 <USBD_CtlSendData>
      break;
 800f8b8:	e004      	b.n	800f8c4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800f8ba:	6839      	ldr	r1, [r7, #0]
 800f8bc:	6878      	ldr	r0, [r7, #4]
 800f8be:	f000 f88a 	bl	800f9d6 <USBD_CtlError>
      break;
 800f8c2:	bf00      	nop
  }
}
 800f8c4:	bf00      	nop
 800f8c6:	3708      	adds	r7, #8
 800f8c8:	46bd      	mov	sp, r7
 800f8ca:	bd80      	pop	{r7, pc}

0800f8cc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b082      	sub	sp, #8
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	6078      	str	r0, [r7, #4]
 800f8d4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f8d6:	683b      	ldr	r3, [r7, #0]
 800f8d8:	885b      	ldrh	r3, [r3, #2]
 800f8da:	2b01      	cmp	r3, #1
 800f8dc:	d107      	bne.n	800f8ee <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	2201      	movs	r2, #1
 800f8e2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800f8e6:	6878      	ldr	r0, [r7, #4]
 800f8e8:	f000 f940 	bl	800fb6c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800f8ec:	e013      	b.n	800f916 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800f8ee:	683b      	ldr	r3, [r7, #0]
 800f8f0:	885b      	ldrh	r3, [r3, #2]
 800f8f2:	2b02      	cmp	r3, #2
 800f8f4:	d10b      	bne.n	800f90e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800f8f6:	683b      	ldr	r3, [r7, #0]
 800f8f8:	889b      	ldrh	r3, [r3, #4]
 800f8fa:	0a1b      	lsrs	r3, r3, #8
 800f8fc:	b29b      	uxth	r3, r3
 800f8fe:	b2da      	uxtb	r2, r3
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800f906:	6878      	ldr	r0, [r7, #4]
 800f908:	f000 f930 	bl	800fb6c <USBD_CtlSendStatus>
}
 800f90c:	e003      	b.n	800f916 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800f90e:	6839      	ldr	r1, [r7, #0]
 800f910:	6878      	ldr	r0, [r7, #4]
 800f912:	f000 f860 	bl	800f9d6 <USBD_CtlError>
}
 800f916:	bf00      	nop
 800f918:	3708      	adds	r7, #8
 800f91a:	46bd      	mov	sp, r7
 800f91c:	bd80      	pop	{r7, pc}

0800f91e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f91e:	b580      	push	{r7, lr}
 800f920:	b082      	sub	sp, #8
 800f922:	af00      	add	r7, sp, #0
 800f924:	6078      	str	r0, [r7, #4]
 800f926:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f92e:	b2db      	uxtb	r3, r3
 800f930:	3b01      	subs	r3, #1
 800f932:	2b02      	cmp	r3, #2
 800f934:	d80b      	bhi.n	800f94e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f936:	683b      	ldr	r3, [r7, #0]
 800f938:	885b      	ldrh	r3, [r3, #2]
 800f93a:	2b01      	cmp	r3, #1
 800f93c:	d10c      	bne.n	800f958 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	2200      	movs	r2, #0
 800f942:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800f946:	6878      	ldr	r0, [r7, #4]
 800f948:	f000 f910 	bl	800fb6c <USBD_CtlSendStatus>
      }
      break;
 800f94c:	e004      	b.n	800f958 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800f94e:	6839      	ldr	r1, [r7, #0]
 800f950:	6878      	ldr	r0, [r7, #4]
 800f952:	f000 f840 	bl	800f9d6 <USBD_CtlError>
      break;
 800f956:	e000      	b.n	800f95a <USBD_ClrFeature+0x3c>
      break;
 800f958:	bf00      	nop
  }
}
 800f95a:	bf00      	nop
 800f95c:	3708      	adds	r7, #8
 800f95e:	46bd      	mov	sp, r7
 800f960:	bd80      	pop	{r7, pc}

0800f962 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f962:	b580      	push	{r7, lr}
 800f964:	b084      	sub	sp, #16
 800f966:	af00      	add	r7, sp, #0
 800f968:	6078      	str	r0, [r7, #4]
 800f96a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f96c:	683b      	ldr	r3, [r7, #0]
 800f96e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	781a      	ldrb	r2, [r3, #0]
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	3301      	adds	r3, #1
 800f97c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	781a      	ldrb	r2, [r3, #0]
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	3301      	adds	r3, #1
 800f98a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f98c:	68f8      	ldr	r0, [r7, #12]
 800f98e:	f7ff fa41 	bl	800ee14 <SWAPBYTE>
 800f992:	4603      	mov	r3, r0
 800f994:	461a      	mov	r2, r3
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	3301      	adds	r3, #1
 800f99e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f9a0:	68fb      	ldr	r3, [r7, #12]
 800f9a2:	3301      	adds	r3, #1
 800f9a4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f9a6:	68f8      	ldr	r0, [r7, #12]
 800f9a8:	f7ff fa34 	bl	800ee14 <SWAPBYTE>
 800f9ac:	4603      	mov	r3, r0
 800f9ae:	461a      	mov	r2, r3
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	3301      	adds	r3, #1
 800f9b8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	3301      	adds	r3, #1
 800f9be:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f9c0:	68f8      	ldr	r0, [r7, #12]
 800f9c2:	f7ff fa27 	bl	800ee14 <SWAPBYTE>
 800f9c6:	4603      	mov	r3, r0
 800f9c8:	461a      	mov	r2, r3
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	80da      	strh	r2, [r3, #6]
}
 800f9ce:	bf00      	nop
 800f9d0:	3710      	adds	r7, #16
 800f9d2:	46bd      	mov	sp, r7
 800f9d4:	bd80      	pop	{r7, pc}

0800f9d6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f9d6:	b580      	push	{r7, lr}
 800f9d8:	b082      	sub	sp, #8
 800f9da:	af00      	add	r7, sp, #0
 800f9dc:	6078      	str	r0, [r7, #4]
 800f9de:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f9e0:	2180      	movs	r1, #128	; 0x80
 800f9e2:	6878      	ldr	r0, [r7, #4]
 800f9e4:	f000 fcec 	bl	80103c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f9e8:	2100      	movs	r1, #0
 800f9ea:	6878      	ldr	r0, [r7, #4]
 800f9ec:	f000 fce8 	bl	80103c0 <USBD_LL_StallEP>
}
 800f9f0:	bf00      	nop
 800f9f2:	3708      	adds	r7, #8
 800f9f4:	46bd      	mov	sp, r7
 800f9f6:	bd80      	pop	{r7, pc}

0800f9f8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f9f8:	b580      	push	{r7, lr}
 800f9fa:	b086      	sub	sp, #24
 800f9fc:	af00      	add	r7, sp, #0
 800f9fe:	60f8      	str	r0, [r7, #12]
 800fa00:	60b9      	str	r1, [r7, #8]
 800fa02:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fa04:	2300      	movs	r3, #0
 800fa06:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800fa08:	68fb      	ldr	r3, [r7, #12]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d036      	beq.n	800fa7c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800fa12:	6938      	ldr	r0, [r7, #16]
 800fa14:	f000 f836 	bl	800fa84 <USBD_GetLen>
 800fa18:	4603      	mov	r3, r0
 800fa1a:	3301      	adds	r3, #1
 800fa1c:	b29b      	uxth	r3, r3
 800fa1e:	005b      	lsls	r3, r3, #1
 800fa20:	b29a      	uxth	r2, r3
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800fa26:	7dfb      	ldrb	r3, [r7, #23]
 800fa28:	68ba      	ldr	r2, [r7, #8]
 800fa2a:	4413      	add	r3, r2
 800fa2c:	687a      	ldr	r2, [r7, #4]
 800fa2e:	7812      	ldrb	r2, [r2, #0]
 800fa30:	701a      	strb	r2, [r3, #0]
  idx++;
 800fa32:	7dfb      	ldrb	r3, [r7, #23]
 800fa34:	3301      	adds	r3, #1
 800fa36:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800fa38:	7dfb      	ldrb	r3, [r7, #23]
 800fa3a:	68ba      	ldr	r2, [r7, #8]
 800fa3c:	4413      	add	r3, r2
 800fa3e:	2203      	movs	r2, #3
 800fa40:	701a      	strb	r2, [r3, #0]
  idx++;
 800fa42:	7dfb      	ldrb	r3, [r7, #23]
 800fa44:	3301      	adds	r3, #1
 800fa46:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800fa48:	e013      	b.n	800fa72 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800fa4a:	7dfb      	ldrb	r3, [r7, #23]
 800fa4c:	68ba      	ldr	r2, [r7, #8]
 800fa4e:	4413      	add	r3, r2
 800fa50:	693a      	ldr	r2, [r7, #16]
 800fa52:	7812      	ldrb	r2, [r2, #0]
 800fa54:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800fa56:	693b      	ldr	r3, [r7, #16]
 800fa58:	3301      	adds	r3, #1
 800fa5a:	613b      	str	r3, [r7, #16]
    idx++;
 800fa5c:	7dfb      	ldrb	r3, [r7, #23]
 800fa5e:	3301      	adds	r3, #1
 800fa60:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800fa62:	7dfb      	ldrb	r3, [r7, #23]
 800fa64:	68ba      	ldr	r2, [r7, #8]
 800fa66:	4413      	add	r3, r2
 800fa68:	2200      	movs	r2, #0
 800fa6a:	701a      	strb	r2, [r3, #0]
    idx++;
 800fa6c:	7dfb      	ldrb	r3, [r7, #23]
 800fa6e:	3301      	adds	r3, #1
 800fa70:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800fa72:	693b      	ldr	r3, [r7, #16]
 800fa74:	781b      	ldrb	r3, [r3, #0]
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d1e7      	bne.n	800fa4a <USBD_GetString+0x52>
 800fa7a:	e000      	b.n	800fa7e <USBD_GetString+0x86>
    return;
 800fa7c:	bf00      	nop
  }
}
 800fa7e:	3718      	adds	r7, #24
 800fa80:	46bd      	mov	sp, r7
 800fa82:	bd80      	pop	{r7, pc}

0800fa84 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fa84:	b480      	push	{r7}
 800fa86:	b085      	sub	sp, #20
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800fa94:	e005      	b.n	800faa2 <USBD_GetLen+0x1e>
  {
    len++;
 800fa96:	7bfb      	ldrb	r3, [r7, #15]
 800fa98:	3301      	adds	r3, #1
 800fa9a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800fa9c:	68bb      	ldr	r3, [r7, #8]
 800fa9e:	3301      	adds	r3, #1
 800faa0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800faa2:	68bb      	ldr	r3, [r7, #8]
 800faa4:	781b      	ldrb	r3, [r3, #0]
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d1f5      	bne.n	800fa96 <USBD_GetLen+0x12>
  }

  return len;
 800faaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800faac:	4618      	mov	r0, r3
 800faae:	3714      	adds	r7, #20
 800fab0:	46bd      	mov	sp, r7
 800fab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fab6:	4770      	bx	lr

0800fab8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800fab8:	b580      	push	{r7, lr}
 800faba:	b084      	sub	sp, #16
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	60f8      	str	r0, [r7, #12]
 800fac0:	60b9      	str	r1, [r7, #8]
 800fac2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	2202      	movs	r2, #2
 800fac8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	687a      	ldr	r2, [r7, #4]
 800fad0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	687a      	ldr	r2, [r7, #4]
 800fad6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	68ba      	ldr	r2, [r7, #8]
 800fadc:	2100      	movs	r1, #0
 800fade:	68f8      	ldr	r0, [r7, #12]
 800fae0:	f000 fcf7 	bl	80104d2 <USBD_LL_Transmit>

  return USBD_OK;
 800fae4:	2300      	movs	r3, #0
}
 800fae6:	4618      	mov	r0, r3
 800fae8:	3710      	adds	r7, #16
 800faea:	46bd      	mov	sp, r7
 800faec:	bd80      	pop	{r7, pc}

0800faee <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800faee:	b580      	push	{r7, lr}
 800faf0:	b084      	sub	sp, #16
 800faf2:	af00      	add	r7, sp, #0
 800faf4:	60f8      	str	r0, [r7, #12]
 800faf6:	60b9      	str	r1, [r7, #8]
 800faf8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	68ba      	ldr	r2, [r7, #8]
 800fafe:	2100      	movs	r1, #0
 800fb00:	68f8      	ldr	r0, [r7, #12]
 800fb02:	f000 fce6 	bl	80104d2 <USBD_LL_Transmit>

  return USBD_OK;
 800fb06:	2300      	movs	r3, #0
}
 800fb08:	4618      	mov	r0, r3
 800fb0a:	3710      	adds	r7, #16
 800fb0c:	46bd      	mov	sp, r7
 800fb0e:	bd80      	pop	{r7, pc}

0800fb10 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800fb10:	b580      	push	{r7, lr}
 800fb12:	b084      	sub	sp, #16
 800fb14:	af00      	add	r7, sp, #0
 800fb16:	60f8      	str	r0, [r7, #12]
 800fb18:	60b9      	str	r1, [r7, #8]
 800fb1a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	2203      	movs	r2, #3
 800fb20:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	687a      	ldr	r2, [r7, #4]
 800fb28:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	687a      	ldr	r2, [r7, #4]
 800fb30:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	68ba      	ldr	r2, [r7, #8]
 800fb38:	2100      	movs	r1, #0
 800fb3a:	68f8      	ldr	r0, [r7, #12]
 800fb3c:	f000 fcea 	bl	8010514 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fb40:	2300      	movs	r3, #0
}
 800fb42:	4618      	mov	r0, r3
 800fb44:	3710      	adds	r7, #16
 800fb46:	46bd      	mov	sp, r7
 800fb48:	bd80      	pop	{r7, pc}

0800fb4a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800fb4a:	b580      	push	{r7, lr}
 800fb4c:	b084      	sub	sp, #16
 800fb4e:	af00      	add	r7, sp, #0
 800fb50:	60f8      	str	r0, [r7, #12]
 800fb52:	60b9      	str	r1, [r7, #8]
 800fb54:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	68ba      	ldr	r2, [r7, #8]
 800fb5a:	2100      	movs	r1, #0
 800fb5c:	68f8      	ldr	r0, [r7, #12]
 800fb5e:	f000 fcd9 	bl	8010514 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fb62:	2300      	movs	r3, #0
}
 800fb64:	4618      	mov	r0, r3
 800fb66:	3710      	adds	r7, #16
 800fb68:	46bd      	mov	sp, r7
 800fb6a:	bd80      	pop	{r7, pc}

0800fb6c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fb6c:	b580      	push	{r7, lr}
 800fb6e:	b082      	sub	sp, #8
 800fb70:	af00      	add	r7, sp, #0
 800fb72:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	2204      	movs	r2, #4
 800fb78:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fb7c:	2300      	movs	r3, #0
 800fb7e:	2200      	movs	r2, #0
 800fb80:	2100      	movs	r1, #0
 800fb82:	6878      	ldr	r0, [r7, #4]
 800fb84:	f000 fca5 	bl	80104d2 <USBD_LL_Transmit>

  return USBD_OK;
 800fb88:	2300      	movs	r3, #0
}
 800fb8a:	4618      	mov	r0, r3
 800fb8c:	3708      	adds	r7, #8
 800fb8e:	46bd      	mov	sp, r7
 800fb90:	bd80      	pop	{r7, pc}

0800fb92 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800fb92:	b580      	push	{r7, lr}
 800fb94:	b082      	sub	sp, #8
 800fb96:	af00      	add	r7, sp, #0
 800fb98:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	2205      	movs	r2, #5
 800fb9e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fba2:	2300      	movs	r3, #0
 800fba4:	2200      	movs	r2, #0
 800fba6:	2100      	movs	r1, #0
 800fba8:	6878      	ldr	r0, [r7, #4]
 800fbaa:	f000 fcb3 	bl	8010514 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fbae:	2300      	movs	r3, #0
}
 800fbb0:	4618      	mov	r0, r3
 800fbb2:	3708      	adds	r7, #8
 800fbb4:	46bd      	mov	sp, r7
 800fbb6:	bd80      	pop	{r7, pc}

0800fbb8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800fbb8:	b580      	push	{r7, lr}
 800fbba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800fbbc:	2200      	movs	r2, #0
 800fbbe:	4913      	ldr	r1, [pc, #76]	; (800fc0c <MX_USB_DEVICE_Init+0x54>)
 800fbc0:	4813      	ldr	r0, [pc, #76]	; (800fc10 <MX_USB_DEVICE_Init+0x58>)
 800fbc2:	f7fe fd07 	bl	800e5d4 <USBD_Init>
 800fbc6:	4603      	mov	r3, r0
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d001      	beq.n	800fbd0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800fbcc:	f7f1 f9fa 	bl	8000fc4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800fbd0:	4910      	ldr	r1, [pc, #64]	; (800fc14 <MX_USB_DEVICE_Init+0x5c>)
 800fbd2:	480f      	ldr	r0, [pc, #60]	; (800fc10 <MX_USB_DEVICE_Init+0x58>)
 800fbd4:	f7fe fd2e 	bl	800e634 <USBD_RegisterClass>
 800fbd8:	4603      	mov	r3, r0
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d001      	beq.n	800fbe2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800fbde:	f7f1 f9f1 	bl	8000fc4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800fbe2:	490d      	ldr	r1, [pc, #52]	; (800fc18 <MX_USB_DEVICE_Init+0x60>)
 800fbe4:	480a      	ldr	r0, [pc, #40]	; (800fc10 <MX_USB_DEVICE_Init+0x58>)
 800fbe6:	f7fe fc65 	bl	800e4b4 <USBD_CDC_RegisterInterface>
 800fbea:	4603      	mov	r3, r0
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d001      	beq.n	800fbf4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800fbf0:	f7f1 f9e8 	bl	8000fc4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800fbf4:	4806      	ldr	r0, [pc, #24]	; (800fc10 <MX_USB_DEVICE_Init+0x58>)
 800fbf6:	f7fe fd53 	bl	800e6a0 <USBD_Start>
 800fbfa:	4603      	mov	r3, r0
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d001      	beq.n	800fc04 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800fc00:	f7f1 f9e0 	bl	8000fc4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800fc04:	f7f7 fbe8 	bl	80073d8 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800fc08:	bf00      	nop
 800fc0a:	bd80      	pop	{r7, pc}
 800fc0c:	240000b8 	.word	0x240000b8
 800fc10:	2400082c 	.word	0x2400082c
 800fc14:	24000024 	.word	0x24000024
 800fc18:	240000a4 	.word	0x240000a4

0800fc1c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800fc1c:	b580      	push	{r7, lr}
 800fc1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800fc20:	2200      	movs	r2, #0
 800fc22:	4905      	ldr	r1, [pc, #20]	; (800fc38 <CDC_Init_FS+0x1c>)
 800fc24:	4805      	ldr	r0, [pc, #20]	; (800fc3c <CDC_Init_FS+0x20>)
 800fc26:	f7fe fc5f 	bl	800e4e8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800fc2a:	4905      	ldr	r1, [pc, #20]	; (800fc40 <CDC_Init_FS+0x24>)
 800fc2c:	4803      	ldr	r0, [pc, #12]	; (800fc3c <CDC_Init_FS+0x20>)
 800fc2e:	f7fe fc7d 	bl	800e52c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800fc32:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800fc34:	4618      	mov	r0, r3
 800fc36:	bd80      	pop	{r7, pc}
 800fc38:	24001308 	.word	0x24001308
 800fc3c:	2400082c 	.word	0x2400082c
 800fc40:	24000b08 	.word	0x24000b08

0800fc44 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800fc44:	b480      	push	{r7}
 800fc46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800fc48:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800fc4a:	4618      	mov	r0, r3
 800fc4c:	46bd      	mov	sp, r7
 800fc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc52:	4770      	bx	lr

0800fc54 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800fc54:	b480      	push	{r7}
 800fc56:	b083      	sub	sp, #12
 800fc58:	af00      	add	r7, sp, #0
 800fc5a:	4603      	mov	r3, r0
 800fc5c:	6039      	str	r1, [r7, #0]
 800fc5e:	71fb      	strb	r3, [r7, #7]
 800fc60:	4613      	mov	r3, r2
 800fc62:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800fc64:	79fb      	ldrb	r3, [r7, #7]
 800fc66:	2b23      	cmp	r3, #35	; 0x23
 800fc68:	d84a      	bhi.n	800fd00 <CDC_Control_FS+0xac>
 800fc6a:	a201      	add	r2, pc, #4	; (adr r2, 800fc70 <CDC_Control_FS+0x1c>)
 800fc6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc70:	0800fd01 	.word	0x0800fd01
 800fc74:	0800fd01 	.word	0x0800fd01
 800fc78:	0800fd01 	.word	0x0800fd01
 800fc7c:	0800fd01 	.word	0x0800fd01
 800fc80:	0800fd01 	.word	0x0800fd01
 800fc84:	0800fd01 	.word	0x0800fd01
 800fc88:	0800fd01 	.word	0x0800fd01
 800fc8c:	0800fd01 	.word	0x0800fd01
 800fc90:	0800fd01 	.word	0x0800fd01
 800fc94:	0800fd01 	.word	0x0800fd01
 800fc98:	0800fd01 	.word	0x0800fd01
 800fc9c:	0800fd01 	.word	0x0800fd01
 800fca0:	0800fd01 	.word	0x0800fd01
 800fca4:	0800fd01 	.word	0x0800fd01
 800fca8:	0800fd01 	.word	0x0800fd01
 800fcac:	0800fd01 	.word	0x0800fd01
 800fcb0:	0800fd01 	.word	0x0800fd01
 800fcb4:	0800fd01 	.word	0x0800fd01
 800fcb8:	0800fd01 	.word	0x0800fd01
 800fcbc:	0800fd01 	.word	0x0800fd01
 800fcc0:	0800fd01 	.word	0x0800fd01
 800fcc4:	0800fd01 	.word	0x0800fd01
 800fcc8:	0800fd01 	.word	0x0800fd01
 800fccc:	0800fd01 	.word	0x0800fd01
 800fcd0:	0800fd01 	.word	0x0800fd01
 800fcd4:	0800fd01 	.word	0x0800fd01
 800fcd8:	0800fd01 	.word	0x0800fd01
 800fcdc:	0800fd01 	.word	0x0800fd01
 800fce0:	0800fd01 	.word	0x0800fd01
 800fce4:	0800fd01 	.word	0x0800fd01
 800fce8:	0800fd01 	.word	0x0800fd01
 800fcec:	0800fd01 	.word	0x0800fd01
 800fcf0:	0800fd01 	.word	0x0800fd01
 800fcf4:	0800fd01 	.word	0x0800fd01
 800fcf8:	0800fd01 	.word	0x0800fd01
 800fcfc:	0800fd01 	.word	0x0800fd01
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800fd00:	bf00      	nop
  }

  return (USBD_OK);
 800fd02:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800fd04:	4618      	mov	r0, r3
 800fd06:	370c      	adds	r7, #12
 800fd08:	46bd      	mov	sp, r7
 800fd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd0e:	4770      	bx	lr

0800fd10 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800fd10:	b580      	push	{r7, lr}
 800fd12:	b082      	sub	sp, #8
 800fd14:	af00      	add	r7, sp, #0
 800fd16:	6078      	str	r0, [r7, #4]
 800fd18:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800fd1a:	6879      	ldr	r1, [r7, #4]
 800fd1c:	4805      	ldr	r0, [pc, #20]	; (800fd34 <CDC_Receive_FS+0x24>)
 800fd1e:	f7fe fc05 	bl	800e52c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800fd22:	4804      	ldr	r0, [pc, #16]	; (800fd34 <CDC_Receive_FS+0x24>)
 800fd24:	f7fe fc20 	bl	800e568 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800fd28:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	3708      	adds	r7, #8
 800fd2e:	46bd      	mov	sp, r7
 800fd30:	bd80      	pop	{r7, pc}
 800fd32:	bf00      	nop
 800fd34:	2400082c 	.word	0x2400082c

0800fd38 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800fd38:	b480      	push	{r7}
 800fd3a:	b087      	sub	sp, #28
 800fd3c:	af00      	add	r7, sp, #0
 800fd3e:	60f8      	str	r0, [r7, #12]
 800fd40:	60b9      	str	r1, [r7, #8]
 800fd42:	4613      	mov	r3, r2
 800fd44:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800fd46:	2300      	movs	r3, #0
 800fd48:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800fd4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fd4e:	4618      	mov	r0, r3
 800fd50:	371c      	adds	r7, #28
 800fd52:	46bd      	mov	sp, r7
 800fd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd58:	4770      	bx	lr
	...

0800fd5c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fd5c:	b480      	push	{r7}
 800fd5e:	b083      	sub	sp, #12
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	4603      	mov	r3, r0
 800fd64:	6039      	str	r1, [r7, #0]
 800fd66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800fd68:	683b      	ldr	r3, [r7, #0]
 800fd6a:	2212      	movs	r2, #18
 800fd6c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800fd6e:	4b03      	ldr	r3, [pc, #12]	; (800fd7c <USBD_FS_DeviceDescriptor+0x20>)
}
 800fd70:	4618      	mov	r0, r3
 800fd72:	370c      	adds	r7, #12
 800fd74:	46bd      	mov	sp, r7
 800fd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd7a:	4770      	bx	lr
 800fd7c:	240000d4 	.word	0x240000d4

0800fd80 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fd80:	b480      	push	{r7}
 800fd82:	b083      	sub	sp, #12
 800fd84:	af00      	add	r7, sp, #0
 800fd86:	4603      	mov	r3, r0
 800fd88:	6039      	str	r1, [r7, #0]
 800fd8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800fd8c:	683b      	ldr	r3, [r7, #0]
 800fd8e:	2204      	movs	r2, #4
 800fd90:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800fd92:	4b03      	ldr	r3, [pc, #12]	; (800fda0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800fd94:	4618      	mov	r0, r3
 800fd96:	370c      	adds	r7, #12
 800fd98:	46bd      	mov	sp, r7
 800fd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd9e:	4770      	bx	lr
 800fda0:	240000e8 	.word	0x240000e8

0800fda4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fda4:	b580      	push	{r7, lr}
 800fda6:	b082      	sub	sp, #8
 800fda8:	af00      	add	r7, sp, #0
 800fdaa:	4603      	mov	r3, r0
 800fdac:	6039      	str	r1, [r7, #0]
 800fdae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800fdb0:	79fb      	ldrb	r3, [r7, #7]
 800fdb2:	2b00      	cmp	r3, #0
 800fdb4:	d105      	bne.n	800fdc2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800fdb6:	683a      	ldr	r2, [r7, #0]
 800fdb8:	4907      	ldr	r1, [pc, #28]	; (800fdd8 <USBD_FS_ProductStrDescriptor+0x34>)
 800fdba:	4808      	ldr	r0, [pc, #32]	; (800fddc <USBD_FS_ProductStrDescriptor+0x38>)
 800fdbc:	f7ff fe1c 	bl	800f9f8 <USBD_GetString>
 800fdc0:	e004      	b.n	800fdcc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800fdc2:	683a      	ldr	r2, [r7, #0]
 800fdc4:	4904      	ldr	r1, [pc, #16]	; (800fdd8 <USBD_FS_ProductStrDescriptor+0x34>)
 800fdc6:	4805      	ldr	r0, [pc, #20]	; (800fddc <USBD_FS_ProductStrDescriptor+0x38>)
 800fdc8:	f7ff fe16 	bl	800f9f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800fdcc:	4b02      	ldr	r3, [pc, #8]	; (800fdd8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800fdce:	4618      	mov	r0, r3
 800fdd0:	3708      	adds	r7, #8
 800fdd2:	46bd      	mov	sp, r7
 800fdd4:	bd80      	pop	{r7, pc}
 800fdd6:	bf00      	nop
 800fdd8:	24001b08 	.word	0x24001b08
 800fddc:	0801166c 	.word	0x0801166c

0800fde0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fde0:	b580      	push	{r7, lr}
 800fde2:	b082      	sub	sp, #8
 800fde4:	af00      	add	r7, sp, #0
 800fde6:	4603      	mov	r3, r0
 800fde8:	6039      	str	r1, [r7, #0]
 800fdea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800fdec:	683a      	ldr	r2, [r7, #0]
 800fdee:	4904      	ldr	r1, [pc, #16]	; (800fe00 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800fdf0:	4804      	ldr	r0, [pc, #16]	; (800fe04 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800fdf2:	f7ff fe01 	bl	800f9f8 <USBD_GetString>
  return USBD_StrDesc;
 800fdf6:	4b02      	ldr	r3, [pc, #8]	; (800fe00 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800fdf8:	4618      	mov	r0, r3
 800fdfa:	3708      	adds	r7, #8
 800fdfc:	46bd      	mov	sp, r7
 800fdfe:	bd80      	pop	{r7, pc}
 800fe00:	24001b08 	.word	0x24001b08
 800fe04:	08011684 	.word	0x08011684

0800fe08 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fe08:	b580      	push	{r7, lr}
 800fe0a:	b082      	sub	sp, #8
 800fe0c:	af00      	add	r7, sp, #0
 800fe0e:	4603      	mov	r3, r0
 800fe10:	6039      	str	r1, [r7, #0]
 800fe12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800fe14:	683b      	ldr	r3, [r7, #0]
 800fe16:	221a      	movs	r2, #26
 800fe18:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800fe1a:	f000 f843 	bl	800fea4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800fe1e:	4b02      	ldr	r3, [pc, #8]	; (800fe28 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800fe20:	4618      	mov	r0, r3
 800fe22:	3708      	adds	r7, #8
 800fe24:	46bd      	mov	sp, r7
 800fe26:	bd80      	pop	{r7, pc}
 800fe28:	240000ec 	.word	0x240000ec

0800fe2c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fe2c:	b580      	push	{r7, lr}
 800fe2e:	b082      	sub	sp, #8
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	4603      	mov	r3, r0
 800fe34:	6039      	str	r1, [r7, #0]
 800fe36:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800fe38:	79fb      	ldrb	r3, [r7, #7]
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d105      	bne.n	800fe4a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800fe3e:	683a      	ldr	r2, [r7, #0]
 800fe40:	4907      	ldr	r1, [pc, #28]	; (800fe60 <USBD_FS_ConfigStrDescriptor+0x34>)
 800fe42:	4808      	ldr	r0, [pc, #32]	; (800fe64 <USBD_FS_ConfigStrDescriptor+0x38>)
 800fe44:	f7ff fdd8 	bl	800f9f8 <USBD_GetString>
 800fe48:	e004      	b.n	800fe54 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800fe4a:	683a      	ldr	r2, [r7, #0]
 800fe4c:	4904      	ldr	r1, [pc, #16]	; (800fe60 <USBD_FS_ConfigStrDescriptor+0x34>)
 800fe4e:	4805      	ldr	r0, [pc, #20]	; (800fe64 <USBD_FS_ConfigStrDescriptor+0x38>)
 800fe50:	f7ff fdd2 	bl	800f9f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800fe54:	4b02      	ldr	r3, [pc, #8]	; (800fe60 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800fe56:	4618      	mov	r0, r3
 800fe58:	3708      	adds	r7, #8
 800fe5a:	46bd      	mov	sp, r7
 800fe5c:	bd80      	pop	{r7, pc}
 800fe5e:	bf00      	nop
 800fe60:	24001b08 	.word	0x24001b08
 800fe64:	08011698 	.word	0x08011698

0800fe68 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fe68:	b580      	push	{r7, lr}
 800fe6a:	b082      	sub	sp, #8
 800fe6c:	af00      	add	r7, sp, #0
 800fe6e:	4603      	mov	r3, r0
 800fe70:	6039      	str	r1, [r7, #0]
 800fe72:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800fe74:	79fb      	ldrb	r3, [r7, #7]
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d105      	bne.n	800fe86 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800fe7a:	683a      	ldr	r2, [r7, #0]
 800fe7c:	4907      	ldr	r1, [pc, #28]	; (800fe9c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800fe7e:	4808      	ldr	r0, [pc, #32]	; (800fea0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800fe80:	f7ff fdba 	bl	800f9f8 <USBD_GetString>
 800fe84:	e004      	b.n	800fe90 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800fe86:	683a      	ldr	r2, [r7, #0]
 800fe88:	4904      	ldr	r1, [pc, #16]	; (800fe9c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800fe8a:	4805      	ldr	r0, [pc, #20]	; (800fea0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800fe8c:	f7ff fdb4 	bl	800f9f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800fe90:	4b02      	ldr	r3, [pc, #8]	; (800fe9c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800fe92:	4618      	mov	r0, r3
 800fe94:	3708      	adds	r7, #8
 800fe96:	46bd      	mov	sp, r7
 800fe98:	bd80      	pop	{r7, pc}
 800fe9a:	bf00      	nop
 800fe9c:	24001b08 	.word	0x24001b08
 800fea0:	080116a4 	.word	0x080116a4

0800fea4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800fea4:	b580      	push	{r7, lr}
 800fea6:	b084      	sub	sp, #16
 800fea8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800feaa:	4b0f      	ldr	r3, [pc, #60]	; (800fee8 <Get_SerialNum+0x44>)
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800feb0:	4b0e      	ldr	r3, [pc, #56]	; (800feec <Get_SerialNum+0x48>)
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800feb6:	4b0e      	ldr	r3, [pc, #56]	; (800fef0 <Get_SerialNum+0x4c>)
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800febc:	68fa      	ldr	r2, [r7, #12]
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	4413      	add	r3, r2
 800fec2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800fec4:	68fb      	ldr	r3, [r7, #12]
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d009      	beq.n	800fede <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800feca:	2208      	movs	r2, #8
 800fecc:	4909      	ldr	r1, [pc, #36]	; (800fef4 <Get_SerialNum+0x50>)
 800fece:	68f8      	ldr	r0, [r7, #12]
 800fed0:	f000 f814 	bl	800fefc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800fed4:	2204      	movs	r2, #4
 800fed6:	4908      	ldr	r1, [pc, #32]	; (800fef8 <Get_SerialNum+0x54>)
 800fed8:	68b8      	ldr	r0, [r7, #8]
 800feda:	f000 f80f 	bl	800fefc <IntToUnicode>
  }
}
 800fede:	bf00      	nop
 800fee0:	3710      	adds	r7, #16
 800fee2:	46bd      	mov	sp, r7
 800fee4:	bd80      	pop	{r7, pc}
 800fee6:	bf00      	nop
 800fee8:	1ff1e800 	.word	0x1ff1e800
 800feec:	1ff1e804 	.word	0x1ff1e804
 800fef0:	1ff1e808 	.word	0x1ff1e808
 800fef4:	240000ee 	.word	0x240000ee
 800fef8:	240000fe 	.word	0x240000fe

0800fefc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800fefc:	b480      	push	{r7}
 800fefe:	b087      	sub	sp, #28
 800ff00:	af00      	add	r7, sp, #0
 800ff02:	60f8      	str	r0, [r7, #12]
 800ff04:	60b9      	str	r1, [r7, #8]
 800ff06:	4613      	mov	r3, r2
 800ff08:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ff0a:	2300      	movs	r3, #0
 800ff0c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ff0e:	2300      	movs	r3, #0
 800ff10:	75fb      	strb	r3, [r7, #23]
 800ff12:	e027      	b.n	800ff64 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ff14:	68fb      	ldr	r3, [r7, #12]
 800ff16:	0f1b      	lsrs	r3, r3, #28
 800ff18:	2b09      	cmp	r3, #9
 800ff1a:	d80b      	bhi.n	800ff34 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	0f1b      	lsrs	r3, r3, #28
 800ff20:	b2da      	uxtb	r2, r3
 800ff22:	7dfb      	ldrb	r3, [r7, #23]
 800ff24:	005b      	lsls	r3, r3, #1
 800ff26:	4619      	mov	r1, r3
 800ff28:	68bb      	ldr	r3, [r7, #8]
 800ff2a:	440b      	add	r3, r1
 800ff2c:	3230      	adds	r2, #48	; 0x30
 800ff2e:	b2d2      	uxtb	r2, r2
 800ff30:	701a      	strb	r2, [r3, #0]
 800ff32:	e00a      	b.n	800ff4a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	0f1b      	lsrs	r3, r3, #28
 800ff38:	b2da      	uxtb	r2, r3
 800ff3a:	7dfb      	ldrb	r3, [r7, #23]
 800ff3c:	005b      	lsls	r3, r3, #1
 800ff3e:	4619      	mov	r1, r3
 800ff40:	68bb      	ldr	r3, [r7, #8]
 800ff42:	440b      	add	r3, r1
 800ff44:	3237      	adds	r2, #55	; 0x37
 800ff46:	b2d2      	uxtb	r2, r2
 800ff48:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ff4a:	68fb      	ldr	r3, [r7, #12]
 800ff4c:	011b      	lsls	r3, r3, #4
 800ff4e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ff50:	7dfb      	ldrb	r3, [r7, #23]
 800ff52:	005b      	lsls	r3, r3, #1
 800ff54:	3301      	adds	r3, #1
 800ff56:	68ba      	ldr	r2, [r7, #8]
 800ff58:	4413      	add	r3, r2
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ff5e:	7dfb      	ldrb	r3, [r7, #23]
 800ff60:	3301      	adds	r3, #1
 800ff62:	75fb      	strb	r3, [r7, #23]
 800ff64:	7dfa      	ldrb	r2, [r7, #23]
 800ff66:	79fb      	ldrb	r3, [r7, #7]
 800ff68:	429a      	cmp	r2, r3
 800ff6a:	d3d3      	bcc.n	800ff14 <IntToUnicode+0x18>
  }
}
 800ff6c:	bf00      	nop
 800ff6e:	bf00      	nop
 800ff70:	371c      	adds	r7, #28
 800ff72:	46bd      	mov	sp, r7
 800ff74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff78:	4770      	bx	lr
	...

0800ff7c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	b0b8      	sub	sp, #224	; 0xe0
 800ff80:	af00      	add	r7, sp, #0
 800ff82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ff84:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800ff88:	2200      	movs	r2, #0
 800ff8a:	601a      	str	r2, [r3, #0]
 800ff8c:	605a      	str	r2, [r3, #4]
 800ff8e:	609a      	str	r2, [r3, #8]
 800ff90:	60da      	str	r2, [r3, #12]
 800ff92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800ff94:	f107 0310 	add.w	r3, r7, #16
 800ff98:	22bc      	movs	r2, #188	; 0xbc
 800ff9a:	2100      	movs	r1, #0
 800ff9c:	4618      	mov	r0, r3
 800ff9e:	f000 fb69 	bl	8010674 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	4a32      	ldr	r2, [pc, #200]	; (8010070 <HAL_PCD_MspInit+0xf4>)
 800ffa8:	4293      	cmp	r3, r2
 800ffaa:	d15d      	bne.n	8010068 <HAL_PCD_MspInit+0xec>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800ffac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800ffb0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 800ffb2:	2301      	movs	r3, #1
 800ffb4:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 15;
 800ffb6:	230f      	movs	r3, #15
 800ffb8:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 800ffba:	2302      	movs	r3, #2
 800ffbc:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 3;
 800ffbe:	2303      	movs	r3, #3
 800ffc0:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 15;
 800ffc2:	230f      	movs	r3, #15
 800ffc4:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 800ffc6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800ffca:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 800ffcc:	2300      	movs	r3, #0
 800ffce:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 800ffd0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800ffd4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ffd8:	f107 0310 	add.w	r3, r7, #16
 800ffdc:	4618      	mov	r0, r3
 800ffde:	f7f8 f997 	bl	8008310 <HAL_RCCEx_PeriphCLKConfig>
 800ffe2:	4603      	mov	r3, r0
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d001      	beq.n	800ffec <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 800ffe8:	f7f0 ffec 	bl	8000fc4 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800ffec:	f7f7 f9f4 	bl	80073d8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800fff0:	4b20      	ldr	r3, [pc, #128]	; (8010074 <HAL_PCD_MspInit+0xf8>)
 800fff2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fff6:	4a1f      	ldr	r2, [pc, #124]	; (8010074 <HAL_PCD_MspInit+0xf8>)
 800fff8:	f043 0301 	orr.w	r3, r3, #1
 800fffc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8010000:	4b1c      	ldr	r3, [pc, #112]	; (8010074 <HAL_PCD_MspInit+0xf8>)
 8010002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8010006:	f003 0301 	and.w	r3, r3, #1
 801000a:	60fb      	str	r3, [r7, #12]
 801000c:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801000e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8010012:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010016:	2302      	movs	r3, #2
 8010018:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801001c:	2300      	movs	r3, #0
 801001e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010022:	2300      	movs	r3, #0
 8010024:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8010028:	230a      	movs	r3, #10
 801002a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801002e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8010032:	4619      	mov	r1, r3
 8010034:	4810      	ldr	r0, [pc, #64]	; (8010078 <HAL_PCD_MspInit+0xfc>)
 8010036:	f7f5 fbcf 	bl	80057d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801003a:	4b0e      	ldr	r3, [pc, #56]	; (8010074 <HAL_PCD_MspInit+0xf8>)
 801003c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8010040:	4a0c      	ldr	r2, [pc, #48]	; (8010074 <HAL_PCD_MspInit+0xf8>)
 8010042:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8010046:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 801004a:	4b0a      	ldr	r3, [pc, #40]	; (8010074 <HAL_PCD_MspInit+0xf8>)
 801004c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8010050:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010054:	60bb      	str	r3, [r7, #8]
 8010056:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8010058:	2200      	movs	r2, #0
 801005a:	2100      	movs	r1, #0
 801005c:	2065      	movs	r0, #101	; 0x65
 801005e:	f7f3 fb5c 	bl	800371a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8010062:	2065      	movs	r0, #101	; 0x65
 8010064:	f7f3 fb73 	bl	800374e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8010068:	bf00      	nop
 801006a:	37e0      	adds	r7, #224	; 0xe0
 801006c:	46bd      	mov	sp, r7
 801006e:	bd80      	pop	{r7, pc}
 8010070:	40080000 	.word	0x40080000
 8010074:	58024400 	.word	0x58024400
 8010078:	58020000 	.word	0x58020000

0801007c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801007c:	b580      	push	{r7, lr}
 801007e:	b082      	sub	sp, #8
 8010080:	af00      	add	r7, sp, #0
 8010082:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8010090:	4619      	mov	r1, r3
 8010092:	4610      	mov	r0, r2
 8010094:	f7fe fb51 	bl	800e73a <USBD_LL_SetupStage>
}
 8010098:	bf00      	nop
 801009a:	3708      	adds	r7, #8
 801009c:	46bd      	mov	sp, r7
 801009e:	bd80      	pop	{r7, pc}

080100a0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80100a0:	b580      	push	{r7, lr}
 80100a2:	b082      	sub	sp, #8
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	6078      	str	r0, [r7, #4]
 80100a8:	460b      	mov	r3, r1
 80100aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80100b2:	78fa      	ldrb	r2, [r7, #3]
 80100b4:	6879      	ldr	r1, [r7, #4]
 80100b6:	4613      	mov	r3, r2
 80100b8:	00db      	lsls	r3, r3, #3
 80100ba:	4413      	add	r3, r2
 80100bc:	009b      	lsls	r3, r3, #2
 80100be:	440b      	add	r3, r1
 80100c0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80100c4:	681a      	ldr	r2, [r3, #0]
 80100c6:	78fb      	ldrb	r3, [r7, #3]
 80100c8:	4619      	mov	r1, r3
 80100ca:	f7fe fb8b 	bl	800e7e4 <USBD_LL_DataOutStage>
}
 80100ce:	bf00      	nop
 80100d0:	3708      	adds	r7, #8
 80100d2:	46bd      	mov	sp, r7
 80100d4:	bd80      	pop	{r7, pc}

080100d6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80100d6:	b580      	push	{r7, lr}
 80100d8:	b082      	sub	sp, #8
 80100da:	af00      	add	r7, sp, #0
 80100dc:	6078      	str	r0, [r7, #4]
 80100de:	460b      	mov	r3, r1
 80100e0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80100e8:	78fa      	ldrb	r2, [r7, #3]
 80100ea:	6879      	ldr	r1, [r7, #4]
 80100ec:	4613      	mov	r3, r2
 80100ee:	00db      	lsls	r3, r3, #3
 80100f0:	4413      	add	r3, r2
 80100f2:	009b      	lsls	r3, r3, #2
 80100f4:	440b      	add	r3, r1
 80100f6:	334c      	adds	r3, #76	; 0x4c
 80100f8:	681a      	ldr	r2, [r3, #0]
 80100fa:	78fb      	ldrb	r3, [r7, #3]
 80100fc:	4619      	mov	r1, r3
 80100fe:	f7fe fc24 	bl	800e94a <USBD_LL_DataInStage>
}
 8010102:	bf00      	nop
 8010104:	3708      	adds	r7, #8
 8010106:	46bd      	mov	sp, r7
 8010108:	bd80      	pop	{r7, pc}

0801010a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801010a:	b580      	push	{r7, lr}
 801010c:	b082      	sub	sp, #8
 801010e:	af00      	add	r7, sp, #0
 8010110:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010118:	4618      	mov	r0, r3
 801011a:	f7fe fd58 	bl	800ebce <USBD_LL_SOF>
}
 801011e:	bf00      	nop
 8010120:	3708      	adds	r7, #8
 8010122:	46bd      	mov	sp, r7
 8010124:	bd80      	pop	{r7, pc}

08010126 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010126:	b580      	push	{r7, lr}
 8010128:	b084      	sub	sp, #16
 801012a:	af00      	add	r7, sp, #0
 801012c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801012e:	2301      	movs	r3, #1
 8010130:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	68db      	ldr	r3, [r3, #12]
 8010136:	2b00      	cmp	r3, #0
 8010138:	d102      	bne.n	8010140 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801013a:	2300      	movs	r3, #0
 801013c:	73fb      	strb	r3, [r7, #15]
 801013e:	e008      	b.n	8010152 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	68db      	ldr	r3, [r3, #12]
 8010144:	2b02      	cmp	r3, #2
 8010146:	d102      	bne.n	801014e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8010148:	2301      	movs	r3, #1
 801014a:	73fb      	strb	r3, [r7, #15]
 801014c:	e001      	b.n	8010152 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801014e:	f7f0 ff39 	bl	8000fc4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010158:	7bfa      	ldrb	r2, [r7, #15]
 801015a:	4611      	mov	r1, r2
 801015c:	4618      	mov	r0, r3
 801015e:	f7fe fcf8 	bl	800eb52 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010168:	4618      	mov	r0, r3
 801016a:	f7fe fca0 	bl	800eaae <USBD_LL_Reset>
}
 801016e:	bf00      	nop
 8010170:	3710      	adds	r7, #16
 8010172:	46bd      	mov	sp, r7
 8010174:	bd80      	pop	{r7, pc}
	...

08010178 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010178:	b580      	push	{r7, lr}
 801017a:	b082      	sub	sp, #8
 801017c:	af00      	add	r7, sp, #0
 801017e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010186:	4618      	mov	r0, r3
 8010188:	f7fe fcf3 	bl	800eb72 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	681b      	ldr	r3, [r3, #0]
 8010190:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	687a      	ldr	r2, [r7, #4]
 8010198:	6812      	ldr	r2, [r2, #0]
 801019a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801019e:	f043 0301 	orr.w	r3, r3, #1
 80101a2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	6a1b      	ldr	r3, [r3, #32]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d005      	beq.n	80101b8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80101ac:	4b04      	ldr	r3, [pc, #16]	; (80101c0 <HAL_PCD_SuspendCallback+0x48>)
 80101ae:	691b      	ldr	r3, [r3, #16]
 80101b0:	4a03      	ldr	r2, [pc, #12]	; (80101c0 <HAL_PCD_SuspendCallback+0x48>)
 80101b2:	f043 0306 	orr.w	r3, r3, #6
 80101b6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80101b8:	bf00      	nop
 80101ba:	3708      	adds	r7, #8
 80101bc:	46bd      	mov	sp, r7
 80101be:	bd80      	pop	{r7, pc}
 80101c0:	e000ed00 	.word	0xe000ed00

080101c4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80101c4:	b580      	push	{r7, lr}
 80101c6:	b082      	sub	sp, #8
 80101c8:	af00      	add	r7, sp, #0
 80101ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80101d2:	4618      	mov	r0, r3
 80101d4:	f7fe fce3 	bl	800eb9e <USBD_LL_Resume>
}
 80101d8:	bf00      	nop
 80101da:	3708      	adds	r7, #8
 80101dc:	46bd      	mov	sp, r7
 80101de:	bd80      	pop	{r7, pc}

080101e0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80101e0:	b580      	push	{r7, lr}
 80101e2:	b082      	sub	sp, #8
 80101e4:	af00      	add	r7, sp, #0
 80101e6:	6078      	str	r0, [r7, #4]
 80101e8:	460b      	mov	r3, r1
 80101ea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80101f2:	78fa      	ldrb	r2, [r7, #3]
 80101f4:	4611      	mov	r1, r2
 80101f6:	4618      	mov	r0, r3
 80101f8:	f7fe fd3b 	bl	800ec72 <USBD_LL_IsoOUTIncomplete>
}
 80101fc:	bf00      	nop
 80101fe:	3708      	adds	r7, #8
 8010200:	46bd      	mov	sp, r7
 8010202:	bd80      	pop	{r7, pc}

08010204 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010204:	b580      	push	{r7, lr}
 8010206:	b082      	sub	sp, #8
 8010208:	af00      	add	r7, sp, #0
 801020a:	6078      	str	r0, [r7, #4]
 801020c:	460b      	mov	r3, r1
 801020e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010216:	78fa      	ldrb	r2, [r7, #3]
 8010218:	4611      	mov	r1, r2
 801021a:	4618      	mov	r0, r3
 801021c:	f7fe fcf7 	bl	800ec0e <USBD_LL_IsoINIncomplete>
}
 8010220:	bf00      	nop
 8010222:	3708      	adds	r7, #8
 8010224:	46bd      	mov	sp, r7
 8010226:	bd80      	pop	{r7, pc}

08010228 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010228:	b580      	push	{r7, lr}
 801022a:	b082      	sub	sp, #8
 801022c:	af00      	add	r7, sp, #0
 801022e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010236:	4618      	mov	r0, r3
 8010238:	f7fe fd4d 	bl	800ecd6 <USBD_LL_DevConnected>
}
 801023c:	bf00      	nop
 801023e:	3708      	adds	r7, #8
 8010240:	46bd      	mov	sp, r7
 8010242:	bd80      	pop	{r7, pc}

08010244 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010244:	b580      	push	{r7, lr}
 8010246:	b082      	sub	sp, #8
 8010248:	af00      	add	r7, sp, #0
 801024a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010252:	4618      	mov	r0, r3
 8010254:	f7fe fd4a 	bl	800ecec <USBD_LL_DevDisconnected>
}
 8010258:	bf00      	nop
 801025a:	3708      	adds	r7, #8
 801025c:	46bd      	mov	sp, r7
 801025e:	bd80      	pop	{r7, pc}

08010260 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010260:	b580      	push	{r7, lr}
 8010262:	b082      	sub	sp, #8
 8010264:	af00      	add	r7, sp, #0
 8010266:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	781b      	ldrb	r3, [r3, #0]
 801026c:	2b00      	cmp	r3, #0
 801026e:	d13e      	bne.n	80102ee <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8010270:	4a21      	ldr	r2, [pc, #132]	; (80102f8 <USBD_LL_Init+0x98>)
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	4a1f      	ldr	r2, [pc, #124]	; (80102f8 <USBD_LL_Init+0x98>)
 801027c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010280:	4b1d      	ldr	r3, [pc, #116]	; (80102f8 <USBD_LL_Init+0x98>)
 8010282:	4a1e      	ldr	r2, [pc, #120]	; (80102fc <USBD_LL_Init+0x9c>)
 8010284:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8010286:	4b1c      	ldr	r3, [pc, #112]	; (80102f8 <USBD_LL_Init+0x98>)
 8010288:	2209      	movs	r2, #9
 801028a:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801028c:	4b1a      	ldr	r3, [pc, #104]	; (80102f8 <USBD_LL_Init+0x98>)
 801028e:	2202      	movs	r2, #2
 8010290:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010292:	4b19      	ldr	r3, [pc, #100]	; (80102f8 <USBD_LL_Init+0x98>)
 8010294:	2200      	movs	r2, #0
 8010296:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010298:	4b17      	ldr	r3, [pc, #92]	; (80102f8 <USBD_LL_Init+0x98>)
 801029a:	2202      	movs	r2, #2
 801029c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801029e:	4b16      	ldr	r3, [pc, #88]	; (80102f8 <USBD_LL_Init+0x98>)
 80102a0:	2200      	movs	r2, #0
 80102a2:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80102a4:	4b14      	ldr	r3, [pc, #80]	; (80102f8 <USBD_LL_Init+0x98>)
 80102a6:	2200      	movs	r2, #0
 80102a8:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80102aa:	4b13      	ldr	r3, [pc, #76]	; (80102f8 <USBD_LL_Init+0x98>)
 80102ac:	2200      	movs	r2, #0
 80102ae:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80102b0:	4b11      	ldr	r3, [pc, #68]	; (80102f8 <USBD_LL_Init+0x98>)
 80102b2:	2200      	movs	r2, #0
 80102b4:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80102b6:	4b10      	ldr	r3, [pc, #64]	; (80102f8 <USBD_LL_Init+0x98>)
 80102b8:	2200      	movs	r2, #0
 80102ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80102bc:	4b0e      	ldr	r3, [pc, #56]	; (80102f8 <USBD_LL_Init+0x98>)
 80102be:	2200      	movs	r2, #0
 80102c0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80102c2:	480d      	ldr	r0, [pc, #52]	; (80102f8 <USBD_LL_Init+0x98>)
 80102c4:	f7f5 fd79 	bl	8005dba <HAL_PCD_Init>
 80102c8:	4603      	mov	r3, r0
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d001      	beq.n	80102d2 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 80102ce:	f7f0 fe79 	bl	8000fc4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80102d2:	2180      	movs	r1, #128	; 0x80
 80102d4:	4808      	ldr	r0, [pc, #32]	; (80102f8 <USBD_LL_Init+0x98>)
 80102d6:	f7f7 f804 	bl	80072e2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80102da:	2240      	movs	r2, #64	; 0x40
 80102dc:	2100      	movs	r1, #0
 80102de:	4806      	ldr	r0, [pc, #24]	; (80102f8 <USBD_LL_Init+0x98>)
 80102e0:	f7f6 ffb8 	bl	8007254 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80102e4:	2280      	movs	r2, #128	; 0x80
 80102e6:	2101      	movs	r1, #1
 80102e8:	4803      	ldr	r0, [pc, #12]	; (80102f8 <USBD_LL_Init+0x98>)
 80102ea:	f7f6 ffb3 	bl	8007254 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 80102ee:	2300      	movs	r3, #0
}
 80102f0:	4618      	mov	r0, r3
 80102f2:	3708      	adds	r7, #8
 80102f4:	46bd      	mov	sp, r7
 80102f6:	bd80      	pop	{r7, pc}
 80102f8:	24001d08 	.word	0x24001d08
 80102fc:	40080000 	.word	0x40080000

08010300 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010300:	b580      	push	{r7, lr}
 8010302:	b084      	sub	sp, #16
 8010304:	af00      	add	r7, sp, #0
 8010306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010308:	2300      	movs	r3, #0
 801030a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801030c:	2300      	movs	r3, #0
 801030e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010316:	4618      	mov	r0, r3
 8010318:	f7f5 fe73 	bl	8006002 <HAL_PCD_Start>
 801031c:	4603      	mov	r3, r0
 801031e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010320:	7bfb      	ldrb	r3, [r7, #15]
 8010322:	4618      	mov	r0, r3
 8010324:	f000 f942 	bl	80105ac <USBD_Get_USB_Status>
 8010328:	4603      	mov	r3, r0
 801032a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801032c:	7bbb      	ldrb	r3, [r7, #14]
}
 801032e:	4618      	mov	r0, r3
 8010330:	3710      	adds	r7, #16
 8010332:	46bd      	mov	sp, r7
 8010334:	bd80      	pop	{r7, pc}

08010336 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010336:	b580      	push	{r7, lr}
 8010338:	b084      	sub	sp, #16
 801033a:	af00      	add	r7, sp, #0
 801033c:	6078      	str	r0, [r7, #4]
 801033e:	4608      	mov	r0, r1
 8010340:	4611      	mov	r1, r2
 8010342:	461a      	mov	r2, r3
 8010344:	4603      	mov	r3, r0
 8010346:	70fb      	strb	r3, [r7, #3]
 8010348:	460b      	mov	r3, r1
 801034a:	70bb      	strb	r3, [r7, #2]
 801034c:	4613      	mov	r3, r2
 801034e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010350:	2300      	movs	r3, #0
 8010352:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010354:	2300      	movs	r3, #0
 8010356:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801035e:	78bb      	ldrb	r3, [r7, #2]
 8010360:	883a      	ldrh	r2, [r7, #0]
 8010362:	78f9      	ldrb	r1, [r7, #3]
 8010364:	f7f6 fb71 	bl	8006a4a <HAL_PCD_EP_Open>
 8010368:	4603      	mov	r3, r0
 801036a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801036c:	7bfb      	ldrb	r3, [r7, #15]
 801036e:	4618      	mov	r0, r3
 8010370:	f000 f91c 	bl	80105ac <USBD_Get_USB_Status>
 8010374:	4603      	mov	r3, r0
 8010376:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010378:	7bbb      	ldrb	r3, [r7, #14]
}
 801037a:	4618      	mov	r0, r3
 801037c:	3710      	adds	r7, #16
 801037e:	46bd      	mov	sp, r7
 8010380:	bd80      	pop	{r7, pc}

08010382 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010382:	b580      	push	{r7, lr}
 8010384:	b084      	sub	sp, #16
 8010386:	af00      	add	r7, sp, #0
 8010388:	6078      	str	r0, [r7, #4]
 801038a:	460b      	mov	r3, r1
 801038c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801038e:	2300      	movs	r3, #0
 8010390:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010392:	2300      	movs	r3, #0
 8010394:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801039c:	78fa      	ldrb	r2, [r7, #3]
 801039e:	4611      	mov	r1, r2
 80103a0:	4618      	mov	r0, r3
 80103a2:	f7f6 fbba 	bl	8006b1a <HAL_PCD_EP_Close>
 80103a6:	4603      	mov	r3, r0
 80103a8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80103aa:	7bfb      	ldrb	r3, [r7, #15]
 80103ac:	4618      	mov	r0, r3
 80103ae:	f000 f8fd 	bl	80105ac <USBD_Get_USB_Status>
 80103b2:	4603      	mov	r3, r0
 80103b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80103b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80103b8:	4618      	mov	r0, r3
 80103ba:	3710      	adds	r7, #16
 80103bc:	46bd      	mov	sp, r7
 80103be:	bd80      	pop	{r7, pc}

080103c0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80103c0:	b580      	push	{r7, lr}
 80103c2:	b084      	sub	sp, #16
 80103c4:	af00      	add	r7, sp, #0
 80103c6:	6078      	str	r0, [r7, #4]
 80103c8:	460b      	mov	r3, r1
 80103ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80103cc:	2300      	movs	r3, #0
 80103ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80103d0:	2300      	movs	r3, #0
 80103d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80103da:	78fa      	ldrb	r2, [r7, #3]
 80103dc:	4611      	mov	r1, r2
 80103de:	4618      	mov	r0, r3
 80103e0:	f7f6 fc92 	bl	8006d08 <HAL_PCD_EP_SetStall>
 80103e4:	4603      	mov	r3, r0
 80103e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80103e8:	7bfb      	ldrb	r3, [r7, #15]
 80103ea:	4618      	mov	r0, r3
 80103ec:	f000 f8de 	bl	80105ac <USBD_Get_USB_Status>
 80103f0:	4603      	mov	r3, r0
 80103f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80103f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80103f6:	4618      	mov	r0, r3
 80103f8:	3710      	adds	r7, #16
 80103fa:	46bd      	mov	sp, r7
 80103fc:	bd80      	pop	{r7, pc}

080103fe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80103fe:	b580      	push	{r7, lr}
 8010400:	b084      	sub	sp, #16
 8010402:	af00      	add	r7, sp, #0
 8010404:	6078      	str	r0, [r7, #4]
 8010406:	460b      	mov	r3, r1
 8010408:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801040a:	2300      	movs	r3, #0
 801040c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801040e:	2300      	movs	r3, #0
 8010410:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010418:	78fa      	ldrb	r2, [r7, #3]
 801041a:	4611      	mov	r1, r2
 801041c:	4618      	mov	r0, r3
 801041e:	f7f6 fcd7 	bl	8006dd0 <HAL_PCD_EP_ClrStall>
 8010422:	4603      	mov	r3, r0
 8010424:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010426:	7bfb      	ldrb	r3, [r7, #15]
 8010428:	4618      	mov	r0, r3
 801042a:	f000 f8bf 	bl	80105ac <USBD_Get_USB_Status>
 801042e:	4603      	mov	r3, r0
 8010430:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010432:	7bbb      	ldrb	r3, [r7, #14]
}
 8010434:	4618      	mov	r0, r3
 8010436:	3710      	adds	r7, #16
 8010438:	46bd      	mov	sp, r7
 801043a:	bd80      	pop	{r7, pc}

0801043c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801043c:	b480      	push	{r7}
 801043e:	b085      	sub	sp, #20
 8010440:	af00      	add	r7, sp, #0
 8010442:	6078      	str	r0, [r7, #4]
 8010444:	460b      	mov	r3, r1
 8010446:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801044e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010450:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010454:	2b00      	cmp	r3, #0
 8010456:	da0b      	bge.n	8010470 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010458:	78fb      	ldrb	r3, [r7, #3]
 801045a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801045e:	68f9      	ldr	r1, [r7, #12]
 8010460:	4613      	mov	r3, r2
 8010462:	00db      	lsls	r3, r3, #3
 8010464:	4413      	add	r3, r2
 8010466:	009b      	lsls	r3, r3, #2
 8010468:	440b      	add	r3, r1
 801046a:	333e      	adds	r3, #62	; 0x3e
 801046c:	781b      	ldrb	r3, [r3, #0]
 801046e:	e00b      	b.n	8010488 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010470:	78fb      	ldrb	r3, [r7, #3]
 8010472:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010476:	68f9      	ldr	r1, [r7, #12]
 8010478:	4613      	mov	r3, r2
 801047a:	00db      	lsls	r3, r3, #3
 801047c:	4413      	add	r3, r2
 801047e:	009b      	lsls	r3, r3, #2
 8010480:	440b      	add	r3, r1
 8010482:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8010486:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010488:	4618      	mov	r0, r3
 801048a:	3714      	adds	r7, #20
 801048c:	46bd      	mov	sp, r7
 801048e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010492:	4770      	bx	lr

08010494 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010494:	b580      	push	{r7, lr}
 8010496:	b084      	sub	sp, #16
 8010498:	af00      	add	r7, sp, #0
 801049a:	6078      	str	r0, [r7, #4]
 801049c:	460b      	mov	r3, r1
 801049e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80104a0:	2300      	movs	r3, #0
 80104a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80104a4:	2300      	movs	r3, #0
 80104a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80104ae:	78fa      	ldrb	r2, [r7, #3]
 80104b0:	4611      	mov	r1, r2
 80104b2:	4618      	mov	r0, r3
 80104b4:	f7f6 faa4 	bl	8006a00 <HAL_PCD_SetAddress>
 80104b8:	4603      	mov	r3, r0
 80104ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80104bc:	7bfb      	ldrb	r3, [r7, #15]
 80104be:	4618      	mov	r0, r3
 80104c0:	f000 f874 	bl	80105ac <USBD_Get_USB_Status>
 80104c4:	4603      	mov	r3, r0
 80104c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80104c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80104ca:	4618      	mov	r0, r3
 80104cc:	3710      	adds	r7, #16
 80104ce:	46bd      	mov	sp, r7
 80104d0:	bd80      	pop	{r7, pc}

080104d2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80104d2:	b580      	push	{r7, lr}
 80104d4:	b086      	sub	sp, #24
 80104d6:	af00      	add	r7, sp, #0
 80104d8:	60f8      	str	r0, [r7, #12]
 80104da:	607a      	str	r2, [r7, #4]
 80104dc:	603b      	str	r3, [r7, #0]
 80104de:	460b      	mov	r3, r1
 80104e0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80104e2:	2300      	movs	r3, #0
 80104e4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80104e6:	2300      	movs	r3, #0
 80104e8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80104f0:	7af9      	ldrb	r1, [r7, #11]
 80104f2:	683b      	ldr	r3, [r7, #0]
 80104f4:	687a      	ldr	r2, [r7, #4]
 80104f6:	f7f6 fbbd 	bl	8006c74 <HAL_PCD_EP_Transmit>
 80104fa:	4603      	mov	r3, r0
 80104fc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80104fe:	7dfb      	ldrb	r3, [r7, #23]
 8010500:	4618      	mov	r0, r3
 8010502:	f000 f853 	bl	80105ac <USBD_Get_USB_Status>
 8010506:	4603      	mov	r3, r0
 8010508:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801050a:	7dbb      	ldrb	r3, [r7, #22]
}
 801050c:	4618      	mov	r0, r3
 801050e:	3718      	adds	r7, #24
 8010510:	46bd      	mov	sp, r7
 8010512:	bd80      	pop	{r7, pc}

08010514 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010514:	b580      	push	{r7, lr}
 8010516:	b086      	sub	sp, #24
 8010518:	af00      	add	r7, sp, #0
 801051a:	60f8      	str	r0, [r7, #12]
 801051c:	607a      	str	r2, [r7, #4]
 801051e:	603b      	str	r3, [r7, #0]
 8010520:	460b      	mov	r3, r1
 8010522:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010524:	2300      	movs	r3, #0
 8010526:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010528:	2300      	movs	r3, #0
 801052a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8010532:	7af9      	ldrb	r1, [r7, #11]
 8010534:	683b      	ldr	r3, [r7, #0]
 8010536:	687a      	ldr	r2, [r7, #4]
 8010538:	f7f6 fb39 	bl	8006bae <HAL_PCD_EP_Receive>
 801053c:	4603      	mov	r3, r0
 801053e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010540:	7dfb      	ldrb	r3, [r7, #23]
 8010542:	4618      	mov	r0, r3
 8010544:	f000 f832 	bl	80105ac <USBD_Get_USB_Status>
 8010548:	4603      	mov	r3, r0
 801054a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801054c:	7dbb      	ldrb	r3, [r7, #22]
}
 801054e:	4618      	mov	r0, r3
 8010550:	3718      	adds	r7, #24
 8010552:	46bd      	mov	sp, r7
 8010554:	bd80      	pop	{r7, pc}

08010556 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010556:	b580      	push	{r7, lr}
 8010558:	b082      	sub	sp, #8
 801055a:	af00      	add	r7, sp, #0
 801055c:	6078      	str	r0, [r7, #4]
 801055e:	460b      	mov	r3, r1
 8010560:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010568:	78fa      	ldrb	r2, [r7, #3]
 801056a:	4611      	mov	r1, r2
 801056c:	4618      	mov	r0, r3
 801056e:	f7f6 fb69 	bl	8006c44 <HAL_PCD_EP_GetRxCount>
 8010572:	4603      	mov	r3, r0
}
 8010574:	4618      	mov	r0, r3
 8010576:	3708      	adds	r7, #8
 8010578:	46bd      	mov	sp, r7
 801057a:	bd80      	pop	{r7, pc}

0801057c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801057c:	b480      	push	{r7}
 801057e:	b083      	sub	sp, #12
 8010580:	af00      	add	r7, sp, #0
 8010582:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010584:	4b03      	ldr	r3, [pc, #12]	; (8010594 <USBD_static_malloc+0x18>)
}
 8010586:	4618      	mov	r0, r3
 8010588:	370c      	adds	r7, #12
 801058a:	46bd      	mov	sp, r7
 801058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010590:	4770      	bx	lr
 8010592:	bf00      	nop
 8010594:	24000198 	.word	0x24000198

08010598 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010598:	b480      	push	{r7}
 801059a:	b083      	sub	sp, #12
 801059c:	af00      	add	r7, sp, #0
 801059e:	6078      	str	r0, [r7, #4]

}
 80105a0:	bf00      	nop
 80105a2:	370c      	adds	r7, #12
 80105a4:	46bd      	mov	sp, r7
 80105a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105aa:	4770      	bx	lr

080105ac <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80105ac:	b480      	push	{r7}
 80105ae:	b085      	sub	sp, #20
 80105b0:	af00      	add	r7, sp, #0
 80105b2:	4603      	mov	r3, r0
 80105b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80105b6:	2300      	movs	r3, #0
 80105b8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80105ba:	79fb      	ldrb	r3, [r7, #7]
 80105bc:	2b03      	cmp	r3, #3
 80105be:	d817      	bhi.n	80105f0 <USBD_Get_USB_Status+0x44>
 80105c0:	a201      	add	r2, pc, #4	; (adr r2, 80105c8 <USBD_Get_USB_Status+0x1c>)
 80105c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105c6:	bf00      	nop
 80105c8:	080105d9 	.word	0x080105d9
 80105cc:	080105df 	.word	0x080105df
 80105d0:	080105e5 	.word	0x080105e5
 80105d4:	080105eb 	.word	0x080105eb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80105d8:	2300      	movs	r3, #0
 80105da:	73fb      	strb	r3, [r7, #15]
    break;
 80105dc:	e00b      	b.n	80105f6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80105de:	2303      	movs	r3, #3
 80105e0:	73fb      	strb	r3, [r7, #15]
    break;
 80105e2:	e008      	b.n	80105f6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80105e4:	2301      	movs	r3, #1
 80105e6:	73fb      	strb	r3, [r7, #15]
    break;
 80105e8:	e005      	b.n	80105f6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80105ea:	2303      	movs	r3, #3
 80105ec:	73fb      	strb	r3, [r7, #15]
    break;
 80105ee:	e002      	b.n	80105f6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80105f0:	2303      	movs	r3, #3
 80105f2:	73fb      	strb	r3, [r7, #15]
    break;
 80105f4:	bf00      	nop
  }
  return usb_status;
 80105f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80105f8:	4618      	mov	r0, r3
 80105fa:	3714      	adds	r7, #20
 80105fc:	46bd      	mov	sp, r7
 80105fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010602:	4770      	bx	lr

08010604 <__errno>:
 8010604:	4b01      	ldr	r3, [pc, #4]	; (801060c <__errno+0x8>)
 8010606:	6818      	ldr	r0, [r3, #0]
 8010608:	4770      	bx	lr
 801060a:	bf00      	nop
 801060c:	24000108 	.word	0x24000108

08010610 <__libc_init_array>:
 8010610:	b570      	push	{r4, r5, r6, lr}
 8010612:	4d0d      	ldr	r5, [pc, #52]	; (8010648 <__libc_init_array+0x38>)
 8010614:	4c0d      	ldr	r4, [pc, #52]	; (801064c <__libc_init_array+0x3c>)
 8010616:	1b64      	subs	r4, r4, r5
 8010618:	10a4      	asrs	r4, r4, #2
 801061a:	2600      	movs	r6, #0
 801061c:	42a6      	cmp	r6, r4
 801061e:	d109      	bne.n	8010634 <__libc_init_array+0x24>
 8010620:	4d0b      	ldr	r5, [pc, #44]	; (8010650 <__libc_init_array+0x40>)
 8010622:	4c0c      	ldr	r4, [pc, #48]	; (8010654 <__libc_init_array+0x44>)
 8010624:	f000 ff84 	bl	8011530 <_init>
 8010628:	1b64      	subs	r4, r4, r5
 801062a:	10a4      	asrs	r4, r4, #2
 801062c:	2600      	movs	r6, #0
 801062e:	42a6      	cmp	r6, r4
 8010630:	d105      	bne.n	801063e <__libc_init_array+0x2e>
 8010632:	bd70      	pop	{r4, r5, r6, pc}
 8010634:	f855 3b04 	ldr.w	r3, [r5], #4
 8010638:	4798      	blx	r3
 801063a:	3601      	adds	r6, #1
 801063c:	e7ee      	b.n	801061c <__libc_init_array+0xc>
 801063e:	f855 3b04 	ldr.w	r3, [r5], #4
 8010642:	4798      	blx	r3
 8010644:	3601      	adds	r6, #1
 8010646:	e7f2      	b.n	801062e <__libc_init_array+0x1e>
 8010648:	08011764 	.word	0x08011764
 801064c:	08011764 	.word	0x08011764
 8010650:	08011764 	.word	0x08011764
 8010654:	08011768 	.word	0x08011768

08010658 <memcpy>:
 8010658:	440a      	add	r2, r1
 801065a:	4291      	cmp	r1, r2
 801065c:	f100 33ff 	add.w	r3, r0, #4294967295
 8010660:	d100      	bne.n	8010664 <memcpy+0xc>
 8010662:	4770      	bx	lr
 8010664:	b510      	push	{r4, lr}
 8010666:	f811 4b01 	ldrb.w	r4, [r1], #1
 801066a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801066e:	4291      	cmp	r1, r2
 8010670:	d1f9      	bne.n	8010666 <memcpy+0xe>
 8010672:	bd10      	pop	{r4, pc}

08010674 <memset>:
 8010674:	4402      	add	r2, r0
 8010676:	4603      	mov	r3, r0
 8010678:	4293      	cmp	r3, r2
 801067a:	d100      	bne.n	801067e <memset+0xa>
 801067c:	4770      	bx	lr
 801067e:	f803 1b01 	strb.w	r1, [r3], #1
 8010682:	e7f9      	b.n	8010678 <memset+0x4>

08010684 <iprintf>:
 8010684:	b40f      	push	{r0, r1, r2, r3}
 8010686:	4b0a      	ldr	r3, [pc, #40]	; (80106b0 <iprintf+0x2c>)
 8010688:	b513      	push	{r0, r1, r4, lr}
 801068a:	681c      	ldr	r4, [r3, #0]
 801068c:	b124      	cbz	r4, 8010698 <iprintf+0x14>
 801068e:	69a3      	ldr	r3, [r4, #24]
 8010690:	b913      	cbnz	r3, 8010698 <iprintf+0x14>
 8010692:	4620      	mov	r0, r4
 8010694:	f000 f866 	bl	8010764 <__sinit>
 8010698:	ab05      	add	r3, sp, #20
 801069a:	9a04      	ldr	r2, [sp, #16]
 801069c:	68a1      	ldr	r1, [r4, #8]
 801069e:	9301      	str	r3, [sp, #4]
 80106a0:	4620      	mov	r0, r4
 80106a2:	f000 f983 	bl	80109ac <_vfiprintf_r>
 80106a6:	b002      	add	sp, #8
 80106a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80106ac:	b004      	add	sp, #16
 80106ae:	4770      	bx	lr
 80106b0:	24000108 	.word	0x24000108

080106b4 <std>:
 80106b4:	2300      	movs	r3, #0
 80106b6:	b510      	push	{r4, lr}
 80106b8:	4604      	mov	r4, r0
 80106ba:	e9c0 3300 	strd	r3, r3, [r0]
 80106be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80106c2:	6083      	str	r3, [r0, #8]
 80106c4:	8181      	strh	r1, [r0, #12]
 80106c6:	6643      	str	r3, [r0, #100]	; 0x64
 80106c8:	81c2      	strh	r2, [r0, #14]
 80106ca:	6183      	str	r3, [r0, #24]
 80106cc:	4619      	mov	r1, r3
 80106ce:	2208      	movs	r2, #8
 80106d0:	305c      	adds	r0, #92	; 0x5c
 80106d2:	f7ff ffcf 	bl	8010674 <memset>
 80106d6:	4b05      	ldr	r3, [pc, #20]	; (80106ec <std+0x38>)
 80106d8:	6263      	str	r3, [r4, #36]	; 0x24
 80106da:	4b05      	ldr	r3, [pc, #20]	; (80106f0 <std+0x3c>)
 80106dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80106de:	4b05      	ldr	r3, [pc, #20]	; (80106f4 <std+0x40>)
 80106e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80106e2:	4b05      	ldr	r3, [pc, #20]	; (80106f8 <std+0x44>)
 80106e4:	6224      	str	r4, [r4, #32]
 80106e6:	6323      	str	r3, [r4, #48]	; 0x30
 80106e8:	bd10      	pop	{r4, pc}
 80106ea:	bf00      	nop
 80106ec:	08010f55 	.word	0x08010f55
 80106f0:	08010f77 	.word	0x08010f77
 80106f4:	08010faf 	.word	0x08010faf
 80106f8:	08010fd3 	.word	0x08010fd3

080106fc <_cleanup_r>:
 80106fc:	4901      	ldr	r1, [pc, #4]	; (8010704 <_cleanup_r+0x8>)
 80106fe:	f000 b8af 	b.w	8010860 <_fwalk_reent>
 8010702:	bf00      	nop
 8010704:	080112ad 	.word	0x080112ad

08010708 <__sfmoreglue>:
 8010708:	b570      	push	{r4, r5, r6, lr}
 801070a:	1e4a      	subs	r2, r1, #1
 801070c:	2568      	movs	r5, #104	; 0x68
 801070e:	4355      	muls	r5, r2
 8010710:	460e      	mov	r6, r1
 8010712:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010716:	f000 f8c5 	bl	80108a4 <_malloc_r>
 801071a:	4604      	mov	r4, r0
 801071c:	b140      	cbz	r0, 8010730 <__sfmoreglue+0x28>
 801071e:	2100      	movs	r1, #0
 8010720:	e9c0 1600 	strd	r1, r6, [r0]
 8010724:	300c      	adds	r0, #12
 8010726:	60a0      	str	r0, [r4, #8]
 8010728:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801072c:	f7ff ffa2 	bl	8010674 <memset>
 8010730:	4620      	mov	r0, r4
 8010732:	bd70      	pop	{r4, r5, r6, pc}

08010734 <__sfp_lock_acquire>:
 8010734:	4801      	ldr	r0, [pc, #4]	; (801073c <__sfp_lock_acquire+0x8>)
 8010736:	f000 b8b3 	b.w	80108a0 <__retarget_lock_acquire_recursive>
 801073a:	bf00      	nop
 801073c:	2400221c 	.word	0x2400221c

08010740 <__sfp_lock_release>:
 8010740:	4801      	ldr	r0, [pc, #4]	; (8010748 <__sfp_lock_release+0x8>)
 8010742:	f000 b8ae 	b.w	80108a2 <__retarget_lock_release_recursive>
 8010746:	bf00      	nop
 8010748:	2400221c 	.word	0x2400221c

0801074c <__sinit_lock_acquire>:
 801074c:	4801      	ldr	r0, [pc, #4]	; (8010754 <__sinit_lock_acquire+0x8>)
 801074e:	f000 b8a7 	b.w	80108a0 <__retarget_lock_acquire_recursive>
 8010752:	bf00      	nop
 8010754:	24002217 	.word	0x24002217

08010758 <__sinit_lock_release>:
 8010758:	4801      	ldr	r0, [pc, #4]	; (8010760 <__sinit_lock_release+0x8>)
 801075a:	f000 b8a2 	b.w	80108a2 <__retarget_lock_release_recursive>
 801075e:	bf00      	nop
 8010760:	24002217 	.word	0x24002217

08010764 <__sinit>:
 8010764:	b510      	push	{r4, lr}
 8010766:	4604      	mov	r4, r0
 8010768:	f7ff fff0 	bl	801074c <__sinit_lock_acquire>
 801076c:	69a3      	ldr	r3, [r4, #24]
 801076e:	b11b      	cbz	r3, 8010778 <__sinit+0x14>
 8010770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010774:	f7ff bff0 	b.w	8010758 <__sinit_lock_release>
 8010778:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801077c:	6523      	str	r3, [r4, #80]	; 0x50
 801077e:	4b13      	ldr	r3, [pc, #76]	; (80107cc <__sinit+0x68>)
 8010780:	4a13      	ldr	r2, [pc, #76]	; (80107d0 <__sinit+0x6c>)
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	62a2      	str	r2, [r4, #40]	; 0x28
 8010786:	42a3      	cmp	r3, r4
 8010788:	bf04      	itt	eq
 801078a:	2301      	moveq	r3, #1
 801078c:	61a3      	streq	r3, [r4, #24]
 801078e:	4620      	mov	r0, r4
 8010790:	f000 f820 	bl	80107d4 <__sfp>
 8010794:	6060      	str	r0, [r4, #4]
 8010796:	4620      	mov	r0, r4
 8010798:	f000 f81c 	bl	80107d4 <__sfp>
 801079c:	60a0      	str	r0, [r4, #8]
 801079e:	4620      	mov	r0, r4
 80107a0:	f000 f818 	bl	80107d4 <__sfp>
 80107a4:	2200      	movs	r2, #0
 80107a6:	60e0      	str	r0, [r4, #12]
 80107a8:	2104      	movs	r1, #4
 80107aa:	6860      	ldr	r0, [r4, #4]
 80107ac:	f7ff ff82 	bl	80106b4 <std>
 80107b0:	68a0      	ldr	r0, [r4, #8]
 80107b2:	2201      	movs	r2, #1
 80107b4:	2109      	movs	r1, #9
 80107b6:	f7ff ff7d 	bl	80106b4 <std>
 80107ba:	68e0      	ldr	r0, [r4, #12]
 80107bc:	2202      	movs	r2, #2
 80107be:	2112      	movs	r1, #18
 80107c0:	f7ff ff78 	bl	80106b4 <std>
 80107c4:	2301      	movs	r3, #1
 80107c6:	61a3      	str	r3, [r4, #24]
 80107c8:	e7d2      	b.n	8010770 <__sinit+0xc>
 80107ca:	bf00      	nop
 80107cc:	080116cc 	.word	0x080116cc
 80107d0:	080106fd 	.word	0x080106fd

080107d4 <__sfp>:
 80107d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107d6:	4607      	mov	r7, r0
 80107d8:	f7ff ffac 	bl	8010734 <__sfp_lock_acquire>
 80107dc:	4b1e      	ldr	r3, [pc, #120]	; (8010858 <__sfp+0x84>)
 80107de:	681e      	ldr	r6, [r3, #0]
 80107e0:	69b3      	ldr	r3, [r6, #24]
 80107e2:	b913      	cbnz	r3, 80107ea <__sfp+0x16>
 80107e4:	4630      	mov	r0, r6
 80107e6:	f7ff ffbd 	bl	8010764 <__sinit>
 80107ea:	3648      	adds	r6, #72	; 0x48
 80107ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80107f0:	3b01      	subs	r3, #1
 80107f2:	d503      	bpl.n	80107fc <__sfp+0x28>
 80107f4:	6833      	ldr	r3, [r6, #0]
 80107f6:	b30b      	cbz	r3, 801083c <__sfp+0x68>
 80107f8:	6836      	ldr	r6, [r6, #0]
 80107fa:	e7f7      	b.n	80107ec <__sfp+0x18>
 80107fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010800:	b9d5      	cbnz	r5, 8010838 <__sfp+0x64>
 8010802:	4b16      	ldr	r3, [pc, #88]	; (801085c <__sfp+0x88>)
 8010804:	60e3      	str	r3, [r4, #12]
 8010806:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801080a:	6665      	str	r5, [r4, #100]	; 0x64
 801080c:	f000 f847 	bl	801089e <__retarget_lock_init_recursive>
 8010810:	f7ff ff96 	bl	8010740 <__sfp_lock_release>
 8010814:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010818:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801081c:	6025      	str	r5, [r4, #0]
 801081e:	61a5      	str	r5, [r4, #24]
 8010820:	2208      	movs	r2, #8
 8010822:	4629      	mov	r1, r5
 8010824:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010828:	f7ff ff24 	bl	8010674 <memset>
 801082c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010830:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010834:	4620      	mov	r0, r4
 8010836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010838:	3468      	adds	r4, #104	; 0x68
 801083a:	e7d9      	b.n	80107f0 <__sfp+0x1c>
 801083c:	2104      	movs	r1, #4
 801083e:	4638      	mov	r0, r7
 8010840:	f7ff ff62 	bl	8010708 <__sfmoreglue>
 8010844:	4604      	mov	r4, r0
 8010846:	6030      	str	r0, [r6, #0]
 8010848:	2800      	cmp	r0, #0
 801084a:	d1d5      	bne.n	80107f8 <__sfp+0x24>
 801084c:	f7ff ff78 	bl	8010740 <__sfp_lock_release>
 8010850:	230c      	movs	r3, #12
 8010852:	603b      	str	r3, [r7, #0]
 8010854:	e7ee      	b.n	8010834 <__sfp+0x60>
 8010856:	bf00      	nop
 8010858:	080116cc 	.word	0x080116cc
 801085c:	ffff0001 	.word	0xffff0001

08010860 <_fwalk_reent>:
 8010860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010864:	4606      	mov	r6, r0
 8010866:	4688      	mov	r8, r1
 8010868:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801086c:	2700      	movs	r7, #0
 801086e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010872:	f1b9 0901 	subs.w	r9, r9, #1
 8010876:	d505      	bpl.n	8010884 <_fwalk_reent+0x24>
 8010878:	6824      	ldr	r4, [r4, #0]
 801087a:	2c00      	cmp	r4, #0
 801087c:	d1f7      	bne.n	801086e <_fwalk_reent+0xe>
 801087e:	4638      	mov	r0, r7
 8010880:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010884:	89ab      	ldrh	r3, [r5, #12]
 8010886:	2b01      	cmp	r3, #1
 8010888:	d907      	bls.n	801089a <_fwalk_reent+0x3a>
 801088a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801088e:	3301      	adds	r3, #1
 8010890:	d003      	beq.n	801089a <_fwalk_reent+0x3a>
 8010892:	4629      	mov	r1, r5
 8010894:	4630      	mov	r0, r6
 8010896:	47c0      	blx	r8
 8010898:	4307      	orrs	r7, r0
 801089a:	3568      	adds	r5, #104	; 0x68
 801089c:	e7e9      	b.n	8010872 <_fwalk_reent+0x12>

0801089e <__retarget_lock_init_recursive>:
 801089e:	4770      	bx	lr

080108a0 <__retarget_lock_acquire_recursive>:
 80108a0:	4770      	bx	lr

080108a2 <__retarget_lock_release_recursive>:
 80108a2:	4770      	bx	lr

080108a4 <_malloc_r>:
 80108a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108a6:	1ccd      	adds	r5, r1, #3
 80108a8:	f025 0503 	bic.w	r5, r5, #3
 80108ac:	3508      	adds	r5, #8
 80108ae:	2d0c      	cmp	r5, #12
 80108b0:	bf38      	it	cc
 80108b2:	250c      	movcc	r5, #12
 80108b4:	2d00      	cmp	r5, #0
 80108b6:	4606      	mov	r6, r0
 80108b8:	db01      	blt.n	80108be <_malloc_r+0x1a>
 80108ba:	42a9      	cmp	r1, r5
 80108bc:	d903      	bls.n	80108c6 <_malloc_r+0x22>
 80108be:	230c      	movs	r3, #12
 80108c0:	6033      	str	r3, [r6, #0]
 80108c2:	2000      	movs	r0, #0
 80108c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80108c6:	f000 fda3 	bl	8011410 <__malloc_lock>
 80108ca:	4921      	ldr	r1, [pc, #132]	; (8010950 <_malloc_r+0xac>)
 80108cc:	680a      	ldr	r2, [r1, #0]
 80108ce:	4614      	mov	r4, r2
 80108d0:	b99c      	cbnz	r4, 80108fa <_malloc_r+0x56>
 80108d2:	4f20      	ldr	r7, [pc, #128]	; (8010954 <_malloc_r+0xb0>)
 80108d4:	683b      	ldr	r3, [r7, #0]
 80108d6:	b923      	cbnz	r3, 80108e2 <_malloc_r+0x3e>
 80108d8:	4621      	mov	r1, r4
 80108da:	4630      	mov	r0, r6
 80108dc:	f000 fb2a 	bl	8010f34 <_sbrk_r>
 80108e0:	6038      	str	r0, [r7, #0]
 80108e2:	4629      	mov	r1, r5
 80108e4:	4630      	mov	r0, r6
 80108e6:	f000 fb25 	bl	8010f34 <_sbrk_r>
 80108ea:	1c43      	adds	r3, r0, #1
 80108ec:	d123      	bne.n	8010936 <_malloc_r+0x92>
 80108ee:	230c      	movs	r3, #12
 80108f0:	6033      	str	r3, [r6, #0]
 80108f2:	4630      	mov	r0, r6
 80108f4:	f000 fd92 	bl	801141c <__malloc_unlock>
 80108f8:	e7e3      	b.n	80108c2 <_malloc_r+0x1e>
 80108fa:	6823      	ldr	r3, [r4, #0]
 80108fc:	1b5b      	subs	r3, r3, r5
 80108fe:	d417      	bmi.n	8010930 <_malloc_r+0x8c>
 8010900:	2b0b      	cmp	r3, #11
 8010902:	d903      	bls.n	801090c <_malloc_r+0x68>
 8010904:	6023      	str	r3, [r4, #0]
 8010906:	441c      	add	r4, r3
 8010908:	6025      	str	r5, [r4, #0]
 801090a:	e004      	b.n	8010916 <_malloc_r+0x72>
 801090c:	6863      	ldr	r3, [r4, #4]
 801090e:	42a2      	cmp	r2, r4
 8010910:	bf0c      	ite	eq
 8010912:	600b      	streq	r3, [r1, #0]
 8010914:	6053      	strne	r3, [r2, #4]
 8010916:	4630      	mov	r0, r6
 8010918:	f000 fd80 	bl	801141c <__malloc_unlock>
 801091c:	f104 000b 	add.w	r0, r4, #11
 8010920:	1d23      	adds	r3, r4, #4
 8010922:	f020 0007 	bic.w	r0, r0, #7
 8010926:	1ac2      	subs	r2, r0, r3
 8010928:	d0cc      	beq.n	80108c4 <_malloc_r+0x20>
 801092a:	1a1b      	subs	r3, r3, r0
 801092c:	50a3      	str	r3, [r4, r2]
 801092e:	e7c9      	b.n	80108c4 <_malloc_r+0x20>
 8010930:	4622      	mov	r2, r4
 8010932:	6864      	ldr	r4, [r4, #4]
 8010934:	e7cc      	b.n	80108d0 <_malloc_r+0x2c>
 8010936:	1cc4      	adds	r4, r0, #3
 8010938:	f024 0403 	bic.w	r4, r4, #3
 801093c:	42a0      	cmp	r0, r4
 801093e:	d0e3      	beq.n	8010908 <_malloc_r+0x64>
 8010940:	1a21      	subs	r1, r4, r0
 8010942:	4630      	mov	r0, r6
 8010944:	f000 faf6 	bl	8010f34 <_sbrk_r>
 8010948:	3001      	adds	r0, #1
 801094a:	d1dd      	bne.n	8010908 <_malloc_r+0x64>
 801094c:	e7cf      	b.n	80108ee <_malloc_r+0x4a>
 801094e:	bf00      	nop
 8010950:	240003b8 	.word	0x240003b8
 8010954:	240003bc 	.word	0x240003bc

08010958 <__sfputc_r>:
 8010958:	6893      	ldr	r3, [r2, #8]
 801095a:	3b01      	subs	r3, #1
 801095c:	2b00      	cmp	r3, #0
 801095e:	b410      	push	{r4}
 8010960:	6093      	str	r3, [r2, #8]
 8010962:	da08      	bge.n	8010976 <__sfputc_r+0x1e>
 8010964:	6994      	ldr	r4, [r2, #24]
 8010966:	42a3      	cmp	r3, r4
 8010968:	db01      	blt.n	801096e <__sfputc_r+0x16>
 801096a:	290a      	cmp	r1, #10
 801096c:	d103      	bne.n	8010976 <__sfputc_r+0x1e>
 801096e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010972:	f000 bb33 	b.w	8010fdc <__swbuf_r>
 8010976:	6813      	ldr	r3, [r2, #0]
 8010978:	1c58      	adds	r0, r3, #1
 801097a:	6010      	str	r0, [r2, #0]
 801097c:	7019      	strb	r1, [r3, #0]
 801097e:	4608      	mov	r0, r1
 8010980:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010984:	4770      	bx	lr

08010986 <__sfputs_r>:
 8010986:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010988:	4606      	mov	r6, r0
 801098a:	460f      	mov	r7, r1
 801098c:	4614      	mov	r4, r2
 801098e:	18d5      	adds	r5, r2, r3
 8010990:	42ac      	cmp	r4, r5
 8010992:	d101      	bne.n	8010998 <__sfputs_r+0x12>
 8010994:	2000      	movs	r0, #0
 8010996:	e007      	b.n	80109a8 <__sfputs_r+0x22>
 8010998:	f814 1b01 	ldrb.w	r1, [r4], #1
 801099c:	463a      	mov	r2, r7
 801099e:	4630      	mov	r0, r6
 80109a0:	f7ff ffda 	bl	8010958 <__sfputc_r>
 80109a4:	1c43      	adds	r3, r0, #1
 80109a6:	d1f3      	bne.n	8010990 <__sfputs_r+0xa>
 80109a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080109ac <_vfiprintf_r>:
 80109ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109b0:	460d      	mov	r5, r1
 80109b2:	b09d      	sub	sp, #116	; 0x74
 80109b4:	4614      	mov	r4, r2
 80109b6:	4698      	mov	r8, r3
 80109b8:	4606      	mov	r6, r0
 80109ba:	b118      	cbz	r0, 80109c4 <_vfiprintf_r+0x18>
 80109bc:	6983      	ldr	r3, [r0, #24]
 80109be:	b90b      	cbnz	r3, 80109c4 <_vfiprintf_r+0x18>
 80109c0:	f7ff fed0 	bl	8010764 <__sinit>
 80109c4:	4b89      	ldr	r3, [pc, #548]	; (8010bec <_vfiprintf_r+0x240>)
 80109c6:	429d      	cmp	r5, r3
 80109c8:	d11b      	bne.n	8010a02 <_vfiprintf_r+0x56>
 80109ca:	6875      	ldr	r5, [r6, #4]
 80109cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80109ce:	07d9      	lsls	r1, r3, #31
 80109d0:	d405      	bmi.n	80109de <_vfiprintf_r+0x32>
 80109d2:	89ab      	ldrh	r3, [r5, #12]
 80109d4:	059a      	lsls	r2, r3, #22
 80109d6:	d402      	bmi.n	80109de <_vfiprintf_r+0x32>
 80109d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80109da:	f7ff ff61 	bl	80108a0 <__retarget_lock_acquire_recursive>
 80109de:	89ab      	ldrh	r3, [r5, #12]
 80109e0:	071b      	lsls	r3, r3, #28
 80109e2:	d501      	bpl.n	80109e8 <_vfiprintf_r+0x3c>
 80109e4:	692b      	ldr	r3, [r5, #16]
 80109e6:	b9eb      	cbnz	r3, 8010a24 <_vfiprintf_r+0x78>
 80109e8:	4629      	mov	r1, r5
 80109ea:	4630      	mov	r0, r6
 80109ec:	f000 fb5a 	bl	80110a4 <__swsetup_r>
 80109f0:	b1c0      	cbz	r0, 8010a24 <_vfiprintf_r+0x78>
 80109f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80109f4:	07dc      	lsls	r4, r3, #31
 80109f6:	d50e      	bpl.n	8010a16 <_vfiprintf_r+0x6a>
 80109f8:	f04f 30ff 	mov.w	r0, #4294967295
 80109fc:	b01d      	add	sp, #116	; 0x74
 80109fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a02:	4b7b      	ldr	r3, [pc, #492]	; (8010bf0 <_vfiprintf_r+0x244>)
 8010a04:	429d      	cmp	r5, r3
 8010a06:	d101      	bne.n	8010a0c <_vfiprintf_r+0x60>
 8010a08:	68b5      	ldr	r5, [r6, #8]
 8010a0a:	e7df      	b.n	80109cc <_vfiprintf_r+0x20>
 8010a0c:	4b79      	ldr	r3, [pc, #484]	; (8010bf4 <_vfiprintf_r+0x248>)
 8010a0e:	429d      	cmp	r5, r3
 8010a10:	bf08      	it	eq
 8010a12:	68f5      	ldreq	r5, [r6, #12]
 8010a14:	e7da      	b.n	80109cc <_vfiprintf_r+0x20>
 8010a16:	89ab      	ldrh	r3, [r5, #12]
 8010a18:	0598      	lsls	r0, r3, #22
 8010a1a:	d4ed      	bmi.n	80109f8 <_vfiprintf_r+0x4c>
 8010a1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010a1e:	f7ff ff40 	bl	80108a2 <__retarget_lock_release_recursive>
 8010a22:	e7e9      	b.n	80109f8 <_vfiprintf_r+0x4c>
 8010a24:	2300      	movs	r3, #0
 8010a26:	9309      	str	r3, [sp, #36]	; 0x24
 8010a28:	2320      	movs	r3, #32
 8010a2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010a2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010a32:	2330      	movs	r3, #48	; 0x30
 8010a34:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010bf8 <_vfiprintf_r+0x24c>
 8010a38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010a3c:	f04f 0901 	mov.w	r9, #1
 8010a40:	4623      	mov	r3, r4
 8010a42:	469a      	mov	sl, r3
 8010a44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010a48:	b10a      	cbz	r2, 8010a4e <_vfiprintf_r+0xa2>
 8010a4a:	2a25      	cmp	r2, #37	; 0x25
 8010a4c:	d1f9      	bne.n	8010a42 <_vfiprintf_r+0x96>
 8010a4e:	ebba 0b04 	subs.w	fp, sl, r4
 8010a52:	d00b      	beq.n	8010a6c <_vfiprintf_r+0xc0>
 8010a54:	465b      	mov	r3, fp
 8010a56:	4622      	mov	r2, r4
 8010a58:	4629      	mov	r1, r5
 8010a5a:	4630      	mov	r0, r6
 8010a5c:	f7ff ff93 	bl	8010986 <__sfputs_r>
 8010a60:	3001      	adds	r0, #1
 8010a62:	f000 80aa 	beq.w	8010bba <_vfiprintf_r+0x20e>
 8010a66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010a68:	445a      	add	r2, fp
 8010a6a:	9209      	str	r2, [sp, #36]	; 0x24
 8010a6c:	f89a 3000 	ldrb.w	r3, [sl]
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	f000 80a2 	beq.w	8010bba <_vfiprintf_r+0x20e>
 8010a76:	2300      	movs	r3, #0
 8010a78:	f04f 32ff 	mov.w	r2, #4294967295
 8010a7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010a80:	f10a 0a01 	add.w	sl, sl, #1
 8010a84:	9304      	str	r3, [sp, #16]
 8010a86:	9307      	str	r3, [sp, #28]
 8010a88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010a8c:	931a      	str	r3, [sp, #104]	; 0x68
 8010a8e:	4654      	mov	r4, sl
 8010a90:	2205      	movs	r2, #5
 8010a92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a96:	4858      	ldr	r0, [pc, #352]	; (8010bf8 <_vfiprintf_r+0x24c>)
 8010a98:	f7ef fc22 	bl	80002e0 <memchr>
 8010a9c:	9a04      	ldr	r2, [sp, #16]
 8010a9e:	b9d8      	cbnz	r0, 8010ad8 <_vfiprintf_r+0x12c>
 8010aa0:	06d1      	lsls	r1, r2, #27
 8010aa2:	bf44      	itt	mi
 8010aa4:	2320      	movmi	r3, #32
 8010aa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010aaa:	0713      	lsls	r3, r2, #28
 8010aac:	bf44      	itt	mi
 8010aae:	232b      	movmi	r3, #43	; 0x2b
 8010ab0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010ab4:	f89a 3000 	ldrb.w	r3, [sl]
 8010ab8:	2b2a      	cmp	r3, #42	; 0x2a
 8010aba:	d015      	beq.n	8010ae8 <_vfiprintf_r+0x13c>
 8010abc:	9a07      	ldr	r2, [sp, #28]
 8010abe:	4654      	mov	r4, sl
 8010ac0:	2000      	movs	r0, #0
 8010ac2:	f04f 0c0a 	mov.w	ip, #10
 8010ac6:	4621      	mov	r1, r4
 8010ac8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010acc:	3b30      	subs	r3, #48	; 0x30
 8010ace:	2b09      	cmp	r3, #9
 8010ad0:	d94e      	bls.n	8010b70 <_vfiprintf_r+0x1c4>
 8010ad2:	b1b0      	cbz	r0, 8010b02 <_vfiprintf_r+0x156>
 8010ad4:	9207      	str	r2, [sp, #28]
 8010ad6:	e014      	b.n	8010b02 <_vfiprintf_r+0x156>
 8010ad8:	eba0 0308 	sub.w	r3, r0, r8
 8010adc:	fa09 f303 	lsl.w	r3, r9, r3
 8010ae0:	4313      	orrs	r3, r2
 8010ae2:	9304      	str	r3, [sp, #16]
 8010ae4:	46a2      	mov	sl, r4
 8010ae6:	e7d2      	b.n	8010a8e <_vfiprintf_r+0xe2>
 8010ae8:	9b03      	ldr	r3, [sp, #12]
 8010aea:	1d19      	adds	r1, r3, #4
 8010aec:	681b      	ldr	r3, [r3, #0]
 8010aee:	9103      	str	r1, [sp, #12]
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	bfbb      	ittet	lt
 8010af4:	425b      	neglt	r3, r3
 8010af6:	f042 0202 	orrlt.w	r2, r2, #2
 8010afa:	9307      	strge	r3, [sp, #28]
 8010afc:	9307      	strlt	r3, [sp, #28]
 8010afe:	bfb8      	it	lt
 8010b00:	9204      	strlt	r2, [sp, #16]
 8010b02:	7823      	ldrb	r3, [r4, #0]
 8010b04:	2b2e      	cmp	r3, #46	; 0x2e
 8010b06:	d10c      	bne.n	8010b22 <_vfiprintf_r+0x176>
 8010b08:	7863      	ldrb	r3, [r4, #1]
 8010b0a:	2b2a      	cmp	r3, #42	; 0x2a
 8010b0c:	d135      	bne.n	8010b7a <_vfiprintf_r+0x1ce>
 8010b0e:	9b03      	ldr	r3, [sp, #12]
 8010b10:	1d1a      	adds	r2, r3, #4
 8010b12:	681b      	ldr	r3, [r3, #0]
 8010b14:	9203      	str	r2, [sp, #12]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	bfb8      	it	lt
 8010b1a:	f04f 33ff 	movlt.w	r3, #4294967295
 8010b1e:	3402      	adds	r4, #2
 8010b20:	9305      	str	r3, [sp, #20]
 8010b22:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010c08 <_vfiprintf_r+0x25c>
 8010b26:	7821      	ldrb	r1, [r4, #0]
 8010b28:	2203      	movs	r2, #3
 8010b2a:	4650      	mov	r0, sl
 8010b2c:	f7ef fbd8 	bl	80002e0 <memchr>
 8010b30:	b140      	cbz	r0, 8010b44 <_vfiprintf_r+0x198>
 8010b32:	2340      	movs	r3, #64	; 0x40
 8010b34:	eba0 000a 	sub.w	r0, r0, sl
 8010b38:	fa03 f000 	lsl.w	r0, r3, r0
 8010b3c:	9b04      	ldr	r3, [sp, #16]
 8010b3e:	4303      	orrs	r3, r0
 8010b40:	3401      	adds	r4, #1
 8010b42:	9304      	str	r3, [sp, #16]
 8010b44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b48:	482c      	ldr	r0, [pc, #176]	; (8010bfc <_vfiprintf_r+0x250>)
 8010b4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010b4e:	2206      	movs	r2, #6
 8010b50:	f7ef fbc6 	bl	80002e0 <memchr>
 8010b54:	2800      	cmp	r0, #0
 8010b56:	d03f      	beq.n	8010bd8 <_vfiprintf_r+0x22c>
 8010b58:	4b29      	ldr	r3, [pc, #164]	; (8010c00 <_vfiprintf_r+0x254>)
 8010b5a:	bb1b      	cbnz	r3, 8010ba4 <_vfiprintf_r+0x1f8>
 8010b5c:	9b03      	ldr	r3, [sp, #12]
 8010b5e:	3307      	adds	r3, #7
 8010b60:	f023 0307 	bic.w	r3, r3, #7
 8010b64:	3308      	adds	r3, #8
 8010b66:	9303      	str	r3, [sp, #12]
 8010b68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b6a:	443b      	add	r3, r7
 8010b6c:	9309      	str	r3, [sp, #36]	; 0x24
 8010b6e:	e767      	b.n	8010a40 <_vfiprintf_r+0x94>
 8010b70:	fb0c 3202 	mla	r2, ip, r2, r3
 8010b74:	460c      	mov	r4, r1
 8010b76:	2001      	movs	r0, #1
 8010b78:	e7a5      	b.n	8010ac6 <_vfiprintf_r+0x11a>
 8010b7a:	2300      	movs	r3, #0
 8010b7c:	3401      	adds	r4, #1
 8010b7e:	9305      	str	r3, [sp, #20]
 8010b80:	4619      	mov	r1, r3
 8010b82:	f04f 0c0a 	mov.w	ip, #10
 8010b86:	4620      	mov	r0, r4
 8010b88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010b8c:	3a30      	subs	r2, #48	; 0x30
 8010b8e:	2a09      	cmp	r2, #9
 8010b90:	d903      	bls.n	8010b9a <_vfiprintf_r+0x1ee>
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d0c5      	beq.n	8010b22 <_vfiprintf_r+0x176>
 8010b96:	9105      	str	r1, [sp, #20]
 8010b98:	e7c3      	b.n	8010b22 <_vfiprintf_r+0x176>
 8010b9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8010b9e:	4604      	mov	r4, r0
 8010ba0:	2301      	movs	r3, #1
 8010ba2:	e7f0      	b.n	8010b86 <_vfiprintf_r+0x1da>
 8010ba4:	ab03      	add	r3, sp, #12
 8010ba6:	9300      	str	r3, [sp, #0]
 8010ba8:	462a      	mov	r2, r5
 8010baa:	4b16      	ldr	r3, [pc, #88]	; (8010c04 <_vfiprintf_r+0x258>)
 8010bac:	a904      	add	r1, sp, #16
 8010bae:	4630      	mov	r0, r6
 8010bb0:	f3af 8000 	nop.w
 8010bb4:	4607      	mov	r7, r0
 8010bb6:	1c78      	adds	r0, r7, #1
 8010bb8:	d1d6      	bne.n	8010b68 <_vfiprintf_r+0x1bc>
 8010bba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010bbc:	07d9      	lsls	r1, r3, #31
 8010bbe:	d405      	bmi.n	8010bcc <_vfiprintf_r+0x220>
 8010bc0:	89ab      	ldrh	r3, [r5, #12]
 8010bc2:	059a      	lsls	r2, r3, #22
 8010bc4:	d402      	bmi.n	8010bcc <_vfiprintf_r+0x220>
 8010bc6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010bc8:	f7ff fe6b 	bl	80108a2 <__retarget_lock_release_recursive>
 8010bcc:	89ab      	ldrh	r3, [r5, #12]
 8010bce:	065b      	lsls	r3, r3, #25
 8010bd0:	f53f af12 	bmi.w	80109f8 <_vfiprintf_r+0x4c>
 8010bd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010bd6:	e711      	b.n	80109fc <_vfiprintf_r+0x50>
 8010bd8:	ab03      	add	r3, sp, #12
 8010bda:	9300      	str	r3, [sp, #0]
 8010bdc:	462a      	mov	r2, r5
 8010bde:	4b09      	ldr	r3, [pc, #36]	; (8010c04 <_vfiprintf_r+0x258>)
 8010be0:	a904      	add	r1, sp, #16
 8010be2:	4630      	mov	r0, r6
 8010be4:	f000 f880 	bl	8010ce8 <_printf_i>
 8010be8:	e7e4      	b.n	8010bb4 <_vfiprintf_r+0x208>
 8010bea:	bf00      	nop
 8010bec:	080116f0 	.word	0x080116f0
 8010bf0:	08011710 	.word	0x08011710
 8010bf4:	080116d0 	.word	0x080116d0
 8010bf8:	08011730 	.word	0x08011730
 8010bfc:	0801173a 	.word	0x0801173a
 8010c00:	00000000 	.word	0x00000000
 8010c04:	08010987 	.word	0x08010987
 8010c08:	08011736 	.word	0x08011736

08010c0c <_printf_common>:
 8010c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010c10:	4616      	mov	r6, r2
 8010c12:	4699      	mov	r9, r3
 8010c14:	688a      	ldr	r2, [r1, #8]
 8010c16:	690b      	ldr	r3, [r1, #16]
 8010c18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010c1c:	4293      	cmp	r3, r2
 8010c1e:	bfb8      	it	lt
 8010c20:	4613      	movlt	r3, r2
 8010c22:	6033      	str	r3, [r6, #0]
 8010c24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010c28:	4607      	mov	r7, r0
 8010c2a:	460c      	mov	r4, r1
 8010c2c:	b10a      	cbz	r2, 8010c32 <_printf_common+0x26>
 8010c2e:	3301      	adds	r3, #1
 8010c30:	6033      	str	r3, [r6, #0]
 8010c32:	6823      	ldr	r3, [r4, #0]
 8010c34:	0699      	lsls	r1, r3, #26
 8010c36:	bf42      	ittt	mi
 8010c38:	6833      	ldrmi	r3, [r6, #0]
 8010c3a:	3302      	addmi	r3, #2
 8010c3c:	6033      	strmi	r3, [r6, #0]
 8010c3e:	6825      	ldr	r5, [r4, #0]
 8010c40:	f015 0506 	ands.w	r5, r5, #6
 8010c44:	d106      	bne.n	8010c54 <_printf_common+0x48>
 8010c46:	f104 0a19 	add.w	sl, r4, #25
 8010c4a:	68e3      	ldr	r3, [r4, #12]
 8010c4c:	6832      	ldr	r2, [r6, #0]
 8010c4e:	1a9b      	subs	r3, r3, r2
 8010c50:	42ab      	cmp	r3, r5
 8010c52:	dc26      	bgt.n	8010ca2 <_printf_common+0x96>
 8010c54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010c58:	1e13      	subs	r3, r2, #0
 8010c5a:	6822      	ldr	r2, [r4, #0]
 8010c5c:	bf18      	it	ne
 8010c5e:	2301      	movne	r3, #1
 8010c60:	0692      	lsls	r2, r2, #26
 8010c62:	d42b      	bmi.n	8010cbc <_printf_common+0xb0>
 8010c64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010c68:	4649      	mov	r1, r9
 8010c6a:	4638      	mov	r0, r7
 8010c6c:	47c0      	blx	r8
 8010c6e:	3001      	adds	r0, #1
 8010c70:	d01e      	beq.n	8010cb0 <_printf_common+0xa4>
 8010c72:	6823      	ldr	r3, [r4, #0]
 8010c74:	68e5      	ldr	r5, [r4, #12]
 8010c76:	6832      	ldr	r2, [r6, #0]
 8010c78:	f003 0306 	and.w	r3, r3, #6
 8010c7c:	2b04      	cmp	r3, #4
 8010c7e:	bf08      	it	eq
 8010c80:	1aad      	subeq	r5, r5, r2
 8010c82:	68a3      	ldr	r3, [r4, #8]
 8010c84:	6922      	ldr	r2, [r4, #16]
 8010c86:	bf0c      	ite	eq
 8010c88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010c8c:	2500      	movne	r5, #0
 8010c8e:	4293      	cmp	r3, r2
 8010c90:	bfc4      	itt	gt
 8010c92:	1a9b      	subgt	r3, r3, r2
 8010c94:	18ed      	addgt	r5, r5, r3
 8010c96:	2600      	movs	r6, #0
 8010c98:	341a      	adds	r4, #26
 8010c9a:	42b5      	cmp	r5, r6
 8010c9c:	d11a      	bne.n	8010cd4 <_printf_common+0xc8>
 8010c9e:	2000      	movs	r0, #0
 8010ca0:	e008      	b.n	8010cb4 <_printf_common+0xa8>
 8010ca2:	2301      	movs	r3, #1
 8010ca4:	4652      	mov	r2, sl
 8010ca6:	4649      	mov	r1, r9
 8010ca8:	4638      	mov	r0, r7
 8010caa:	47c0      	blx	r8
 8010cac:	3001      	adds	r0, #1
 8010cae:	d103      	bne.n	8010cb8 <_printf_common+0xac>
 8010cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8010cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010cb8:	3501      	adds	r5, #1
 8010cba:	e7c6      	b.n	8010c4a <_printf_common+0x3e>
 8010cbc:	18e1      	adds	r1, r4, r3
 8010cbe:	1c5a      	adds	r2, r3, #1
 8010cc0:	2030      	movs	r0, #48	; 0x30
 8010cc2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010cc6:	4422      	add	r2, r4
 8010cc8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010ccc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010cd0:	3302      	adds	r3, #2
 8010cd2:	e7c7      	b.n	8010c64 <_printf_common+0x58>
 8010cd4:	2301      	movs	r3, #1
 8010cd6:	4622      	mov	r2, r4
 8010cd8:	4649      	mov	r1, r9
 8010cda:	4638      	mov	r0, r7
 8010cdc:	47c0      	blx	r8
 8010cde:	3001      	adds	r0, #1
 8010ce0:	d0e6      	beq.n	8010cb0 <_printf_common+0xa4>
 8010ce2:	3601      	adds	r6, #1
 8010ce4:	e7d9      	b.n	8010c9a <_printf_common+0x8e>
	...

08010ce8 <_printf_i>:
 8010ce8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010cec:	460c      	mov	r4, r1
 8010cee:	4691      	mov	r9, r2
 8010cf0:	7e27      	ldrb	r7, [r4, #24]
 8010cf2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8010cf4:	2f78      	cmp	r7, #120	; 0x78
 8010cf6:	4680      	mov	r8, r0
 8010cf8:	469a      	mov	sl, r3
 8010cfa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010cfe:	d807      	bhi.n	8010d10 <_printf_i+0x28>
 8010d00:	2f62      	cmp	r7, #98	; 0x62
 8010d02:	d80a      	bhi.n	8010d1a <_printf_i+0x32>
 8010d04:	2f00      	cmp	r7, #0
 8010d06:	f000 80d8 	beq.w	8010eba <_printf_i+0x1d2>
 8010d0a:	2f58      	cmp	r7, #88	; 0x58
 8010d0c:	f000 80a3 	beq.w	8010e56 <_printf_i+0x16e>
 8010d10:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8010d14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010d18:	e03a      	b.n	8010d90 <_printf_i+0xa8>
 8010d1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010d1e:	2b15      	cmp	r3, #21
 8010d20:	d8f6      	bhi.n	8010d10 <_printf_i+0x28>
 8010d22:	a001      	add	r0, pc, #4	; (adr r0, 8010d28 <_printf_i+0x40>)
 8010d24:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8010d28:	08010d81 	.word	0x08010d81
 8010d2c:	08010d95 	.word	0x08010d95
 8010d30:	08010d11 	.word	0x08010d11
 8010d34:	08010d11 	.word	0x08010d11
 8010d38:	08010d11 	.word	0x08010d11
 8010d3c:	08010d11 	.word	0x08010d11
 8010d40:	08010d95 	.word	0x08010d95
 8010d44:	08010d11 	.word	0x08010d11
 8010d48:	08010d11 	.word	0x08010d11
 8010d4c:	08010d11 	.word	0x08010d11
 8010d50:	08010d11 	.word	0x08010d11
 8010d54:	08010ea1 	.word	0x08010ea1
 8010d58:	08010dc5 	.word	0x08010dc5
 8010d5c:	08010e83 	.word	0x08010e83
 8010d60:	08010d11 	.word	0x08010d11
 8010d64:	08010d11 	.word	0x08010d11
 8010d68:	08010ec3 	.word	0x08010ec3
 8010d6c:	08010d11 	.word	0x08010d11
 8010d70:	08010dc5 	.word	0x08010dc5
 8010d74:	08010d11 	.word	0x08010d11
 8010d78:	08010d11 	.word	0x08010d11
 8010d7c:	08010e8b 	.word	0x08010e8b
 8010d80:	680b      	ldr	r3, [r1, #0]
 8010d82:	1d1a      	adds	r2, r3, #4
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	600a      	str	r2, [r1, #0]
 8010d88:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8010d8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010d90:	2301      	movs	r3, #1
 8010d92:	e0a3      	b.n	8010edc <_printf_i+0x1f4>
 8010d94:	6825      	ldr	r5, [r4, #0]
 8010d96:	6808      	ldr	r0, [r1, #0]
 8010d98:	062e      	lsls	r6, r5, #24
 8010d9a:	f100 0304 	add.w	r3, r0, #4
 8010d9e:	d50a      	bpl.n	8010db6 <_printf_i+0xce>
 8010da0:	6805      	ldr	r5, [r0, #0]
 8010da2:	600b      	str	r3, [r1, #0]
 8010da4:	2d00      	cmp	r5, #0
 8010da6:	da03      	bge.n	8010db0 <_printf_i+0xc8>
 8010da8:	232d      	movs	r3, #45	; 0x2d
 8010daa:	426d      	negs	r5, r5
 8010dac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010db0:	485e      	ldr	r0, [pc, #376]	; (8010f2c <_printf_i+0x244>)
 8010db2:	230a      	movs	r3, #10
 8010db4:	e019      	b.n	8010dea <_printf_i+0x102>
 8010db6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8010dba:	6805      	ldr	r5, [r0, #0]
 8010dbc:	600b      	str	r3, [r1, #0]
 8010dbe:	bf18      	it	ne
 8010dc0:	b22d      	sxthne	r5, r5
 8010dc2:	e7ef      	b.n	8010da4 <_printf_i+0xbc>
 8010dc4:	680b      	ldr	r3, [r1, #0]
 8010dc6:	6825      	ldr	r5, [r4, #0]
 8010dc8:	1d18      	adds	r0, r3, #4
 8010dca:	6008      	str	r0, [r1, #0]
 8010dcc:	0628      	lsls	r0, r5, #24
 8010dce:	d501      	bpl.n	8010dd4 <_printf_i+0xec>
 8010dd0:	681d      	ldr	r5, [r3, #0]
 8010dd2:	e002      	b.n	8010dda <_printf_i+0xf2>
 8010dd4:	0669      	lsls	r1, r5, #25
 8010dd6:	d5fb      	bpl.n	8010dd0 <_printf_i+0xe8>
 8010dd8:	881d      	ldrh	r5, [r3, #0]
 8010dda:	4854      	ldr	r0, [pc, #336]	; (8010f2c <_printf_i+0x244>)
 8010ddc:	2f6f      	cmp	r7, #111	; 0x6f
 8010dde:	bf0c      	ite	eq
 8010de0:	2308      	moveq	r3, #8
 8010de2:	230a      	movne	r3, #10
 8010de4:	2100      	movs	r1, #0
 8010de6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010dea:	6866      	ldr	r6, [r4, #4]
 8010dec:	60a6      	str	r6, [r4, #8]
 8010dee:	2e00      	cmp	r6, #0
 8010df0:	bfa2      	ittt	ge
 8010df2:	6821      	ldrge	r1, [r4, #0]
 8010df4:	f021 0104 	bicge.w	r1, r1, #4
 8010df8:	6021      	strge	r1, [r4, #0]
 8010dfa:	b90d      	cbnz	r5, 8010e00 <_printf_i+0x118>
 8010dfc:	2e00      	cmp	r6, #0
 8010dfe:	d04d      	beq.n	8010e9c <_printf_i+0x1b4>
 8010e00:	4616      	mov	r6, r2
 8010e02:	fbb5 f1f3 	udiv	r1, r5, r3
 8010e06:	fb03 5711 	mls	r7, r3, r1, r5
 8010e0a:	5dc7      	ldrb	r7, [r0, r7]
 8010e0c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010e10:	462f      	mov	r7, r5
 8010e12:	42bb      	cmp	r3, r7
 8010e14:	460d      	mov	r5, r1
 8010e16:	d9f4      	bls.n	8010e02 <_printf_i+0x11a>
 8010e18:	2b08      	cmp	r3, #8
 8010e1a:	d10b      	bne.n	8010e34 <_printf_i+0x14c>
 8010e1c:	6823      	ldr	r3, [r4, #0]
 8010e1e:	07df      	lsls	r7, r3, #31
 8010e20:	d508      	bpl.n	8010e34 <_printf_i+0x14c>
 8010e22:	6923      	ldr	r3, [r4, #16]
 8010e24:	6861      	ldr	r1, [r4, #4]
 8010e26:	4299      	cmp	r1, r3
 8010e28:	bfde      	ittt	le
 8010e2a:	2330      	movle	r3, #48	; 0x30
 8010e2c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010e30:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010e34:	1b92      	subs	r2, r2, r6
 8010e36:	6122      	str	r2, [r4, #16]
 8010e38:	f8cd a000 	str.w	sl, [sp]
 8010e3c:	464b      	mov	r3, r9
 8010e3e:	aa03      	add	r2, sp, #12
 8010e40:	4621      	mov	r1, r4
 8010e42:	4640      	mov	r0, r8
 8010e44:	f7ff fee2 	bl	8010c0c <_printf_common>
 8010e48:	3001      	adds	r0, #1
 8010e4a:	d14c      	bne.n	8010ee6 <_printf_i+0x1fe>
 8010e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8010e50:	b004      	add	sp, #16
 8010e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e56:	4835      	ldr	r0, [pc, #212]	; (8010f2c <_printf_i+0x244>)
 8010e58:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8010e5c:	6823      	ldr	r3, [r4, #0]
 8010e5e:	680e      	ldr	r6, [r1, #0]
 8010e60:	061f      	lsls	r7, r3, #24
 8010e62:	f856 5b04 	ldr.w	r5, [r6], #4
 8010e66:	600e      	str	r6, [r1, #0]
 8010e68:	d514      	bpl.n	8010e94 <_printf_i+0x1ac>
 8010e6a:	07d9      	lsls	r1, r3, #31
 8010e6c:	bf44      	itt	mi
 8010e6e:	f043 0320 	orrmi.w	r3, r3, #32
 8010e72:	6023      	strmi	r3, [r4, #0]
 8010e74:	b91d      	cbnz	r5, 8010e7e <_printf_i+0x196>
 8010e76:	6823      	ldr	r3, [r4, #0]
 8010e78:	f023 0320 	bic.w	r3, r3, #32
 8010e7c:	6023      	str	r3, [r4, #0]
 8010e7e:	2310      	movs	r3, #16
 8010e80:	e7b0      	b.n	8010de4 <_printf_i+0xfc>
 8010e82:	6823      	ldr	r3, [r4, #0]
 8010e84:	f043 0320 	orr.w	r3, r3, #32
 8010e88:	6023      	str	r3, [r4, #0]
 8010e8a:	2378      	movs	r3, #120	; 0x78
 8010e8c:	4828      	ldr	r0, [pc, #160]	; (8010f30 <_printf_i+0x248>)
 8010e8e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010e92:	e7e3      	b.n	8010e5c <_printf_i+0x174>
 8010e94:	065e      	lsls	r6, r3, #25
 8010e96:	bf48      	it	mi
 8010e98:	b2ad      	uxthmi	r5, r5
 8010e9a:	e7e6      	b.n	8010e6a <_printf_i+0x182>
 8010e9c:	4616      	mov	r6, r2
 8010e9e:	e7bb      	b.n	8010e18 <_printf_i+0x130>
 8010ea0:	680b      	ldr	r3, [r1, #0]
 8010ea2:	6826      	ldr	r6, [r4, #0]
 8010ea4:	6960      	ldr	r0, [r4, #20]
 8010ea6:	1d1d      	adds	r5, r3, #4
 8010ea8:	600d      	str	r5, [r1, #0]
 8010eaa:	0635      	lsls	r5, r6, #24
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	d501      	bpl.n	8010eb4 <_printf_i+0x1cc>
 8010eb0:	6018      	str	r0, [r3, #0]
 8010eb2:	e002      	b.n	8010eba <_printf_i+0x1d2>
 8010eb4:	0671      	lsls	r1, r6, #25
 8010eb6:	d5fb      	bpl.n	8010eb0 <_printf_i+0x1c8>
 8010eb8:	8018      	strh	r0, [r3, #0]
 8010eba:	2300      	movs	r3, #0
 8010ebc:	6123      	str	r3, [r4, #16]
 8010ebe:	4616      	mov	r6, r2
 8010ec0:	e7ba      	b.n	8010e38 <_printf_i+0x150>
 8010ec2:	680b      	ldr	r3, [r1, #0]
 8010ec4:	1d1a      	adds	r2, r3, #4
 8010ec6:	600a      	str	r2, [r1, #0]
 8010ec8:	681e      	ldr	r6, [r3, #0]
 8010eca:	6862      	ldr	r2, [r4, #4]
 8010ecc:	2100      	movs	r1, #0
 8010ece:	4630      	mov	r0, r6
 8010ed0:	f7ef fa06 	bl	80002e0 <memchr>
 8010ed4:	b108      	cbz	r0, 8010eda <_printf_i+0x1f2>
 8010ed6:	1b80      	subs	r0, r0, r6
 8010ed8:	6060      	str	r0, [r4, #4]
 8010eda:	6863      	ldr	r3, [r4, #4]
 8010edc:	6123      	str	r3, [r4, #16]
 8010ede:	2300      	movs	r3, #0
 8010ee0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010ee4:	e7a8      	b.n	8010e38 <_printf_i+0x150>
 8010ee6:	6923      	ldr	r3, [r4, #16]
 8010ee8:	4632      	mov	r2, r6
 8010eea:	4649      	mov	r1, r9
 8010eec:	4640      	mov	r0, r8
 8010eee:	47d0      	blx	sl
 8010ef0:	3001      	adds	r0, #1
 8010ef2:	d0ab      	beq.n	8010e4c <_printf_i+0x164>
 8010ef4:	6823      	ldr	r3, [r4, #0]
 8010ef6:	079b      	lsls	r3, r3, #30
 8010ef8:	d413      	bmi.n	8010f22 <_printf_i+0x23a>
 8010efa:	68e0      	ldr	r0, [r4, #12]
 8010efc:	9b03      	ldr	r3, [sp, #12]
 8010efe:	4298      	cmp	r0, r3
 8010f00:	bfb8      	it	lt
 8010f02:	4618      	movlt	r0, r3
 8010f04:	e7a4      	b.n	8010e50 <_printf_i+0x168>
 8010f06:	2301      	movs	r3, #1
 8010f08:	4632      	mov	r2, r6
 8010f0a:	4649      	mov	r1, r9
 8010f0c:	4640      	mov	r0, r8
 8010f0e:	47d0      	blx	sl
 8010f10:	3001      	adds	r0, #1
 8010f12:	d09b      	beq.n	8010e4c <_printf_i+0x164>
 8010f14:	3501      	adds	r5, #1
 8010f16:	68e3      	ldr	r3, [r4, #12]
 8010f18:	9903      	ldr	r1, [sp, #12]
 8010f1a:	1a5b      	subs	r3, r3, r1
 8010f1c:	42ab      	cmp	r3, r5
 8010f1e:	dcf2      	bgt.n	8010f06 <_printf_i+0x21e>
 8010f20:	e7eb      	b.n	8010efa <_printf_i+0x212>
 8010f22:	2500      	movs	r5, #0
 8010f24:	f104 0619 	add.w	r6, r4, #25
 8010f28:	e7f5      	b.n	8010f16 <_printf_i+0x22e>
 8010f2a:	bf00      	nop
 8010f2c:	08011741 	.word	0x08011741
 8010f30:	08011752 	.word	0x08011752

08010f34 <_sbrk_r>:
 8010f34:	b538      	push	{r3, r4, r5, lr}
 8010f36:	4d06      	ldr	r5, [pc, #24]	; (8010f50 <_sbrk_r+0x1c>)
 8010f38:	2300      	movs	r3, #0
 8010f3a:	4604      	mov	r4, r0
 8010f3c:	4608      	mov	r0, r1
 8010f3e:	602b      	str	r3, [r5, #0]
 8010f40:	f7f0 fe10 	bl	8001b64 <_sbrk>
 8010f44:	1c43      	adds	r3, r0, #1
 8010f46:	d102      	bne.n	8010f4e <_sbrk_r+0x1a>
 8010f48:	682b      	ldr	r3, [r5, #0]
 8010f4a:	b103      	cbz	r3, 8010f4e <_sbrk_r+0x1a>
 8010f4c:	6023      	str	r3, [r4, #0]
 8010f4e:	bd38      	pop	{r3, r4, r5, pc}
 8010f50:	24002220 	.word	0x24002220

08010f54 <__sread>:
 8010f54:	b510      	push	{r4, lr}
 8010f56:	460c      	mov	r4, r1
 8010f58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010f5c:	f000 fab4 	bl	80114c8 <_read_r>
 8010f60:	2800      	cmp	r0, #0
 8010f62:	bfab      	itete	ge
 8010f64:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010f66:	89a3      	ldrhlt	r3, [r4, #12]
 8010f68:	181b      	addge	r3, r3, r0
 8010f6a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010f6e:	bfac      	ite	ge
 8010f70:	6563      	strge	r3, [r4, #84]	; 0x54
 8010f72:	81a3      	strhlt	r3, [r4, #12]
 8010f74:	bd10      	pop	{r4, pc}

08010f76 <__swrite>:
 8010f76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f7a:	461f      	mov	r7, r3
 8010f7c:	898b      	ldrh	r3, [r1, #12]
 8010f7e:	05db      	lsls	r3, r3, #23
 8010f80:	4605      	mov	r5, r0
 8010f82:	460c      	mov	r4, r1
 8010f84:	4616      	mov	r6, r2
 8010f86:	d505      	bpl.n	8010f94 <__swrite+0x1e>
 8010f88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010f8c:	2302      	movs	r3, #2
 8010f8e:	2200      	movs	r2, #0
 8010f90:	f000 f9c8 	bl	8011324 <_lseek_r>
 8010f94:	89a3      	ldrh	r3, [r4, #12]
 8010f96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010f9a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010f9e:	81a3      	strh	r3, [r4, #12]
 8010fa0:	4632      	mov	r2, r6
 8010fa2:	463b      	mov	r3, r7
 8010fa4:	4628      	mov	r0, r5
 8010fa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010faa:	f000 b869 	b.w	8011080 <_write_r>

08010fae <__sseek>:
 8010fae:	b510      	push	{r4, lr}
 8010fb0:	460c      	mov	r4, r1
 8010fb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010fb6:	f000 f9b5 	bl	8011324 <_lseek_r>
 8010fba:	1c43      	adds	r3, r0, #1
 8010fbc:	89a3      	ldrh	r3, [r4, #12]
 8010fbe:	bf15      	itete	ne
 8010fc0:	6560      	strne	r0, [r4, #84]	; 0x54
 8010fc2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010fc6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010fca:	81a3      	strheq	r3, [r4, #12]
 8010fcc:	bf18      	it	ne
 8010fce:	81a3      	strhne	r3, [r4, #12]
 8010fd0:	bd10      	pop	{r4, pc}

08010fd2 <__sclose>:
 8010fd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010fd6:	f000 b8d3 	b.w	8011180 <_close_r>
	...

08010fdc <__swbuf_r>:
 8010fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010fde:	460e      	mov	r6, r1
 8010fe0:	4614      	mov	r4, r2
 8010fe2:	4605      	mov	r5, r0
 8010fe4:	b118      	cbz	r0, 8010fee <__swbuf_r+0x12>
 8010fe6:	6983      	ldr	r3, [r0, #24]
 8010fe8:	b90b      	cbnz	r3, 8010fee <__swbuf_r+0x12>
 8010fea:	f7ff fbbb 	bl	8010764 <__sinit>
 8010fee:	4b21      	ldr	r3, [pc, #132]	; (8011074 <__swbuf_r+0x98>)
 8010ff0:	429c      	cmp	r4, r3
 8010ff2:	d12b      	bne.n	801104c <__swbuf_r+0x70>
 8010ff4:	686c      	ldr	r4, [r5, #4]
 8010ff6:	69a3      	ldr	r3, [r4, #24]
 8010ff8:	60a3      	str	r3, [r4, #8]
 8010ffa:	89a3      	ldrh	r3, [r4, #12]
 8010ffc:	071a      	lsls	r2, r3, #28
 8010ffe:	d52f      	bpl.n	8011060 <__swbuf_r+0x84>
 8011000:	6923      	ldr	r3, [r4, #16]
 8011002:	b36b      	cbz	r3, 8011060 <__swbuf_r+0x84>
 8011004:	6923      	ldr	r3, [r4, #16]
 8011006:	6820      	ldr	r0, [r4, #0]
 8011008:	1ac0      	subs	r0, r0, r3
 801100a:	6963      	ldr	r3, [r4, #20]
 801100c:	b2f6      	uxtb	r6, r6
 801100e:	4283      	cmp	r3, r0
 8011010:	4637      	mov	r7, r6
 8011012:	dc04      	bgt.n	801101e <__swbuf_r+0x42>
 8011014:	4621      	mov	r1, r4
 8011016:	4628      	mov	r0, r5
 8011018:	f000 f948 	bl	80112ac <_fflush_r>
 801101c:	bb30      	cbnz	r0, 801106c <__swbuf_r+0x90>
 801101e:	68a3      	ldr	r3, [r4, #8]
 8011020:	3b01      	subs	r3, #1
 8011022:	60a3      	str	r3, [r4, #8]
 8011024:	6823      	ldr	r3, [r4, #0]
 8011026:	1c5a      	adds	r2, r3, #1
 8011028:	6022      	str	r2, [r4, #0]
 801102a:	701e      	strb	r6, [r3, #0]
 801102c:	6963      	ldr	r3, [r4, #20]
 801102e:	3001      	adds	r0, #1
 8011030:	4283      	cmp	r3, r0
 8011032:	d004      	beq.n	801103e <__swbuf_r+0x62>
 8011034:	89a3      	ldrh	r3, [r4, #12]
 8011036:	07db      	lsls	r3, r3, #31
 8011038:	d506      	bpl.n	8011048 <__swbuf_r+0x6c>
 801103a:	2e0a      	cmp	r6, #10
 801103c:	d104      	bne.n	8011048 <__swbuf_r+0x6c>
 801103e:	4621      	mov	r1, r4
 8011040:	4628      	mov	r0, r5
 8011042:	f000 f933 	bl	80112ac <_fflush_r>
 8011046:	b988      	cbnz	r0, 801106c <__swbuf_r+0x90>
 8011048:	4638      	mov	r0, r7
 801104a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801104c:	4b0a      	ldr	r3, [pc, #40]	; (8011078 <__swbuf_r+0x9c>)
 801104e:	429c      	cmp	r4, r3
 8011050:	d101      	bne.n	8011056 <__swbuf_r+0x7a>
 8011052:	68ac      	ldr	r4, [r5, #8]
 8011054:	e7cf      	b.n	8010ff6 <__swbuf_r+0x1a>
 8011056:	4b09      	ldr	r3, [pc, #36]	; (801107c <__swbuf_r+0xa0>)
 8011058:	429c      	cmp	r4, r3
 801105a:	bf08      	it	eq
 801105c:	68ec      	ldreq	r4, [r5, #12]
 801105e:	e7ca      	b.n	8010ff6 <__swbuf_r+0x1a>
 8011060:	4621      	mov	r1, r4
 8011062:	4628      	mov	r0, r5
 8011064:	f000 f81e 	bl	80110a4 <__swsetup_r>
 8011068:	2800      	cmp	r0, #0
 801106a:	d0cb      	beq.n	8011004 <__swbuf_r+0x28>
 801106c:	f04f 37ff 	mov.w	r7, #4294967295
 8011070:	e7ea      	b.n	8011048 <__swbuf_r+0x6c>
 8011072:	bf00      	nop
 8011074:	080116f0 	.word	0x080116f0
 8011078:	08011710 	.word	0x08011710
 801107c:	080116d0 	.word	0x080116d0

08011080 <_write_r>:
 8011080:	b538      	push	{r3, r4, r5, lr}
 8011082:	4d07      	ldr	r5, [pc, #28]	; (80110a0 <_write_r+0x20>)
 8011084:	4604      	mov	r4, r0
 8011086:	4608      	mov	r0, r1
 8011088:	4611      	mov	r1, r2
 801108a:	2200      	movs	r2, #0
 801108c:	602a      	str	r2, [r5, #0]
 801108e:	461a      	mov	r2, r3
 8011090:	f7f0 fd17 	bl	8001ac2 <_write>
 8011094:	1c43      	adds	r3, r0, #1
 8011096:	d102      	bne.n	801109e <_write_r+0x1e>
 8011098:	682b      	ldr	r3, [r5, #0]
 801109a:	b103      	cbz	r3, 801109e <_write_r+0x1e>
 801109c:	6023      	str	r3, [r4, #0]
 801109e:	bd38      	pop	{r3, r4, r5, pc}
 80110a0:	24002220 	.word	0x24002220

080110a4 <__swsetup_r>:
 80110a4:	4b32      	ldr	r3, [pc, #200]	; (8011170 <__swsetup_r+0xcc>)
 80110a6:	b570      	push	{r4, r5, r6, lr}
 80110a8:	681d      	ldr	r5, [r3, #0]
 80110aa:	4606      	mov	r6, r0
 80110ac:	460c      	mov	r4, r1
 80110ae:	b125      	cbz	r5, 80110ba <__swsetup_r+0x16>
 80110b0:	69ab      	ldr	r3, [r5, #24]
 80110b2:	b913      	cbnz	r3, 80110ba <__swsetup_r+0x16>
 80110b4:	4628      	mov	r0, r5
 80110b6:	f7ff fb55 	bl	8010764 <__sinit>
 80110ba:	4b2e      	ldr	r3, [pc, #184]	; (8011174 <__swsetup_r+0xd0>)
 80110bc:	429c      	cmp	r4, r3
 80110be:	d10f      	bne.n	80110e0 <__swsetup_r+0x3c>
 80110c0:	686c      	ldr	r4, [r5, #4]
 80110c2:	89a3      	ldrh	r3, [r4, #12]
 80110c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80110c8:	0719      	lsls	r1, r3, #28
 80110ca:	d42c      	bmi.n	8011126 <__swsetup_r+0x82>
 80110cc:	06dd      	lsls	r5, r3, #27
 80110ce:	d411      	bmi.n	80110f4 <__swsetup_r+0x50>
 80110d0:	2309      	movs	r3, #9
 80110d2:	6033      	str	r3, [r6, #0]
 80110d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80110d8:	81a3      	strh	r3, [r4, #12]
 80110da:	f04f 30ff 	mov.w	r0, #4294967295
 80110de:	e03e      	b.n	801115e <__swsetup_r+0xba>
 80110e0:	4b25      	ldr	r3, [pc, #148]	; (8011178 <__swsetup_r+0xd4>)
 80110e2:	429c      	cmp	r4, r3
 80110e4:	d101      	bne.n	80110ea <__swsetup_r+0x46>
 80110e6:	68ac      	ldr	r4, [r5, #8]
 80110e8:	e7eb      	b.n	80110c2 <__swsetup_r+0x1e>
 80110ea:	4b24      	ldr	r3, [pc, #144]	; (801117c <__swsetup_r+0xd8>)
 80110ec:	429c      	cmp	r4, r3
 80110ee:	bf08      	it	eq
 80110f0:	68ec      	ldreq	r4, [r5, #12]
 80110f2:	e7e6      	b.n	80110c2 <__swsetup_r+0x1e>
 80110f4:	0758      	lsls	r0, r3, #29
 80110f6:	d512      	bpl.n	801111e <__swsetup_r+0x7a>
 80110f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80110fa:	b141      	cbz	r1, 801110e <__swsetup_r+0x6a>
 80110fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011100:	4299      	cmp	r1, r3
 8011102:	d002      	beq.n	801110a <__swsetup_r+0x66>
 8011104:	4630      	mov	r0, r6
 8011106:	f000 f98f 	bl	8011428 <_free_r>
 801110a:	2300      	movs	r3, #0
 801110c:	6363      	str	r3, [r4, #52]	; 0x34
 801110e:	89a3      	ldrh	r3, [r4, #12]
 8011110:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011114:	81a3      	strh	r3, [r4, #12]
 8011116:	2300      	movs	r3, #0
 8011118:	6063      	str	r3, [r4, #4]
 801111a:	6923      	ldr	r3, [r4, #16]
 801111c:	6023      	str	r3, [r4, #0]
 801111e:	89a3      	ldrh	r3, [r4, #12]
 8011120:	f043 0308 	orr.w	r3, r3, #8
 8011124:	81a3      	strh	r3, [r4, #12]
 8011126:	6923      	ldr	r3, [r4, #16]
 8011128:	b94b      	cbnz	r3, 801113e <__swsetup_r+0x9a>
 801112a:	89a3      	ldrh	r3, [r4, #12]
 801112c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011130:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011134:	d003      	beq.n	801113e <__swsetup_r+0x9a>
 8011136:	4621      	mov	r1, r4
 8011138:	4630      	mov	r0, r6
 801113a:	f000 f929 	bl	8011390 <__smakebuf_r>
 801113e:	89a0      	ldrh	r0, [r4, #12]
 8011140:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011144:	f010 0301 	ands.w	r3, r0, #1
 8011148:	d00a      	beq.n	8011160 <__swsetup_r+0xbc>
 801114a:	2300      	movs	r3, #0
 801114c:	60a3      	str	r3, [r4, #8]
 801114e:	6963      	ldr	r3, [r4, #20]
 8011150:	425b      	negs	r3, r3
 8011152:	61a3      	str	r3, [r4, #24]
 8011154:	6923      	ldr	r3, [r4, #16]
 8011156:	b943      	cbnz	r3, 801116a <__swsetup_r+0xc6>
 8011158:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801115c:	d1ba      	bne.n	80110d4 <__swsetup_r+0x30>
 801115e:	bd70      	pop	{r4, r5, r6, pc}
 8011160:	0781      	lsls	r1, r0, #30
 8011162:	bf58      	it	pl
 8011164:	6963      	ldrpl	r3, [r4, #20]
 8011166:	60a3      	str	r3, [r4, #8]
 8011168:	e7f4      	b.n	8011154 <__swsetup_r+0xb0>
 801116a:	2000      	movs	r0, #0
 801116c:	e7f7      	b.n	801115e <__swsetup_r+0xba>
 801116e:	bf00      	nop
 8011170:	24000108 	.word	0x24000108
 8011174:	080116f0 	.word	0x080116f0
 8011178:	08011710 	.word	0x08011710
 801117c:	080116d0 	.word	0x080116d0

08011180 <_close_r>:
 8011180:	b538      	push	{r3, r4, r5, lr}
 8011182:	4d06      	ldr	r5, [pc, #24]	; (801119c <_close_r+0x1c>)
 8011184:	2300      	movs	r3, #0
 8011186:	4604      	mov	r4, r0
 8011188:	4608      	mov	r0, r1
 801118a:	602b      	str	r3, [r5, #0]
 801118c:	f7f0 fcb5 	bl	8001afa <_close>
 8011190:	1c43      	adds	r3, r0, #1
 8011192:	d102      	bne.n	801119a <_close_r+0x1a>
 8011194:	682b      	ldr	r3, [r5, #0]
 8011196:	b103      	cbz	r3, 801119a <_close_r+0x1a>
 8011198:	6023      	str	r3, [r4, #0]
 801119a:	bd38      	pop	{r3, r4, r5, pc}
 801119c:	24002220 	.word	0x24002220

080111a0 <__sflush_r>:
 80111a0:	898a      	ldrh	r2, [r1, #12]
 80111a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111a6:	4605      	mov	r5, r0
 80111a8:	0710      	lsls	r0, r2, #28
 80111aa:	460c      	mov	r4, r1
 80111ac:	d458      	bmi.n	8011260 <__sflush_r+0xc0>
 80111ae:	684b      	ldr	r3, [r1, #4]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	dc05      	bgt.n	80111c0 <__sflush_r+0x20>
 80111b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	dc02      	bgt.n	80111c0 <__sflush_r+0x20>
 80111ba:	2000      	movs	r0, #0
 80111bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80111c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80111c2:	2e00      	cmp	r6, #0
 80111c4:	d0f9      	beq.n	80111ba <__sflush_r+0x1a>
 80111c6:	2300      	movs	r3, #0
 80111c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80111cc:	682f      	ldr	r7, [r5, #0]
 80111ce:	602b      	str	r3, [r5, #0]
 80111d0:	d032      	beq.n	8011238 <__sflush_r+0x98>
 80111d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80111d4:	89a3      	ldrh	r3, [r4, #12]
 80111d6:	075a      	lsls	r2, r3, #29
 80111d8:	d505      	bpl.n	80111e6 <__sflush_r+0x46>
 80111da:	6863      	ldr	r3, [r4, #4]
 80111dc:	1ac0      	subs	r0, r0, r3
 80111de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80111e0:	b10b      	cbz	r3, 80111e6 <__sflush_r+0x46>
 80111e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80111e4:	1ac0      	subs	r0, r0, r3
 80111e6:	2300      	movs	r3, #0
 80111e8:	4602      	mov	r2, r0
 80111ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80111ec:	6a21      	ldr	r1, [r4, #32]
 80111ee:	4628      	mov	r0, r5
 80111f0:	47b0      	blx	r6
 80111f2:	1c43      	adds	r3, r0, #1
 80111f4:	89a3      	ldrh	r3, [r4, #12]
 80111f6:	d106      	bne.n	8011206 <__sflush_r+0x66>
 80111f8:	6829      	ldr	r1, [r5, #0]
 80111fa:	291d      	cmp	r1, #29
 80111fc:	d82c      	bhi.n	8011258 <__sflush_r+0xb8>
 80111fe:	4a2a      	ldr	r2, [pc, #168]	; (80112a8 <__sflush_r+0x108>)
 8011200:	40ca      	lsrs	r2, r1
 8011202:	07d6      	lsls	r6, r2, #31
 8011204:	d528      	bpl.n	8011258 <__sflush_r+0xb8>
 8011206:	2200      	movs	r2, #0
 8011208:	6062      	str	r2, [r4, #4]
 801120a:	04d9      	lsls	r1, r3, #19
 801120c:	6922      	ldr	r2, [r4, #16]
 801120e:	6022      	str	r2, [r4, #0]
 8011210:	d504      	bpl.n	801121c <__sflush_r+0x7c>
 8011212:	1c42      	adds	r2, r0, #1
 8011214:	d101      	bne.n	801121a <__sflush_r+0x7a>
 8011216:	682b      	ldr	r3, [r5, #0]
 8011218:	b903      	cbnz	r3, 801121c <__sflush_r+0x7c>
 801121a:	6560      	str	r0, [r4, #84]	; 0x54
 801121c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801121e:	602f      	str	r7, [r5, #0]
 8011220:	2900      	cmp	r1, #0
 8011222:	d0ca      	beq.n	80111ba <__sflush_r+0x1a>
 8011224:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011228:	4299      	cmp	r1, r3
 801122a:	d002      	beq.n	8011232 <__sflush_r+0x92>
 801122c:	4628      	mov	r0, r5
 801122e:	f000 f8fb 	bl	8011428 <_free_r>
 8011232:	2000      	movs	r0, #0
 8011234:	6360      	str	r0, [r4, #52]	; 0x34
 8011236:	e7c1      	b.n	80111bc <__sflush_r+0x1c>
 8011238:	6a21      	ldr	r1, [r4, #32]
 801123a:	2301      	movs	r3, #1
 801123c:	4628      	mov	r0, r5
 801123e:	47b0      	blx	r6
 8011240:	1c41      	adds	r1, r0, #1
 8011242:	d1c7      	bne.n	80111d4 <__sflush_r+0x34>
 8011244:	682b      	ldr	r3, [r5, #0]
 8011246:	2b00      	cmp	r3, #0
 8011248:	d0c4      	beq.n	80111d4 <__sflush_r+0x34>
 801124a:	2b1d      	cmp	r3, #29
 801124c:	d001      	beq.n	8011252 <__sflush_r+0xb2>
 801124e:	2b16      	cmp	r3, #22
 8011250:	d101      	bne.n	8011256 <__sflush_r+0xb6>
 8011252:	602f      	str	r7, [r5, #0]
 8011254:	e7b1      	b.n	80111ba <__sflush_r+0x1a>
 8011256:	89a3      	ldrh	r3, [r4, #12]
 8011258:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801125c:	81a3      	strh	r3, [r4, #12]
 801125e:	e7ad      	b.n	80111bc <__sflush_r+0x1c>
 8011260:	690f      	ldr	r7, [r1, #16]
 8011262:	2f00      	cmp	r7, #0
 8011264:	d0a9      	beq.n	80111ba <__sflush_r+0x1a>
 8011266:	0793      	lsls	r3, r2, #30
 8011268:	680e      	ldr	r6, [r1, #0]
 801126a:	bf08      	it	eq
 801126c:	694b      	ldreq	r3, [r1, #20]
 801126e:	600f      	str	r7, [r1, #0]
 8011270:	bf18      	it	ne
 8011272:	2300      	movne	r3, #0
 8011274:	eba6 0807 	sub.w	r8, r6, r7
 8011278:	608b      	str	r3, [r1, #8]
 801127a:	f1b8 0f00 	cmp.w	r8, #0
 801127e:	dd9c      	ble.n	80111ba <__sflush_r+0x1a>
 8011280:	6a21      	ldr	r1, [r4, #32]
 8011282:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011284:	4643      	mov	r3, r8
 8011286:	463a      	mov	r2, r7
 8011288:	4628      	mov	r0, r5
 801128a:	47b0      	blx	r6
 801128c:	2800      	cmp	r0, #0
 801128e:	dc06      	bgt.n	801129e <__sflush_r+0xfe>
 8011290:	89a3      	ldrh	r3, [r4, #12]
 8011292:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011296:	81a3      	strh	r3, [r4, #12]
 8011298:	f04f 30ff 	mov.w	r0, #4294967295
 801129c:	e78e      	b.n	80111bc <__sflush_r+0x1c>
 801129e:	4407      	add	r7, r0
 80112a0:	eba8 0800 	sub.w	r8, r8, r0
 80112a4:	e7e9      	b.n	801127a <__sflush_r+0xda>
 80112a6:	bf00      	nop
 80112a8:	20400001 	.word	0x20400001

080112ac <_fflush_r>:
 80112ac:	b538      	push	{r3, r4, r5, lr}
 80112ae:	690b      	ldr	r3, [r1, #16]
 80112b0:	4605      	mov	r5, r0
 80112b2:	460c      	mov	r4, r1
 80112b4:	b913      	cbnz	r3, 80112bc <_fflush_r+0x10>
 80112b6:	2500      	movs	r5, #0
 80112b8:	4628      	mov	r0, r5
 80112ba:	bd38      	pop	{r3, r4, r5, pc}
 80112bc:	b118      	cbz	r0, 80112c6 <_fflush_r+0x1a>
 80112be:	6983      	ldr	r3, [r0, #24]
 80112c0:	b90b      	cbnz	r3, 80112c6 <_fflush_r+0x1a>
 80112c2:	f7ff fa4f 	bl	8010764 <__sinit>
 80112c6:	4b14      	ldr	r3, [pc, #80]	; (8011318 <_fflush_r+0x6c>)
 80112c8:	429c      	cmp	r4, r3
 80112ca:	d11b      	bne.n	8011304 <_fflush_r+0x58>
 80112cc:	686c      	ldr	r4, [r5, #4]
 80112ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d0ef      	beq.n	80112b6 <_fflush_r+0xa>
 80112d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80112d8:	07d0      	lsls	r0, r2, #31
 80112da:	d404      	bmi.n	80112e6 <_fflush_r+0x3a>
 80112dc:	0599      	lsls	r1, r3, #22
 80112de:	d402      	bmi.n	80112e6 <_fflush_r+0x3a>
 80112e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80112e2:	f7ff fadd 	bl	80108a0 <__retarget_lock_acquire_recursive>
 80112e6:	4628      	mov	r0, r5
 80112e8:	4621      	mov	r1, r4
 80112ea:	f7ff ff59 	bl	80111a0 <__sflush_r>
 80112ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80112f0:	07da      	lsls	r2, r3, #31
 80112f2:	4605      	mov	r5, r0
 80112f4:	d4e0      	bmi.n	80112b8 <_fflush_r+0xc>
 80112f6:	89a3      	ldrh	r3, [r4, #12]
 80112f8:	059b      	lsls	r3, r3, #22
 80112fa:	d4dd      	bmi.n	80112b8 <_fflush_r+0xc>
 80112fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80112fe:	f7ff fad0 	bl	80108a2 <__retarget_lock_release_recursive>
 8011302:	e7d9      	b.n	80112b8 <_fflush_r+0xc>
 8011304:	4b05      	ldr	r3, [pc, #20]	; (801131c <_fflush_r+0x70>)
 8011306:	429c      	cmp	r4, r3
 8011308:	d101      	bne.n	801130e <_fflush_r+0x62>
 801130a:	68ac      	ldr	r4, [r5, #8]
 801130c:	e7df      	b.n	80112ce <_fflush_r+0x22>
 801130e:	4b04      	ldr	r3, [pc, #16]	; (8011320 <_fflush_r+0x74>)
 8011310:	429c      	cmp	r4, r3
 8011312:	bf08      	it	eq
 8011314:	68ec      	ldreq	r4, [r5, #12]
 8011316:	e7da      	b.n	80112ce <_fflush_r+0x22>
 8011318:	080116f0 	.word	0x080116f0
 801131c:	08011710 	.word	0x08011710
 8011320:	080116d0 	.word	0x080116d0

08011324 <_lseek_r>:
 8011324:	b538      	push	{r3, r4, r5, lr}
 8011326:	4d07      	ldr	r5, [pc, #28]	; (8011344 <_lseek_r+0x20>)
 8011328:	4604      	mov	r4, r0
 801132a:	4608      	mov	r0, r1
 801132c:	4611      	mov	r1, r2
 801132e:	2200      	movs	r2, #0
 8011330:	602a      	str	r2, [r5, #0]
 8011332:	461a      	mov	r2, r3
 8011334:	f7f0 fc08 	bl	8001b48 <_lseek>
 8011338:	1c43      	adds	r3, r0, #1
 801133a:	d102      	bne.n	8011342 <_lseek_r+0x1e>
 801133c:	682b      	ldr	r3, [r5, #0]
 801133e:	b103      	cbz	r3, 8011342 <_lseek_r+0x1e>
 8011340:	6023      	str	r3, [r4, #0]
 8011342:	bd38      	pop	{r3, r4, r5, pc}
 8011344:	24002220 	.word	0x24002220

08011348 <__swhatbuf_r>:
 8011348:	b570      	push	{r4, r5, r6, lr}
 801134a:	460e      	mov	r6, r1
 801134c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011350:	2900      	cmp	r1, #0
 8011352:	b096      	sub	sp, #88	; 0x58
 8011354:	4614      	mov	r4, r2
 8011356:	461d      	mov	r5, r3
 8011358:	da07      	bge.n	801136a <__swhatbuf_r+0x22>
 801135a:	2300      	movs	r3, #0
 801135c:	602b      	str	r3, [r5, #0]
 801135e:	89b3      	ldrh	r3, [r6, #12]
 8011360:	061a      	lsls	r2, r3, #24
 8011362:	d410      	bmi.n	8011386 <__swhatbuf_r+0x3e>
 8011364:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011368:	e00e      	b.n	8011388 <__swhatbuf_r+0x40>
 801136a:	466a      	mov	r2, sp
 801136c:	f000 f8be 	bl	80114ec <_fstat_r>
 8011370:	2800      	cmp	r0, #0
 8011372:	dbf2      	blt.n	801135a <__swhatbuf_r+0x12>
 8011374:	9a01      	ldr	r2, [sp, #4]
 8011376:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801137a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801137e:	425a      	negs	r2, r3
 8011380:	415a      	adcs	r2, r3
 8011382:	602a      	str	r2, [r5, #0]
 8011384:	e7ee      	b.n	8011364 <__swhatbuf_r+0x1c>
 8011386:	2340      	movs	r3, #64	; 0x40
 8011388:	2000      	movs	r0, #0
 801138a:	6023      	str	r3, [r4, #0]
 801138c:	b016      	add	sp, #88	; 0x58
 801138e:	bd70      	pop	{r4, r5, r6, pc}

08011390 <__smakebuf_r>:
 8011390:	898b      	ldrh	r3, [r1, #12]
 8011392:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011394:	079d      	lsls	r5, r3, #30
 8011396:	4606      	mov	r6, r0
 8011398:	460c      	mov	r4, r1
 801139a:	d507      	bpl.n	80113ac <__smakebuf_r+0x1c>
 801139c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80113a0:	6023      	str	r3, [r4, #0]
 80113a2:	6123      	str	r3, [r4, #16]
 80113a4:	2301      	movs	r3, #1
 80113a6:	6163      	str	r3, [r4, #20]
 80113a8:	b002      	add	sp, #8
 80113aa:	bd70      	pop	{r4, r5, r6, pc}
 80113ac:	ab01      	add	r3, sp, #4
 80113ae:	466a      	mov	r2, sp
 80113b0:	f7ff ffca 	bl	8011348 <__swhatbuf_r>
 80113b4:	9900      	ldr	r1, [sp, #0]
 80113b6:	4605      	mov	r5, r0
 80113b8:	4630      	mov	r0, r6
 80113ba:	f7ff fa73 	bl	80108a4 <_malloc_r>
 80113be:	b948      	cbnz	r0, 80113d4 <__smakebuf_r+0x44>
 80113c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80113c4:	059a      	lsls	r2, r3, #22
 80113c6:	d4ef      	bmi.n	80113a8 <__smakebuf_r+0x18>
 80113c8:	f023 0303 	bic.w	r3, r3, #3
 80113cc:	f043 0302 	orr.w	r3, r3, #2
 80113d0:	81a3      	strh	r3, [r4, #12]
 80113d2:	e7e3      	b.n	801139c <__smakebuf_r+0xc>
 80113d4:	4b0d      	ldr	r3, [pc, #52]	; (801140c <__smakebuf_r+0x7c>)
 80113d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80113d8:	89a3      	ldrh	r3, [r4, #12]
 80113da:	6020      	str	r0, [r4, #0]
 80113dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80113e0:	81a3      	strh	r3, [r4, #12]
 80113e2:	9b00      	ldr	r3, [sp, #0]
 80113e4:	6163      	str	r3, [r4, #20]
 80113e6:	9b01      	ldr	r3, [sp, #4]
 80113e8:	6120      	str	r0, [r4, #16]
 80113ea:	b15b      	cbz	r3, 8011404 <__smakebuf_r+0x74>
 80113ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80113f0:	4630      	mov	r0, r6
 80113f2:	f000 f88d 	bl	8011510 <_isatty_r>
 80113f6:	b128      	cbz	r0, 8011404 <__smakebuf_r+0x74>
 80113f8:	89a3      	ldrh	r3, [r4, #12]
 80113fa:	f023 0303 	bic.w	r3, r3, #3
 80113fe:	f043 0301 	orr.w	r3, r3, #1
 8011402:	81a3      	strh	r3, [r4, #12]
 8011404:	89a0      	ldrh	r0, [r4, #12]
 8011406:	4305      	orrs	r5, r0
 8011408:	81a5      	strh	r5, [r4, #12]
 801140a:	e7cd      	b.n	80113a8 <__smakebuf_r+0x18>
 801140c:	080106fd 	.word	0x080106fd

08011410 <__malloc_lock>:
 8011410:	4801      	ldr	r0, [pc, #4]	; (8011418 <__malloc_lock+0x8>)
 8011412:	f7ff ba45 	b.w	80108a0 <__retarget_lock_acquire_recursive>
 8011416:	bf00      	nop
 8011418:	24002218 	.word	0x24002218

0801141c <__malloc_unlock>:
 801141c:	4801      	ldr	r0, [pc, #4]	; (8011424 <__malloc_unlock+0x8>)
 801141e:	f7ff ba40 	b.w	80108a2 <__retarget_lock_release_recursive>
 8011422:	bf00      	nop
 8011424:	24002218 	.word	0x24002218

08011428 <_free_r>:
 8011428:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801142a:	2900      	cmp	r1, #0
 801142c:	d048      	beq.n	80114c0 <_free_r+0x98>
 801142e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011432:	9001      	str	r0, [sp, #4]
 8011434:	2b00      	cmp	r3, #0
 8011436:	f1a1 0404 	sub.w	r4, r1, #4
 801143a:	bfb8      	it	lt
 801143c:	18e4      	addlt	r4, r4, r3
 801143e:	f7ff ffe7 	bl	8011410 <__malloc_lock>
 8011442:	4a20      	ldr	r2, [pc, #128]	; (80114c4 <_free_r+0x9c>)
 8011444:	9801      	ldr	r0, [sp, #4]
 8011446:	6813      	ldr	r3, [r2, #0]
 8011448:	4615      	mov	r5, r2
 801144a:	b933      	cbnz	r3, 801145a <_free_r+0x32>
 801144c:	6063      	str	r3, [r4, #4]
 801144e:	6014      	str	r4, [r2, #0]
 8011450:	b003      	add	sp, #12
 8011452:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011456:	f7ff bfe1 	b.w	801141c <__malloc_unlock>
 801145a:	42a3      	cmp	r3, r4
 801145c:	d90b      	bls.n	8011476 <_free_r+0x4e>
 801145e:	6821      	ldr	r1, [r4, #0]
 8011460:	1862      	adds	r2, r4, r1
 8011462:	4293      	cmp	r3, r2
 8011464:	bf04      	itt	eq
 8011466:	681a      	ldreq	r2, [r3, #0]
 8011468:	685b      	ldreq	r3, [r3, #4]
 801146a:	6063      	str	r3, [r4, #4]
 801146c:	bf04      	itt	eq
 801146e:	1852      	addeq	r2, r2, r1
 8011470:	6022      	streq	r2, [r4, #0]
 8011472:	602c      	str	r4, [r5, #0]
 8011474:	e7ec      	b.n	8011450 <_free_r+0x28>
 8011476:	461a      	mov	r2, r3
 8011478:	685b      	ldr	r3, [r3, #4]
 801147a:	b10b      	cbz	r3, 8011480 <_free_r+0x58>
 801147c:	42a3      	cmp	r3, r4
 801147e:	d9fa      	bls.n	8011476 <_free_r+0x4e>
 8011480:	6811      	ldr	r1, [r2, #0]
 8011482:	1855      	adds	r5, r2, r1
 8011484:	42a5      	cmp	r5, r4
 8011486:	d10b      	bne.n	80114a0 <_free_r+0x78>
 8011488:	6824      	ldr	r4, [r4, #0]
 801148a:	4421      	add	r1, r4
 801148c:	1854      	adds	r4, r2, r1
 801148e:	42a3      	cmp	r3, r4
 8011490:	6011      	str	r1, [r2, #0]
 8011492:	d1dd      	bne.n	8011450 <_free_r+0x28>
 8011494:	681c      	ldr	r4, [r3, #0]
 8011496:	685b      	ldr	r3, [r3, #4]
 8011498:	6053      	str	r3, [r2, #4]
 801149a:	4421      	add	r1, r4
 801149c:	6011      	str	r1, [r2, #0]
 801149e:	e7d7      	b.n	8011450 <_free_r+0x28>
 80114a0:	d902      	bls.n	80114a8 <_free_r+0x80>
 80114a2:	230c      	movs	r3, #12
 80114a4:	6003      	str	r3, [r0, #0]
 80114a6:	e7d3      	b.n	8011450 <_free_r+0x28>
 80114a8:	6825      	ldr	r5, [r4, #0]
 80114aa:	1961      	adds	r1, r4, r5
 80114ac:	428b      	cmp	r3, r1
 80114ae:	bf04      	itt	eq
 80114b0:	6819      	ldreq	r1, [r3, #0]
 80114b2:	685b      	ldreq	r3, [r3, #4]
 80114b4:	6063      	str	r3, [r4, #4]
 80114b6:	bf04      	itt	eq
 80114b8:	1949      	addeq	r1, r1, r5
 80114ba:	6021      	streq	r1, [r4, #0]
 80114bc:	6054      	str	r4, [r2, #4]
 80114be:	e7c7      	b.n	8011450 <_free_r+0x28>
 80114c0:	b003      	add	sp, #12
 80114c2:	bd30      	pop	{r4, r5, pc}
 80114c4:	240003b8 	.word	0x240003b8

080114c8 <_read_r>:
 80114c8:	b538      	push	{r3, r4, r5, lr}
 80114ca:	4d07      	ldr	r5, [pc, #28]	; (80114e8 <_read_r+0x20>)
 80114cc:	4604      	mov	r4, r0
 80114ce:	4608      	mov	r0, r1
 80114d0:	4611      	mov	r1, r2
 80114d2:	2200      	movs	r2, #0
 80114d4:	602a      	str	r2, [r5, #0]
 80114d6:	461a      	mov	r2, r3
 80114d8:	f7f0 fad6 	bl	8001a88 <_read>
 80114dc:	1c43      	adds	r3, r0, #1
 80114de:	d102      	bne.n	80114e6 <_read_r+0x1e>
 80114e0:	682b      	ldr	r3, [r5, #0]
 80114e2:	b103      	cbz	r3, 80114e6 <_read_r+0x1e>
 80114e4:	6023      	str	r3, [r4, #0]
 80114e6:	bd38      	pop	{r3, r4, r5, pc}
 80114e8:	24002220 	.word	0x24002220

080114ec <_fstat_r>:
 80114ec:	b538      	push	{r3, r4, r5, lr}
 80114ee:	4d07      	ldr	r5, [pc, #28]	; (801150c <_fstat_r+0x20>)
 80114f0:	2300      	movs	r3, #0
 80114f2:	4604      	mov	r4, r0
 80114f4:	4608      	mov	r0, r1
 80114f6:	4611      	mov	r1, r2
 80114f8:	602b      	str	r3, [r5, #0]
 80114fa:	f7f0 fb0a 	bl	8001b12 <_fstat>
 80114fe:	1c43      	adds	r3, r0, #1
 8011500:	d102      	bne.n	8011508 <_fstat_r+0x1c>
 8011502:	682b      	ldr	r3, [r5, #0]
 8011504:	b103      	cbz	r3, 8011508 <_fstat_r+0x1c>
 8011506:	6023      	str	r3, [r4, #0]
 8011508:	bd38      	pop	{r3, r4, r5, pc}
 801150a:	bf00      	nop
 801150c:	24002220 	.word	0x24002220

08011510 <_isatty_r>:
 8011510:	b538      	push	{r3, r4, r5, lr}
 8011512:	4d06      	ldr	r5, [pc, #24]	; (801152c <_isatty_r+0x1c>)
 8011514:	2300      	movs	r3, #0
 8011516:	4604      	mov	r4, r0
 8011518:	4608      	mov	r0, r1
 801151a:	602b      	str	r3, [r5, #0]
 801151c:	f7f0 fb09 	bl	8001b32 <_isatty>
 8011520:	1c43      	adds	r3, r0, #1
 8011522:	d102      	bne.n	801152a <_isatty_r+0x1a>
 8011524:	682b      	ldr	r3, [r5, #0]
 8011526:	b103      	cbz	r3, 801152a <_isatty_r+0x1a>
 8011528:	6023      	str	r3, [r4, #0]
 801152a:	bd38      	pop	{r3, r4, r5, pc}
 801152c:	24002220 	.word	0x24002220

08011530 <_init>:
 8011530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011532:	bf00      	nop
 8011534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011536:	bc08      	pop	{r3}
 8011538:	469e      	mov	lr, r3
 801153a:	4770      	bx	lr

0801153c <_fini>:
 801153c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801153e:	bf00      	nop
 8011540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011542:	bc08      	pop	{r3}
 8011544:	469e      	mov	lr, r3
 8011546:	4770      	bx	lr
