// Seed: 1372855823
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input tri id_8,
    input uwire id_9,
    input uwire id_10,
    output wire id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply0 id_15,
    output wor id_16,
    input wire id_17,
    input tri0 id_18,
    input wire id_19,
    output wire id_20,
    input wor id_21,
    output wand id_22,
    input supply0 id_23,
    input wand id_24,
    output tri id_25,
    output tri1 id_26,
    output supply1 id_27,
    input tri1 id_28,
    output wire id_29,
    output wire id_30,
    input supply1 id_31,
    input tri id_32,
    input tri id_33,
    input supply0 id_34,
    input uwire id_35,
    output uwire id_36
);
  assign module_1.id_1 = 0;
  assign id_36 = 1;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    output wor id_8,
    input supply1 id_9,
    input tri0 id_10,
    output wor id_11,
    input tri0 id_12,
    output wire id_13,
    output wire id_14,
    input wire id_15
);
  assign id_11 = 1;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_14,
      id_3,
      id_1,
      id_3,
      id_11,
      id_0,
      id_12,
      id_15,
      id_12,
      id_8,
      id_6,
      id_10,
      id_1,
      id_1,
      id_0,
      id_6,
      id_1,
      id_7,
      id_3,
      id_7,
      id_8,
      id_7,
      id_7,
      id_13,
      id_14,
      id_3,
      id_15,
      id_13,
      id_0,
      id_9,
      id_15,
      id_5,
      id_4,
      id_10,
      id_8
  );
endmodule
