<stg><name>operator_long_div3</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %in_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %in_r) nounwind

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %p_Result_13_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 60, i32 63) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13_i_i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:6  %call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_i_i, i2 0) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="6">
<![CDATA[
:7  %q_chunk_V_0_i_i = extractvalue { i4, i2 } %call_ret_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_i_i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="6">
<![CDATA[
:8  %r_V_ret_i_i = extractvalue { i4, i2 } %call_ret_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_i_i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %p_Result_13_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 56, i32 59) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13_1_i_i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:10  %call_ret_1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_1_i_i, i2 %r_V_ret_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_1_i_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="6">
<![CDATA[
:11  %q_chunk_V_0_1_i_i = extractvalue { i4, i2 } %call_ret_1_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_1_i_i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="6">
<![CDATA[
:12  %r_V_ret_1_i_i = extractvalue { i4, i2 } %call_ret_1_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_1_i_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %p_Result_13_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 52, i32 55) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13_2_i_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:14  %call_ret_2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_2_i_i, i2 %r_V_ret_1_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_2_i_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="6">
<![CDATA[
:15  %q_chunk_V_0_2_i_i = extractvalue { i4, i2 } %call_ret_2_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_2_i_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="6">
<![CDATA[
:16  %r_V_ret_2_i_i = extractvalue { i4, i2 } %call_ret_2_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_2_i_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %p_Result_13_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 48, i32 51) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13_3_i_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:18  %call_ret_3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_3_i_i, i2 %r_V_ret_2_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_3_i_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="6">
<![CDATA[
:19  %q_chunk_V_0_3_i_i = extractvalue { i4, i2 } %call_ret_3_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_3_i_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="6">
<![CDATA[
:20  %r_V_ret_3_i_i = extractvalue { i4, i2 } %call_ret_3_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_3_i_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %p_Result_13_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 44, i32 47) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13_4_i_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:22  %call_ret_4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_4_i_i, i2 %r_V_ret_3_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_4_i_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="6">
<![CDATA[
:23  %q_chunk_V_0_4_i_i = extractvalue { i4, i2 } %call_ret_4_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_4_i_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="6">
<![CDATA[
:24  %r_V_ret_4_i_i = extractvalue { i4, i2 } %call_ret_4_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_4_i_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %p_Result_13_5_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 40, i32 43) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13_5_i_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:26  %call_ret_5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_5_i_i, i2 %r_V_ret_4_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_5_i_i"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="6">
<![CDATA[
:27  %q_chunk_V_0_5_i_i = extractvalue { i4, i2 } %call_ret_5_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_5_i_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="6">
<![CDATA[
:28  %r_V_ret_5_i_i = extractvalue { i4, i2 } %call_ret_5_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_5_i_i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %p_Result_13_6_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 36, i32 39) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13_6_i_i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:30  %call_ret_6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_6_i_i, i2 %r_V_ret_5_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_6_i_i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="6">
<![CDATA[
:31  %q_chunk_V_0_6_i_i = extractvalue { i4, i2 } %call_ret_6_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_6_i_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="6">
<![CDATA[
:32  %r_V_ret_6_i_i = extractvalue { i4, i2 } %call_ret_6_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_6_i_i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %p_Result_13_7_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 32, i32 35) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13_7_i_i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:34  %call_ret_7_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_7_i_i, i2 %r_V_ret_6_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_7_i_i"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="6">
<![CDATA[
:35  %q_chunk_V_0_7_i_i = extractvalue { i4, i2 } %call_ret_7_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_7_i_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="6">
<![CDATA[
:36  %r_V_ret_7_i_i = extractvalue { i4, i2 } %call_ret_7_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_7_i_i"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %p_Result_13_8_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 28, i32 31) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13_8_i_i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %p_Result_13_9_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 24, i32 27) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13_9_i_i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45  %p_Result_13_i_i_4 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 20, i32 23) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13_i_i_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %p_Result_13_10_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 16, i32 19) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13_10_i_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:53  %p_Result_13_11_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 12, i32 15) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13_11_i_i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:57  %p_Result_13_12_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 8, i32 11) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13_12_i_i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:61  %p_Result_13_13_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 4, i32 7) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13_13_i_i"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="64">
<![CDATA[
:65  %tmp = trunc i64 %in_read to i4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64 %in_r) nounwind, !map !362

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !368

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @operator_long_div3_s) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:38  %call_ret_8_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_8_i_i, i2 %r_V_ret_7_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_8_i_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="6">
<![CDATA[
:39  %q_chunk_V_0_8_i_i = extractvalue { i4, i2 } %call_ret_8_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_8_i_i"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="6">
<![CDATA[
:40  %r_V_ret_8_i_i = extractvalue { i4, i2 } %call_ret_8_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_8_i_i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:42  %call_ret_9_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_9_i_i, i2 %r_V_ret_8_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_9_i_i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="6">
<![CDATA[
:43  %q_chunk_V_0_9_i_i = extractvalue { i4, i2 } %call_ret_9_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_9_i_i"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="6">
<![CDATA[
:44  %r_V_ret_9_i_i = extractvalue { i4, i2 } %call_ret_9_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_9_i_i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:46  %call_ret_i_i_5 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_i_i_4, i2 %r_V_ret_9_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_i_i_5"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="6">
<![CDATA[
:47  %q_chunk_V_0_i_i_6 = extractvalue { i4, i2 } %call_ret_i_i_5, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_i_i_6"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="6">
<![CDATA[
:48  %r_V_ret_i_i_7 = extractvalue { i4, i2 } %call_ret_i_i_5, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_i_i_7"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:50  %call_ret_10_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_10_i_i, i2 %r_V_ret_i_i_7) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_10_i_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="6">
<![CDATA[
:51  %q_chunk_V_0_10_i_i = extractvalue { i4, i2 } %call_ret_10_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_10_i_i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="6">
<![CDATA[
:52  %r_V_ret_10_i_i = extractvalue { i4, i2 } %call_ret_10_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_10_i_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:54  %call_ret_11_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_11_i_i, i2 %r_V_ret_10_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_11_i_i"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="6">
<![CDATA[
:55  %q_chunk_V_0_11_i_i = extractvalue { i4, i2 } %call_ret_11_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_11_i_i"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="6">
<![CDATA[
:56  %r_V_ret_11_i_i = extractvalue { i4, i2 } %call_ret_11_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_11_i_i"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:58  %call_ret_12_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_12_i_i, i2 %r_V_ret_11_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_12_i_i"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="6">
<![CDATA[
:59  %q_chunk_V_0_12_i_i = extractvalue { i4, i2 } %call_ret_12_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_12_i_i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="6">
<![CDATA[
:60  %r_V_ret_12_i_i = extractvalue { i4, i2 } %call_ret_12_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_12_i_i"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:62  %call_ret_13_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_13_i_i, i2 %r_V_ret_12_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_13_i_i"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="6">
<![CDATA[
:63  %q_chunk_V_0_13_i_i = extractvalue { i4, i2 } %call_ret_13_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_13_i_i"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="6">
<![CDATA[
:64  %r_V_ret_13_i_i = extractvalue { i4, i2 } %call_ret_13_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_13_i_i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:66  %call_ret_14_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %tmp, i2 %r_V_ret_13_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_14_i_i"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="6">
<![CDATA[
:67  %q_chunk_V_0_14_i_i = extractvalue { i4, i2 } %call_ret_14_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_14_i_i"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="4" op_15_bw="4" op_16_bw="4">
<![CDATA[
:68  %agg_result_V_0_i_i = call i64 @_ssdm_op_BitConcatenate.i64.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %q_chunk_V_0_i_i, i4 %q_chunk_V_0_1_i_i, i4 %q_chunk_V_0_2_i_i, i4 %q_chunk_V_0_3_i_i, i4 %q_chunk_V_0_4_i_i, i4 %q_chunk_V_0_5_i_i, i4 %q_chunk_V_0_6_i_i, i4 %q_chunk_V_0_7_i_i, i4 %q_chunk_V_0_8_i_i, i4 %q_chunk_V_0_9_i_i, i4 %q_chunk_V_0_i_i_6, i4 %q_chunk_V_0_10_i_i, i4 %q_chunk_V_0_11_i_i, i4 %q_chunk_V_0_12_i_i, i4 %q_chunk_V_0_13_i_i, i4 %q_chunk_V_0_14_i_i) nounwind

]]></Node>
<StgValue><ssdm name="agg_result_V_0_i_i"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="64">
<![CDATA[
:69  ret i64 %agg_result_V_0_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
