

================================================================
== Vitis HLS Report for 'feature_separate_layer_stream_9u_s'
================================================================
* Date:           Fri Aug  1 07:20:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.57 ns|  1.381 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|       2|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        0|     189|    -|
|Register         |        -|     -|        3|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|        3|     191|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1968|  1968|  1045440|  522720|  128|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_done          |   9|          2|    1|          2|
    |din_TDATA_blk_n  |   9|          2|    1|          2|
    |ipd_x_0_blk_n    |   9|          2|    1|          2|
    |ipd_x_1_blk_n    |   9|          2|    1|          2|
    |ipd_x_2_blk_n    |   9|          2|    1|          2|
    |ipd_x_3_blk_n    |   9|          2|    1|          2|
    |ipd_x_4_blk_n    |   9|          2|    1|          2|
    |ipd_x_5_blk_n    |   9|          2|    1|          2|
    |ipd_x_6_blk_n    |   9|          2|    1|          2|
    |ipd_x_7_blk_n    |   9|          2|    1|          2|
    |ipd_x_8_blk_n    |   9|          2|    1|          2|
    |len_x_0_blk_n    |   9|          2|    1|          2|
    |len_x_1_blk_n    |   9|          2|    1|          2|
    |len_x_2_blk_n    |   9|          2|    1|          2|
    |len_x_3_blk_n    |   9|          2|    1|          2|
    |len_x_4_blk_n    |   9|          2|    1|          2|
    |len_x_5_blk_n    |   9|          2|    1|          2|
    |len_x_6_blk_n    |   9|          2|    1|          2|
    |len_x_7_blk_n    |   9|          2|    1|          2|
    |len_x_8_blk_n    |   9|          2|    1|          2|
    |real_start       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 189|         42|   21|         42|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  feature_separate_layer_stream<9u>|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  feature_separate_layer_stream<9u>|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  feature_separate_layer_stream<9u>|  return value|
|start_full_n            |   in|    1|  ap_ctrl_hs|  feature_separate_layer_stream<9u>|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  feature_separate_layer_stream<9u>|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  feature_separate_layer_stream<9u>|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  feature_separate_layer_stream<9u>|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  feature_separate_layer_stream<9u>|  return value|
|start_out               |  out|    1|  ap_ctrl_hs|  feature_separate_layer_stream<9u>|  return value|
|start_write             |  out|    1|  ap_ctrl_hs|  feature_separate_layer_stream<9u>|  return value|
|din_TDATA               |   in|  144|        axis|                                din|       pointer|
|din_TVALID              |   in|    1|        axis|                                din|       pointer|
|din_TREADY              |  out|    1|        axis|                                din|       pointer|
|len_x_0_din             |  out|    8|     ap_fifo|                            len_x_0|       pointer|
|len_x_0_full_n          |   in|    1|     ap_fifo|                            len_x_0|       pointer|
|len_x_0_write           |  out|    1|     ap_fifo|                            len_x_0|       pointer|
|len_x_0_num_data_valid  |   in|    3|     ap_fifo|                            len_x_0|       pointer|
|len_x_0_fifo_cap        |   in|    3|     ap_fifo|                            len_x_0|       pointer|
|len_x_1_din             |  out|    8|     ap_fifo|                            len_x_1|       pointer|
|len_x_1_full_n          |   in|    1|     ap_fifo|                            len_x_1|       pointer|
|len_x_1_write           |  out|    1|     ap_fifo|                            len_x_1|       pointer|
|len_x_1_num_data_valid  |   in|    3|     ap_fifo|                            len_x_1|       pointer|
|len_x_1_fifo_cap        |   in|    3|     ap_fifo|                            len_x_1|       pointer|
|len_x_2_din             |  out|    8|     ap_fifo|                            len_x_2|       pointer|
|len_x_2_full_n          |   in|    1|     ap_fifo|                            len_x_2|       pointer|
|len_x_2_write           |  out|    1|     ap_fifo|                            len_x_2|       pointer|
|len_x_2_num_data_valid  |   in|    3|     ap_fifo|                            len_x_2|       pointer|
|len_x_2_fifo_cap        |   in|    3|     ap_fifo|                            len_x_2|       pointer|
|len_x_3_din             |  out|    8|     ap_fifo|                            len_x_3|       pointer|
|len_x_3_full_n          |   in|    1|     ap_fifo|                            len_x_3|       pointer|
|len_x_3_write           |  out|    1|     ap_fifo|                            len_x_3|       pointer|
|len_x_3_num_data_valid  |   in|    3|     ap_fifo|                            len_x_3|       pointer|
|len_x_3_fifo_cap        |   in|    3|     ap_fifo|                            len_x_3|       pointer|
|len_x_4_din             |  out|    8|     ap_fifo|                            len_x_4|       pointer|
|len_x_4_full_n          |   in|    1|     ap_fifo|                            len_x_4|       pointer|
|len_x_4_write           |  out|    1|     ap_fifo|                            len_x_4|       pointer|
|len_x_4_num_data_valid  |   in|    3|     ap_fifo|                            len_x_4|       pointer|
|len_x_4_fifo_cap        |   in|    3|     ap_fifo|                            len_x_4|       pointer|
|len_x_5_din             |  out|    8|     ap_fifo|                            len_x_5|       pointer|
|len_x_5_full_n          |   in|    1|     ap_fifo|                            len_x_5|       pointer|
|len_x_5_write           |  out|    1|     ap_fifo|                            len_x_5|       pointer|
|len_x_5_num_data_valid  |   in|    3|     ap_fifo|                            len_x_5|       pointer|
|len_x_5_fifo_cap        |   in|    3|     ap_fifo|                            len_x_5|       pointer|
|len_x_6_din             |  out|    8|     ap_fifo|                            len_x_6|       pointer|
|len_x_6_full_n          |   in|    1|     ap_fifo|                            len_x_6|       pointer|
|len_x_6_write           |  out|    1|     ap_fifo|                            len_x_6|       pointer|
|len_x_6_num_data_valid  |   in|    3|     ap_fifo|                            len_x_6|       pointer|
|len_x_6_fifo_cap        |   in|    3|     ap_fifo|                            len_x_6|       pointer|
|len_x_7_din             |  out|    8|     ap_fifo|                            len_x_7|       pointer|
|len_x_7_full_n          |   in|    1|     ap_fifo|                            len_x_7|       pointer|
|len_x_7_write           |  out|    1|     ap_fifo|                            len_x_7|       pointer|
|len_x_7_num_data_valid  |   in|    3|     ap_fifo|                            len_x_7|       pointer|
|len_x_7_fifo_cap        |   in|    3|     ap_fifo|                            len_x_7|       pointer|
|len_x_8_din             |  out|    8|     ap_fifo|                            len_x_8|       pointer|
|len_x_8_full_n          |   in|    1|     ap_fifo|                            len_x_8|       pointer|
|len_x_8_write           |  out|    1|     ap_fifo|                            len_x_8|       pointer|
|len_x_8_num_data_valid  |   in|    3|     ap_fifo|                            len_x_8|       pointer|
|len_x_8_fifo_cap        |   in|    3|     ap_fifo|                            len_x_8|       pointer|
|ipd_x_0_din             |  out|    8|     ap_fifo|                            ipd_x_0|       pointer|
|ipd_x_0_full_n          |   in|    1|     ap_fifo|                            ipd_x_0|       pointer|
|ipd_x_0_write           |  out|    1|     ap_fifo|                            ipd_x_0|       pointer|
|ipd_x_0_num_data_valid  |   in|    3|     ap_fifo|                            ipd_x_0|       pointer|
|ipd_x_0_fifo_cap        |   in|    3|     ap_fifo|                            ipd_x_0|       pointer|
|ipd_x_1_din             |  out|    8|     ap_fifo|                            ipd_x_1|       pointer|
|ipd_x_1_full_n          |   in|    1|     ap_fifo|                            ipd_x_1|       pointer|
|ipd_x_1_write           |  out|    1|     ap_fifo|                            ipd_x_1|       pointer|
|ipd_x_1_num_data_valid  |   in|    3|     ap_fifo|                            ipd_x_1|       pointer|
|ipd_x_1_fifo_cap        |   in|    3|     ap_fifo|                            ipd_x_1|       pointer|
|ipd_x_2_din             |  out|    8|     ap_fifo|                            ipd_x_2|       pointer|
|ipd_x_2_full_n          |   in|    1|     ap_fifo|                            ipd_x_2|       pointer|
|ipd_x_2_write           |  out|    1|     ap_fifo|                            ipd_x_2|       pointer|
|ipd_x_2_num_data_valid  |   in|    3|     ap_fifo|                            ipd_x_2|       pointer|
|ipd_x_2_fifo_cap        |   in|    3|     ap_fifo|                            ipd_x_2|       pointer|
|ipd_x_3_din             |  out|    8|     ap_fifo|                            ipd_x_3|       pointer|
|ipd_x_3_full_n          |   in|    1|     ap_fifo|                            ipd_x_3|       pointer|
|ipd_x_3_write           |  out|    1|     ap_fifo|                            ipd_x_3|       pointer|
|ipd_x_3_num_data_valid  |   in|    3|     ap_fifo|                            ipd_x_3|       pointer|
|ipd_x_3_fifo_cap        |   in|    3|     ap_fifo|                            ipd_x_3|       pointer|
|ipd_x_4_din             |  out|    8|     ap_fifo|                            ipd_x_4|       pointer|
|ipd_x_4_full_n          |   in|    1|     ap_fifo|                            ipd_x_4|       pointer|
|ipd_x_4_write           |  out|    1|     ap_fifo|                            ipd_x_4|       pointer|
|ipd_x_4_num_data_valid  |   in|    3|     ap_fifo|                            ipd_x_4|       pointer|
|ipd_x_4_fifo_cap        |   in|    3|     ap_fifo|                            ipd_x_4|       pointer|
|ipd_x_5_din             |  out|    8|     ap_fifo|                            ipd_x_5|       pointer|
|ipd_x_5_full_n          |   in|    1|     ap_fifo|                            ipd_x_5|       pointer|
|ipd_x_5_write           |  out|    1|     ap_fifo|                            ipd_x_5|       pointer|
|ipd_x_5_num_data_valid  |   in|    3|     ap_fifo|                            ipd_x_5|       pointer|
|ipd_x_5_fifo_cap        |   in|    3|     ap_fifo|                            ipd_x_5|       pointer|
|ipd_x_6_din             |  out|    8|     ap_fifo|                            ipd_x_6|       pointer|
|ipd_x_6_full_n          |   in|    1|     ap_fifo|                            ipd_x_6|       pointer|
|ipd_x_6_write           |  out|    1|     ap_fifo|                            ipd_x_6|       pointer|
|ipd_x_6_num_data_valid  |   in|    3|     ap_fifo|                            ipd_x_6|       pointer|
|ipd_x_6_fifo_cap        |   in|    3|     ap_fifo|                            ipd_x_6|       pointer|
|ipd_x_7_din             |  out|    8|     ap_fifo|                            ipd_x_7|       pointer|
|ipd_x_7_full_n          |   in|    1|     ap_fifo|                            ipd_x_7|       pointer|
|ipd_x_7_write           |  out|    1|     ap_fifo|                            ipd_x_7|       pointer|
|ipd_x_7_num_data_valid  |   in|    3|     ap_fifo|                            ipd_x_7|       pointer|
|ipd_x_7_fifo_cap        |   in|    3|     ap_fifo|                            ipd_x_7|       pointer|
|ipd_x_8_din             |  out|    8|     ap_fifo|                            ipd_x_8|       pointer|
|ipd_x_8_full_n          |   in|    1|     ap_fifo|                            ipd_x_8|       pointer|
|ipd_x_8_write           |  out|    1|     ap_fifo|                            ipd_x_8|       pointer|
|ipd_x_8_num_data_valid  |   in|    3|     ap_fifo|                            ipd_x_8|       pointer|
|ipd_x_8_fifo_cap        |   in|    3|     ap_fifo|                            ipd_x_8|       pointer|
+------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.38>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %din, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./ComponentStream.h:13]   --->   Operation 21 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.07ns)   --->   "%din_read = read i144 @_ssdm_op_Read.axis.volatile.i144P128A, i144 %din" [./ComponentStream.h:20]   --->   Operation 22 'read' 'din_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.77> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i144 %din_read" [./ComponentStream.h:20]   --->   Operation 23 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_0, i8 %trunc_ln20" [./ComponentStream.h:20]   --->   Operation 24 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_s = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 8" [./ComponentStream.h:21]   --->   Operation 25 'partselect' 'p_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_0, i8 %p_s" [./ComponentStream.h:21]   --->   Operation 26 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_1 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 16" [./ComponentStream.h:20]   --->   Operation 27 'partselect' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_1, i8 %p_1" [./ComponentStream.h:20]   --->   Operation 28 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_2 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 24" [./ComponentStream.h:21]   --->   Operation 29 'partselect' 'p_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_1, i8 %p_2" [./ComponentStream.h:21]   --->   Operation 30 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_3 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 32" [./ComponentStream.h:20]   --->   Operation 31 'partselect' 'p_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_2, i8 %p_3" [./ComponentStream.h:20]   --->   Operation 32 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_4 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 40" [./ComponentStream.h:21]   --->   Operation 33 'partselect' 'p_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_2, i8 %p_4" [./ComponentStream.h:21]   --->   Operation 34 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_5 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 48" [./ComponentStream.h:20]   --->   Operation 35 'partselect' 'p_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_3, i8 %p_5" [./ComponentStream.h:20]   --->   Operation 36 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_6 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 56" [./ComponentStream.h:21]   --->   Operation 37 'partselect' 'p_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_3, i8 %p_6" [./ComponentStream.h:21]   --->   Operation 38 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_7 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 64" [./ComponentStream.h:20]   --->   Operation 39 'partselect' 'p_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_4, i8 %p_7" [./ComponentStream.h:20]   --->   Operation 40 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_8 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 72" [./ComponentStream.h:21]   --->   Operation 41 'partselect' 'p_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_4, i8 %p_8" [./ComponentStream.h:21]   --->   Operation 42 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_9 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 80" [./ComponentStream.h:20]   --->   Operation 43 'partselect' 'p_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_5, i8 %p_9" [./ComponentStream.h:20]   --->   Operation 44 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_10 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 88" [./ComponentStream.h:21]   --->   Operation 45 'partselect' 'p_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_5, i8 %p_10" [./ComponentStream.h:21]   --->   Operation 46 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_11 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 96" [./ComponentStream.h:20]   --->   Operation 47 'partselect' 'p_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_6, i8 %p_11" [./ComponentStream.h:20]   --->   Operation 48 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_12 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 104" [./ComponentStream.h:21]   --->   Operation 49 'partselect' 'p_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_6, i8 %p_12" [./ComponentStream.h:21]   --->   Operation 50 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_13 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 112" [./ComponentStream.h:20]   --->   Operation 51 'partselect' 'p_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_7, i8 %p_13" [./ComponentStream.h:20]   --->   Operation 52 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_14 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 120" [./ComponentStream.h:21]   --->   Operation 53 'partselect' 'p_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_7, i8 %p_14" [./ComponentStream.h:21]   --->   Operation 54 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_15 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 128" [./ComponentStream.h:20]   --->   Operation 55 'partselect' 'p_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_8, i8 %p_15" [./ComponentStream.h:20]   --->   Operation 56 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_16 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 136" [./ComponentStream.h:21]   --->   Operation 57 'partselect' 'p_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_8, i8 %p_16" [./ComponentStream.h:21]   --->   Operation 58 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [./ComponentStream.h:23]   --->   Operation 59 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ len_x_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specpipeline_ln13 (specpipeline ) [ 00]
din_read          (read         ) [ 00]
trunc_ln20        (trunc        ) [ 00]
write_ln20        (write        ) [ 00]
p_s               (partselect   ) [ 00]
write_ln21        (write        ) [ 00]
p_1               (partselect   ) [ 00]
write_ln20        (write        ) [ 00]
p_2               (partselect   ) [ 00]
write_ln21        (write        ) [ 00]
p_3               (partselect   ) [ 00]
write_ln20        (write        ) [ 00]
p_4               (partselect   ) [ 00]
write_ln21        (write        ) [ 00]
p_5               (partselect   ) [ 00]
write_ln20        (write        ) [ 00]
p_6               (partselect   ) [ 00]
write_ln21        (write        ) [ 00]
p_7               (partselect   ) [ 00]
write_ln20        (write        ) [ 00]
p_8               (partselect   ) [ 00]
write_ln21        (write        ) [ 00]
p_9               (partselect   ) [ 00]
write_ln20        (write        ) [ 00]
p_10              (partselect   ) [ 00]
write_ln21        (write        ) [ 00]
p_11              (partselect   ) [ 00]
write_ln20        (write        ) [ 00]
p_12              (partselect   ) [ 00]
write_ln21        (write        ) [ 00]
p_13              (partselect   ) [ 00]
write_ln20        (write        ) [ 00]
p_14              (partselect   ) [ 00]
write_ln21        (write        ) [ 00]
p_15              (partselect   ) [ 00]
write_ln20        (write        ) [ 00]
p_16              (partselect   ) [ 00]
write_ln21        (write        ) [ 00]
ret_ln23          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="len_x_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="len_x_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="len_x_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="len_x_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="len_x_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="len_x_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="len_x_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="len_x_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="len_x_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ipd_x_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ipd_x_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ipd_x_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ipd_x_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ipd_x_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ipd_x_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ipd_x_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ipd_x_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ipd_x_8">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i144P128A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i144.i64"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="din_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="144" slack="0"/>
<pin id="98" dir="0" index="1" bw="144" slack="0"/>
<pin id="99" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln20_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="write_ln21_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln20_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln21_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln20_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln21_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln20_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln21_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln20_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln21_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln20_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln21_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln20_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln21_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln20_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="write_ln21_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln20_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="write_ln21_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln20_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="144" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_s_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="144" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="144" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="144" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="144" slack="0"/>
<pin id="263" dir="0" index="2" bw="7" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_3/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_4_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="144" slack="0"/>
<pin id="272" dir="0" index="2" bw="7" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_4/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_5_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="144" slack="0"/>
<pin id="281" dir="0" index="2" bw="7" slack="0"/>
<pin id="282" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_5/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_6_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="144" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_6/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_7_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="144" slack="0"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_7/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_8_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="144" slack="0"/>
<pin id="308" dir="0" index="2" bw="8" slack="0"/>
<pin id="309" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_8/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_9_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="144" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_9/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_10_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="144" slack="0"/>
<pin id="326" dir="0" index="2" bw="8" slack="0"/>
<pin id="327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_10/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_11_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="144" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="0"/>
<pin id="336" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_11/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_12_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="144" slack="0"/>
<pin id="344" dir="0" index="2" bw="8" slack="0"/>
<pin id="345" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_12/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_13_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="144" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_13/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_14_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="144" slack="0"/>
<pin id="362" dir="0" index="2" bw="8" slack="0"/>
<pin id="363" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_14/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_15_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="144" slack="0"/>
<pin id="371" dir="0" index="2" bw="9" slack="0"/>
<pin id="372" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_15/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_16_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="144" slack="0"/>
<pin id="380" dir="0" index="2" bw="9" slack="0"/>
<pin id="381" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_16/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="56" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="58" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="58" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="58" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="58" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="58" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="58" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="58" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="58" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="96" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="238"><net_src comp="60" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="96" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="62" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="247"><net_src comp="60" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="96" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="242" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="96" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="251" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="96" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="68" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="268"><net_src comp="260" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="96" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="70" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="269" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="283"><net_src comp="60" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="96" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="72" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="278" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="292"><net_src comp="60" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="96" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="74" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="287" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="301"><net_src comp="60" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="96" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="76" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="310"><net_src comp="60" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="96" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="78" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="305" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="96" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="80" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="314" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="328"><net_src comp="60" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="96" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="82" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="323" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="337"><net_src comp="60" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="96" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="84" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="332" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="346"><net_src comp="60" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="96" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="86" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="349"><net_src comp="341" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="355"><net_src comp="60" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="96" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="88" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="350" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="364"><net_src comp="60" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="96" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="90" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="359" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="373"><net_src comp="60" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="96" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="92" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="376"><net_src comp="368" pin="3"/><net_sink comp="214" pin=2"/></net>

<net id="382"><net_src comp="60" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="96" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="94" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="385"><net_src comp="377" pin="3"/><net_sink comp="221" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: din | {}
	Port: len_x_0 | {1 }
	Port: len_x_1 | {1 }
	Port: len_x_2 | {1 }
	Port: len_x_3 | {1 }
	Port: len_x_4 | {1 }
	Port: len_x_5 | {1 }
	Port: len_x_6 | {1 }
	Port: len_x_7 | {1 }
	Port: len_x_8 | {1 }
	Port: ipd_x_0 | {1 }
	Port: ipd_x_1 | {1 }
	Port: ipd_x_2 | {1 }
	Port: ipd_x_3 | {1 }
	Port: ipd_x_4 | {1 }
	Port: ipd_x_5 | {1 }
	Port: ipd_x_6 | {1 }
	Port: ipd_x_7 | {1 }
	Port: ipd_x_8 | {1 }
 - Input state : 
	Port: feature_separate_layer_stream<9u> : din | {1 }
	Port: feature_separate_layer_stream<9u> : len_x_0 | {}
	Port: feature_separate_layer_stream<9u> : len_x_1 | {}
	Port: feature_separate_layer_stream<9u> : len_x_2 | {}
	Port: feature_separate_layer_stream<9u> : len_x_3 | {}
	Port: feature_separate_layer_stream<9u> : len_x_4 | {}
	Port: feature_separate_layer_stream<9u> : len_x_5 | {}
	Port: feature_separate_layer_stream<9u> : len_x_6 | {}
	Port: feature_separate_layer_stream<9u> : len_x_7 | {}
	Port: feature_separate_layer_stream<9u> : len_x_8 | {}
	Port: feature_separate_layer_stream<9u> : ipd_x_0 | {}
	Port: feature_separate_layer_stream<9u> : ipd_x_1 | {}
	Port: feature_separate_layer_stream<9u> : ipd_x_2 | {}
	Port: feature_separate_layer_stream<9u> : ipd_x_3 | {}
	Port: feature_separate_layer_stream<9u> : ipd_x_4 | {}
	Port: feature_separate_layer_stream<9u> : ipd_x_5 | {}
	Port: feature_separate_layer_stream<9u> : ipd_x_6 | {}
	Port: feature_separate_layer_stream<9u> : ipd_x_7 | {}
	Port: feature_separate_layer_stream<9u> : ipd_x_8 | {}
  - Chain level:
	State 1
		write_ln20 : 1
		write_ln21 : 1
		write_ln20 : 1
		write_ln21 : 1
		write_ln20 : 1
		write_ln21 : 1
		write_ln20 : 1
		write_ln21 : 1
		write_ln20 : 1
		write_ln21 : 1
		write_ln20 : 1
		write_ln21 : 1
		write_ln20 : 1
		write_ln21 : 1
		write_ln20 : 1
		write_ln21 : 1
		write_ln20 : 1
		write_ln21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|   read   |   din_read_read_fu_96   |
|----------|-------------------------|
|          | write_ln20_write_fu_102 |
|          | write_ln21_write_fu_109 |
|          | write_ln20_write_fu_116 |
|          | write_ln21_write_fu_123 |
|          | write_ln20_write_fu_130 |
|          | write_ln21_write_fu_137 |
|          | write_ln20_write_fu_144 |
|          | write_ln21_write_fu_151 |
|   write  | write_ln20_write_fu_158 |
|          | write_ln21_write_fu_165 |
|          | write_ln20_write_fu_172 |
|          | write_ln21_write_fu_179 |
|          | write_ln20_write_fu_186 |
|          | write_ln21_write_fu_193 |
|          | write_ln20_write_fu_200 |
|          | write_ln21_write_fu_207 |
|          | write_ln20_write_fu_214 |
|          | write_ln21_write_fu_221 |
|----------|-------------------------|
|   trunc  |    trunc_ln20_fu_228    |
|----------|-------------------------|
|          |        p_s_fu_233       |
|          |        p_1_fu_242       |
|          |        p_2_fu_251       |
|          |        p_3_fu_260       |
|          |        p_4_fu_269       |
|          |        p_5_fu_278       |
|          |        p_6_fu_287       |
|          |        p_7_fu_296       |
|partselect|        p_8_fu_305       |
|          |        p_9_fu_314       |
|          |       p_10_fu_323       |
|          |       p_11_fu_332       |
|          |       p_12_fu_341       |
|          |       p_13_fu_350       |
|          |       p_14_fu_359       |
|          |       p_15_fu_368       |
|          |       p_16_fu_377       |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
