# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ./test.tcl
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap work rtl_work 
# Modifying modelsim.ini
#        
# 
# vlog     	../../src/ip_2port_ram.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:56:26 on Apr 02,2024
# vlog -reportprogress 300 ../../src/ip_2port_ram.v 
# -- Compiling module ip_2port_ram
# 
# Top level modules:
# 	ip_2port_ram
# End time: 19:56:26 on Apr 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     	../../src/ram_rd.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:56:26 on Apr 02,2024
# vlog -reportprogress 300 ../../src/ram_rd.v 
# -- Compiling module ram_rd
# 
# Top level modules:
# 	ram_rd
# End time: 19:56:26 on Apr 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     	../../src/ram_wr.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:56:26 on Apr 02,2024
# vlog -reportprogress 300 ../../src/ram_wr.v 
# -- Compiling module ram_wr
# 
# Top level modules:
# 	ram_wr
# End time: 19:56:26 on Apr 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     	../../sim/tb/tb_ip_2port_ram.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:56:26 on Apr 02,2024
# vlog -reportprogress 300 ../../sim/tb/tb_ip_2port_ram.v 
# -- Compiling module tb_ip_2port_ram
# 
# Top level modules:
# 	tb_ip_2port_ram
# End time: 19:56:26 on Apr 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     	../../syn/top.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:56:26 on Apr 02,2024
# vlog -reportprogress 300 ../../syn/top.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v 
# -- Compiling module blk_mem_gen_0
# 
# Top level modules:
# 	blk_mem_gen_0
# End time: 19:56:26 on Apr 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     	../../syn/top.srcs/sources_1/ip/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:56:26 on Apr 02,2024
# vlog -reportprogress 300 ../../syn/top.srcs/sources_1/ip/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_1_output_stage
# -- Compiling module blk_mem_gen_v8_4_1_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_1_mem_module
# -- Compiling module blk_mem_gen_v8_4_1
# 
# Top level modules:
# 	blk_mem_gen_v8_4_1
# End time: 19:56:26 on Apr 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     	../../syn/top.srcs/sources_1/ip/ila_0/sim/ila_0.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:56:26 on Apr 02,2024
# vlog -reportprogress 300 ../../syn/top.srcs/sources_1/ip/ila_0/sim/ila_0.v 
# -- Compiling module ila_0
# 
# Top level modules:
# 	ila_0
# End time: 19:56:26 on Apr 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# set rnd_seed [clock seconds]
# 1712058986
# 
# vsim -t 1ps -L rtl_work -L work +SEED=${rnd_seed} -voptargs="+acc" tb_ip_2port_ram
# vsim -t 1ps -L rtl_work -L work "+SEED=1712058986" -voptargs=""+acc"" tb_ip_2port_ram 
# Start time: 19:56:26 on Apr 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../syn/top.srcs/sources_1/ip/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v(2419): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
# ** Warning: ../../syn/top.srcs/sources_1/ip/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
# Loading work.tb_ip_2port_ram(fast)
# Loading work.ip_2port_ram(fast)
# Loading work.ram_wr(fast)
# Loading work.blk_mem_gen_0(fast)
# Loading work.blk_mem_gen_v8_4_1(fast)
# Loading work.blk_mem_gen_v8_4_1_mem_module(fast)
# Loading work.blk_mem_gen_v8_4_1_output_stage(fast)
# Loading work.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
# Loading work.ram_rd(fast)
# Loading work.ila_0(fast)
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_async_fifo/inst_async_fifo/wclk
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/wclk'.
# Executing ONERROR command at macro ./wave.do line 3
# add wave -noupdate /tb_async_fifo/inst_async_fifo/wrst_n
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/wrst_n'.
# Executing ONERROR command at macro ./wave.do line 4
# add wave -noupdate /tb_async_fifo/inst_async_fifo/wreq
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/wreq'.
# Executing ONERROR command at macro ./wave.do line 5
# add wave -noupdate /tb_async_fifo/inst_async_fifo/wdata
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/wdata'.
# Executing ONERROR command at macro ./wave.do line 6
# add wave -noupdate /tb_async_fifo/inst_async_fifo/wfull
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/wfull'.
# Executing ONERROR command at macro ./wave.do line 7
# add wave -noupdate /tb_async_fifo/inst_async_fifo/wfull_almst
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/wfull_almst'.
# Executing ONERROR command at macro ./wave.do line 8
# add wave -noupdate /tb_async_fifo/inst_async_fifo/rclk
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/rclk'.
# Executing ONERROR command at macro ./wave.do line 9
# add wave -noupdate /tb_async_fifo/inst_async_fifo/rrst_n
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/rrst_n'.
# Executing ONERROR command at macro ./wave.do line 10
# add wave -noupdate /tb_async_fifo/inst_async_fifo/rreq
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/rreq'.
# Executing ONERROR command at macro ./wave.do line 11
# add wave -noupdate /tb_async_fifo/inst_async_fifo/rdata
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/rdata'.
# Executing ONERROR command at macro ./wave.do line 12
# add wave -noupdate /tb_async_fifo/inst_async_fifo/rdvld
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/rdvld'.
# Executing ONERROR command at macro ./wave.do line 13
# add wave -noupdate /tb_async_fifo/inst_async_fifo/repty
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/repty'.
# Executing ONERROR command at macro ./wave.do line 14
# add wave -noupdate /tb_async_fifo/inst_async_fifo/repty_almst
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/repty_almst'.
# Executing ONERROR command at macro ./wave.do line 15
# add wave -noupdate /tb_async_fifo/inst_async_fifo/rptrg_wclk1
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/rptrg_wclk1'.
# Executing ONERROR command at macro ./wave.do line 16
# add wave -noupdate /tb_async_fifo/inst_async_fifo/rptrg_wclk2
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/rptrg_wclk2'.
# Executing ONERROR command at macro ./wave.do line 17
# add wave -noupdate /tb_async_fifo/inst_async_fifo/rptrg
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/rptrg'.
# Executing ONERROR command at macro ./wave.do line 18
# add wave -noupdate /tb_async_fifo/inst_async_fifo/wptrg_rclk1
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/wptrg_rclk1'.
# Executing ONERROR command at macro ./wave.do line 19
# add wave -noupdate /tb_async_fifo/inst_async_fifo/wptrg_rclk2
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/wptrg_rclk2'.
# Executing ONERROR command at macro ./wave.do line 20
# add wave -noupdate /tb_async_fifo/inst_async_fifo/wptrg
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/wptrg'.
# Executing ONERROR command at macro ./wave.do line 21
# add wave -noupdate /tb_async_fifo/inst_async_fifo/repty_t
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/repty_t'.
# Executing ONERROR command at macro ./wave.do line 22
# add wave -noupdate /tb_async_fifo/inst_async_fifo/raddr
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/raddr'.
# Executing ONERROR command at macro ./wave.do line 23
# add wave -noupdate /tb_async_fifo/inst_async_fifo/rptrb
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/rptrb'.
# Executing ONERROR command at macro ./wave.do line 24
# add wave -noupdate /tb_async_fifo/inst_async_fifo/rptrb_nxt
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/rptrb_nxt'.
# Executing ONERROR command at macro ./wave.do line 25
# add wave -noupdate /tb_async_fifo/inst_async_fifo/rptrg_nxt
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/rptrg_nxt'.
# Executing ONERROR command at macro ./wave.do line 26
# add wave -noupdate /tb_async_fifo/inst_async_fifo/waddr
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/waddr'.
# Executing ONERROR command at macro ./wave.do line 27
# add wave -noupdate /tb_async_fifo/inst_async_fifo/wptrb
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/wptrb'.
# Executing ONERROR command at macro ./wave.do line 28
# add wave -noupdate /tb_async_fifo/inst_async_fifo/wptrb_nxt
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/wptrb_nxt'.
# Executing ONERROR command at macro ./wave.do line 29
# add wave -noupdate /tb_async_fifo/inst_async_fifo/wptrg_nxt
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/wptrg_nxt'.
# Executing ONERROR command at macro ./wave.do line 30
# add wave -noupdate /tb_async_fifo/inst_async_fifo/wptr_g2b
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/wptr_g2b'.
# Executing ONERROR command at macro ./wave.do line 31
# add wave -noupdate /tb_async_fifo/inst_async_fifo/rptr_g2b
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/rptr_g2b'.
# Executing ONERROR command at macro ./wave.do line 32
# add wave -noupdate /tb_async_fifo/inst_async_fifo/rgap
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/rgap'.
# Executing ONERROR command at macro ./wave.do line 33
# add wave -noupdate /tb_async_fifo/inst_async_fifo/wgap
# ** Error: (vish-4014) No objects found matching '/tb_async_fifo/inst_async_fifo/wgap'.
# Executing ONERROR command at macro ./wave.do line 34
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {1570000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {8558550 ps}
# 
# run -all
# Block Memory Generator module tb_ip_2port_ram.u_ip_2port_ram.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add wave -position insertpoint sim:/tb_ip_2port_ram/u_ip_2port_ram/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_ip_2port_ram(fast)
# Loading work.ip_2port_ram(fast)
# Loading work.ram_wr(fast)
# Loading work.blk_mem_gen_0(fast)
# Loading work.blk_mem_gen_v8_4_1(fast)
# Loading work.blk_mem_gen_v8_4_1_mem_module(fast)
# Loading work.blk_mem_gen_v8_4_1_output_stage(fast)
# Loading work.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
# Loading work.ram_rd(fast)
# Loading work.ila_0(fast)
run -all
# Block Memory Generator module tb_ip_2port_ram.u_ip_2port_ram.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/sim/sim_modelsim/wave.do
# Break key hit
# Break key hit
# End time: 20:00:26 on Apr 02,2024, Elapsed time: 0:04:00
# Errors: 96, Warnings: 0
