{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
<<<<<<< Updated upstream
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 16:02:11 2023 " "Info: Processing started: Sat Nov 25 16:02:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tubesTopLevel -c tubesTopLevel " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tubesTopLevel -c tubesTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tubestoplevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tubestoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tubesTopLevel-tTL_arc " "Info: Found design unit 1: tubesTopLevel-tTL_arc" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tubesTopLevel " "Info: Found entity 1: tubesTopLevel" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-fsm_arc " "Info: Found design unit 1: fsm-fsm_arc" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arc " "Info: Found design unit 1: counter-counter_arc" {  } { { "counter.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/counter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/counter.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparator_arc " "Info: Found design unit 1: comparator-comparator_arc" {  } { { "comparator.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/comparator.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Info: Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/comparator.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-subtractor_arc " "Info: Found design unit 1: subtractor-subtractor_arc" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Info: Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regisx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regisx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regisX-regisX_arc " "Info: Found design unit 1: regisX-regisX_arc" {  } { { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regisX " "Info: Found entity 1: regisX" {  } { { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regisy.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regisy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regisY-regisY_arc " "Info: Found design unit 1: regisY-regisY_arc" {  } { { "regisY.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisY.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regisY " "Info: Found entity 1: regisY" {  } { { "regisY.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisY.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regisangle.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regisangle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regisAngle-regisAngle_arc " "Info: Found design unit 1: regisAngle-regisAngle_arc" {  } { { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regisAngle " "Info: Found entity 1: regisAngle" {  } { { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regis.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regis-regis_arc " "Info: Found design unit 1: regis-regis_arc" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regis " "Info: Found entity 1: regis" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numeric_std.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file numeric_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NUMERIC_STD " "Info: Found design unit 1: NUMERIC_STD" {  } { { "numeric_std.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/numeric_std.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tubesTopLevel " "Info: Elaborating entity \"tubesTopLevel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetCounter tubesTopLevel.vhd(116) " "Warning (10036): Verilog HDL or VHDL warning at tubesTopLevel.vhd(116): object \"resetCounter\" assigned a value but never read" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tesShifter tubesTopLevel.vhd(118) " "Warning (10036): Verilog HDL or VHDL warning at tubesTopLevel.vhd(118): object \"tesShifter\" assigned a value but never read" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tesComparison tubesTopLevel.vhd(119) " "Warning (10036): Verilog HDL or VHDL warning at tubesTopLevel.vhd(119): object \"tesComparison\" assigned a value but never read" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cekAKHIR tubesTopLevel.vhd(121) " "Warning (10036): Verilog HDL or VHDL warning at tubesTopLevel.vhd(121): object \"cekAKHIR\" assigned a value but never read" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angkaTemp tubesTopLevel.vhd(137) " "Warning (10631): VHDL Process Statement warning at tubesTopLevel.vhd(137): inferring latch(es) for signal or variable \"angkaTemp\", which holds its previous value in one or more paths through the process" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angka tubesTopLevel.vhd(137) " "Warning (10631): VHDL Process Statement warning at tubesTopLevel.vhd(137): inferring latch(es) for signal or variable \"angka\", which holds its previous value in one or more paths through the process" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[0\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[0\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[1\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[1\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[2\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[2\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[3\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[3\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[4\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[4\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[5\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[5\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[6\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[6\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[7\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[7\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[8\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[8\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[9\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[9\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[10\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[10\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[11\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[11\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[12\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[12\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[13\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[13\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[14\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[14\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[15\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[15\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[16\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[16\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[17\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[17\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[18\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[18\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[19\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[19\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[20\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[20\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[21\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[21\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[22\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[22\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[23\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[23\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[24\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[24\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[25\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[25\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[26\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[26\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[27\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[27\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[28\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[28\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[29\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[29\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[30\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[30\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[31\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[31\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[30\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[30\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[31\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[31\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[32\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[32\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[33\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[33\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[34\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[34\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[35\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[35\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[36\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[36\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[37\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[37\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[38\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[38\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[39\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[39\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[40\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[40\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[41\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[41\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[42\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[42\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[43\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[43\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[44\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[44\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[45\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[45\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[46\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[46\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[47\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[47\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[48\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[48\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[49\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[49\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[50\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[50\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[51\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[51\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[52\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[52\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[53\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[53\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[54\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[54\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[55\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[55\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[56\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[56\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[57\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[57\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[58\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[58\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[59\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[59\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[60\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[60\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[63\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[63\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:TOFSM " "Info: Elaborating entity \"fsm\" for hierarchy \"fsm:TOFSM\"" {  } { { "tubesTopLevel.vhd" "TOFSM" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enFSM_internal fsm.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at fsm.vhd(30): object \"enFSM_internal\" assigned a value but never read" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modeSin fsm.vhd(57) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(57): signal \"modeSin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modeCos fsm.vhd(57) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(57): signal \"modeCos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modeTan fsm.vhd(57) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(57): signal \"modeTan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter fsm.vhd(118) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(118): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextState fsm.vhd(51) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(51): inferring latch(es) for signal or variable \"nextState\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s5 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s5\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s4 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s4\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s3 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s3\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s2 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s2\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s1 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s1\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s0 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s0\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:blokKomparator " "Info: Elaborating entity \"comparator\" for hierarchy \"comparator:blokKomparator\"" {  } { { "tubesTopLevel.vhd" "blokKomparator" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "comparison comparator.vhd(16) " "Warning (10631): VHDL Process Statement warning at comparator.vhd(16): inferring latch(es) for signal or variable \"comparison\", which holds its previous value in one or more paths through the process" {  } { { "comparator.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/comparator.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comparison comparator.vhd(16) " "Info (10041): Inferred latch for \"comparison\" at comparator.vhd(16)" {  } { { "comparator.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/comparator.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:blokCounter " "Info: Elaborating entity \"counter\" for hierarchy \"counter:blokCounter\"" {  } { { "tubesTopLevel.vhd" "blokCounter" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor subtractor:blokSubtractor " "Info: Elaborating entity \"subtractor\" for hierarchy \"subtractor:blokSubtractor\"" {  } { { "tubesTopLevel.vhd" "blokSubtractor" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_Subtractor subtractor.vhd(39) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(39): signal \"En_Subtractor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter subtractor.vhd(40) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(40): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(44) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(44): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(45) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(45): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(47) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(47): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(49) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(49): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sekali subtractor.vhd(50) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(50): signal \"sekali\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(58) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(58): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(59) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(59): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(62) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(62): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(63) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(63): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(65) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(65): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(66) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(66): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(69) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(69): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(70) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(70): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(72) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(72): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(73) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(73): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(76) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(76): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(77) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(77): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(79) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(79): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(80) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(80): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(83) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(83): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(84) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(84): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(86) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(86): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(87) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(87): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(90) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(90): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(91) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(91): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(93) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(93): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(94) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(94): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(97) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(97): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(98) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(98): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(100) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(100): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(101) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(101): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(104) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(104): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(105) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(105): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(107) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(107): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(108) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(108): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(111) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(111): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(112) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(112): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(114) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(114): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(115) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(115): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(118) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(118): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(119) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(119): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(121) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(121): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(122) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(122): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(125) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(125): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(126) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(126): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(128) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(128): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(129) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(129): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(132) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(132): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(133) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(133): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(135) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(135): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(136) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(136): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(139) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(139): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(140) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(140): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "kCount subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"kCount\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"a\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x0 subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"x0\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y0 subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"y0\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angle0 subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"angle0\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sekali subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"sekali\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tanInv subtractor.vhd(148) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(148): inferring latch(es) for signal or variable \"tanInv\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x0 subtractor.vhd(193) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(193): signal \"x0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y0 subtractor.vhd(194) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(194): signal \"y0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "angle0 subtractor.vhd(195) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(195): signal \"angle0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tanInv subtractor.vhd(195) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(195): signal \"tanInv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "angle subtractor.vhd(200) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(200): signal \"angle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tanInv subtractor.vhd(200) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(200): signal \"tanInv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x0 subtractor.vhd(205) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(205): signal \"x0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y0 subtractor.vhd(206) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(206): signal \"y0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "angle0 subtractor.vhd(207) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(207): signal \"angle0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tanInv subtractor.vhd(207) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(207): signal \"tanInv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "angle subtractor.vhd(212) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(212): signal \"angle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tanInv subtractor.vhd(212) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(212): signal \"tanInv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tesComparison subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"tesComparison\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_outTemp subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"x_outTemp\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_outTemp subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"y_outTemp\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angle_outTemp subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"angle_outTemp\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_out subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"x_out\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_out subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"y_out\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angle_out subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"angle_out\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enFSM subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"enFSM\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enFSM subtractor.vhd(186) " "Info (10041): Inferred latch for \"enFSM\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[31\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[31\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[31\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[31\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[31\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[31\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[32\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[32\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[32\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[32\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[32\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[32\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tesComparison subtractor.vhd(186) " "Info (10041): Inferred latch for \"tesComparison\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[0\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[0\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[1\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[1\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[2\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[2\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[3\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[3\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[4\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[4\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[5\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[5\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[6\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[6\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[7\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[7\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[8\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[8\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[9\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[9\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[10\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[10\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[11\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[11\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[12\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[12\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[13\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[13\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[14\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[14\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[15\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[15\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[16\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[16\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[17\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[17\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[18\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[18\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[19\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[19\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[20\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[20\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[21\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[21\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[22\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[22\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[23\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[23\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[24\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[24\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[25\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[25\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[26\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[26\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[27\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[27\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[28\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[28\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[29\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[29\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[30\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[30\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[31\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[31\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sekali subtractor.vhd(37) " "Info (10041): Inferred latch for \"sekali\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regisX regisX:blokRegisX " "Info: Elaborating entity \"regisX\" for hierarchy \"regisX:blokRegisX\"" {  } { { "tubesTopLevel.vhd" "blokRegisX" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regisY regisY:blokRegisY " "Info: Elaborating entity \"regisY\" for hierarchy \"regisY:blokRegisY\"" {  } { { "tubesTopLevel.vhd" "blokRegisY" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regisAngle regisAngle:blokRegisAngle " "Info: Elaborating entity \"regisAngle\" for hierarchy \"regisAngle:blokRegisAngle\"" {  } { { "tubesTopLevel.vhd" "blokRegisAngle" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regis regis:blokOutSin " "Info: Elaborating entity \"regis\" for hierarchy \"regis:blokOutSin\"" {  } { { "tubesTopLevel.vhd" "blokOutSin" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outputRegister regis.vhd(18) " "Warning (10631): VHDL Process Statement warning at regis.vhd(18): inferring latch(es) for signal or variable \"outputRegister\", which holds its previous value in one or more paths through the process" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[0\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[0\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[1\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[1\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[2\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[2\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[3\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[3\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[4\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[4\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[5\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[5\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[6\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[6\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[7\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[7\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[8\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[8\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[9\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[9\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[10\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[10\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[11\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[11\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[12\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[12\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[13\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[13\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[14\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[14\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[15\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[15\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[16\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[16\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[17\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[17\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[18\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[18\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[19\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[19\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[20\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[20\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[21\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[21\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[22\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[22\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[23\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[23\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[24\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[24\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[25\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[25\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[26\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[26\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[27\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[27\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[28\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[28\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[29\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[29\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[30\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[30\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[31\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[31\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Info: Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Info: Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 63 " "Info: Parameter \"LPM_WIDTHP\" = \"63\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 63 " "Info: Parameter \"LPM_WIDTHR\" = \"63\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_45t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_45t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_45t " "Info: Found entity 1: mult_45t" {  } { { "db/mult_45t.tdf" "" { Text "D:/SisDigGemink/tubesTopLevel/db/mult_45t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "468 " "Info: Ignored 468 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "468 " "Info: Ignored 468 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[30\] " "Warning: Latch angkaTemp\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[31\] " "Warning: Latch angkaTemp\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[32\] " "Warning: Latch angkaTemp\[32\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[33\] " "Warning: Latch angkaTemp\[33\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[34\] " "Warning: Latch angkaTemp\[34\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[35\] " "Warning: Latch angkaTemp\[35\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[36\] " "Warning: Latch angkaTemp\[36\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[37\] " "Warning: Latch angkaTemp\[37\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[38\] " "Warning: Latch angkaTemp\[38\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[39\] " "Warning: Latch angkaTemp\[39\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[40\] " "Warning: Latch angkaTemp\[40\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[41\] " "Warning: Latch angkaTemp\[41\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[42\] " "Warning: Latch angkaTemp\[42\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[43\] " "Warning: Latch angkaTemp\[43\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[44\] " "Warning: Latch angkaTemp\[44\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[45\] " "Warning: Latch angkaTemp\[45\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[46\] " "Warning: Latch angkaTemp\[46\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[47\] " "Warning: Latch angkaTemp\[47\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[48\] " "Warning: Latch angkaTemp\[48\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[49\] " "Warning: Latch angkaTemp\[49\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[50\] " "Warning: Latch angkaTemp\[50\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[51\] " "Warning: Latch angkaTemp\[51\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[52\] " "Warning: Latch angkaTemp\[52\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[53\] " "Warning: Latch angkaTemp\[53\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[54\] " "Warning: Latch angkaTemp\[54\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[55\] " "Warning: Latch angkaTemp\[55\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[56\] " "Warning: Latch angkaTemp\[56\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[57\] " "Warning: Latch angkaTemp\[57\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[58\] " "Warning: Latch angkaTemp\[58\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[59\] " "Warning: Latch angkaTemp\[59\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[60\] " "Warning: Latch angkaTemp\[60\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[63\] " "Warning: Latch angkaTemp\[63\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[0\] " "Warning: Latch subtractor:blokSubtractor\|b\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[1\] " "Warning: Latch subtractor:blokSubtractor\|b\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[2\] " "Warning: Latch subtractor:blokSubtractor\|b\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[1\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[3\] " "Warning: Latch subtractor:blokSubtractor\|b\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[2\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[4\] " "Warning: Latch subtractor:blokSubtractor\|b\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[5\] " "Warning: Latch subtractor:blokSubtractor\|b\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[6\] " "Warning: Latch subtractor:blokSubtractor\|b\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[7\] " "Warning: Latch subtractor:blokSubtractor\|b\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[8\] " "Warning: Latch subtractor:blokSubtractor\|b\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[9\] " "Warning: Latch subtractor:blokSubtractor\|b\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[10\] " "Warning: Latch subtractor:blokSubtractor\|b\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[11\] " "Warning: Latch subtractor:blokSubtractor\|b\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[12\] " "Warning: Latch subtractor:blokSubtractor\|b\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[13\] " "Warning: Latch subtractor:blokSubtractor\|b\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[14\] " "Warning: Latch subtractor:blokSubtractor\|b\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[15\] " "Warning: Latch subtractor:blokSubtractor\|b\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[16\] " "Warning: Latch subtractor:blokSubtractor\|b\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[17\] " "Warning: Latch subtractor:blokSubtractor\|b\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[18\] " "Warning: Latch subtractor:blokSubtractor\|b\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[2\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[19\] " "Warning: Latch subtractor:blokSubtractor\|b\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[20\] " "Warning: Latch subtractor:blokSubtractor\|b\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[21\] " "Warning: Latch subtractor:blokSubtractor\|b\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[22\] " "Warning: Latch subtractor:blokSubtractor\|b\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[23\] " "Warning: Latch subtractor:blokSubtractor\|b\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[24\] " "Warning: Latch subtractor:blokSubtractor\|b\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[25\] " "Warning: Latch subtractor:blokSubtractor\|b\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[26\] " "Warning: Latch subtractor:blokSubtractor\|b\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[27\] " "Warning: Latch subtractor:blokSubtractor\|b\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[28\] " "Warning: Latch subtractor:blokSubtractor\|b\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[29\] " "Warning: Latch subtractor:blokSubtractor\|b\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[0\] " "Warning: Latch subtractor:blokSubtractor\|a\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[1\] " "Warning: Latch subtractor:blokSubtractor\|a\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[2\] " "Warning: Latch subtractor:blokSubtractor\|a\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[1\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[3\] " "Warning: Latch subtractor:blokSubtractor\|a\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[2\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[4\] " "Warning: Latch subtractor:blokSubtractor\|a\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[5\] " "Warning: Latch subtractor:blokSubtractor\|a\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[6\] " "Warning: Latch subtractor:blokSubtractor\|a\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[7\] " "Warning: Latch subtractor:blokSubtractor\|a\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[8\] " "Warning: Latch subtractor:blokSubtractor\|a\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[9\] " "Warning: Latch subtractor:blokSubtractor\|a\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[10\] " "Warning: Latch subtractor:blokSubtractor\|a\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[11\] " "Warning: Latch subtractor:blokSubtractor\|a\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[12\] " "Warning: Latch subtractor:blokSubtractor\|a\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[13\] " "Warning: Latch subtractor:blokSubtractor\|a\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[14\] " "Warning: Latch subtractor:blokSubtractor\|a\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[15\] " "Warning: Latch subtractor:blokSubtractor\|a\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[16\] " "Warning: Latch subtractor:blokSubtractor\|a\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[17\] " "Warning: Latch subtractor:blokSubtractor\|a\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[18\] " "Warning: Latch subtractor:blokSubtractor\|a\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[2\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[19\] " "Warning: Latch subtractor:blokSubtractor\|a\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[20\] " "Warning: Latch subtractor:blokSubtractor\|a\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[21\] " "Warning: Latch subtractor:blokSubtractor\|a\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[22\] " "Warning: Latch subtractor:blokSubtractor\|a\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[23\] " "Warning: Latch subtractor:blokSubtractor\|a\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[24\] " "Warning: Latch subtractor:blokSubtractor\|a\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[25\] " "Warning: Latch subtractor:blokSubtractor\|a\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[26\] " "Warning: Latch subtractor:blokSubtractor\|a\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[27\] " "Warning: Latch subtractor:blokSubtractor\|a\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[28\] " "Warning: Latch subtractor:blokSubtractor\|a\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[29\] " "Warning: Latch subtractor:blokSubtractor\|a\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1694 " "Info: Implemented 1694 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Info: Implemented 37 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1609 " "Info: Implemented 1609 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Info: Implemented 16 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 281 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 281 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 16:02:13 2023 " "Info: Processing ended: Sat Nov 25 16:02:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 16:02:14 2023 " "Info: Processing started: Sat Nov 25 16:02:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
=======
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 02:27:32 2023 " "Info: Processing started: Tue Nov 28 02:27:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tubesTopLevel -c tubesTopLevel " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tubesTopLevel -c tubesTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tubestoplevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tubestoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tubesTopLevel-tTL_arc " "Info: Found design unit 1: tubesTopLevel-tTL_arc" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tubesTopLevel " "Info: Found entity 1: tubesTopLevel" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-fsm_arc " "Info: Found design unit 1: fsm-fsm_arc" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arc " "Info: Found design unit 1: counter-counter_arc" {  } { { "counter.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/counter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/counter.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparator_arc " "Info: Found design unit 1: comparator-comparator_arc" {  } { { "comparator.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/comparator.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Info: Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/comparator.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-subtractor_arc " "Info: Found design unit 1: subtractor-subtractor_arc" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Info: Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regisx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regisx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regisX-regisX_arc " "Info: Found design unit 1: regisX-regisX_arc" {  } { { "regisX.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisX.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regisX " "Info: Found entity 1: regisX" {  } { { "regisX.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisX.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regisy.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regisy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regisY-regisY_arc " "Info: Found design unit 1: regisY-regisY_arc" {  } { { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regisY " "Info: Found entity 1: regisY" {  } { { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regisangle.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regisangle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regisAngle-regisAngle_arc " "Info: Found design unit 1: regisAngle-regisAngle_arc" {  } { { "regisAngle.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisAngle.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regisAngle " "Info: Found entity 1: regisAngle" {  } { { "regisAngle.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisAngle.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regis.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regis-regis_arc " "Info: Found design unit 1: regis-regis_arc" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regis " "Info: Found entity 1: regis" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numeric_std.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file numeric_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NUMERIC_STD " "Info: Found design unit 1: NUMERIC_STD" {  } { { "numeric_std.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/numeric_std.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tubesTopLevel " "Info: Elaborating entity \"tubesTopLevel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetCounter tubesTopLevel.vhd(116) " "Warning (10036): Verilog HDL or VHDL warning at tubesTopLevel.vhd(116): object \"resetCounter\" assigned a value but never read" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tesShifter tubesTopLevel.vhd(118) " "Warning (10036): Verilog HDL or VHDL warning at tubesTopLevel.vhd(118): object \"tesShifter\" assigned a value but never read" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tesComparison tubesTopLevel.vhd(119) " "Warning (10036): Verilog HDL or VHDL warning at tubesTopLevel.vhd(119): object \"tesComparison\" assigned a value but never read" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cekAKHIR tubesTopLevel.vhd(121) " "Warning (10036): Verilog HDL or VHDL warning at tubesTopLevel.vhd(121): object \"cekAKHIR\" assigned a value but never read" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sudut tubesTopLevel.vhd(141) " "Warning (10492): VHDL Process Statement warning at tubesTopLevel.vhd(141): signal \"Sudut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sudut tubesTopLevel.vhd(142) " "Warning (10492): VHDL Process Statement warning at tubesTopLevel.vhd(142): signal \"Sudut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sudut tubesTopLevel.vhd(149) " "Warning (10492): VHDL Process Statement warning at tubesTopLevel.vhd(149): signal \"Sudut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sudut tubesTopLevel.vhd(151) " "Warning (10492): VHDL Process Statement warning at tubesTopLevel.vhd(151): signal \"Sudut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angle_baru tubesTopLevel.vhd(138) " "Warning (10631): VHDL Process Statement warning at tubesTopLevel.vhd(138): inferring latch(es) for signal or variable \"angle_baru\", which holds its previous value in one or more paths through the process" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angkaTemp tubesTopLevel.vhd(138) " "Warning (10631): VHDL Process Statement warning at tubesTopLevel.vhd(138): inferring latch(es) for signal or variable \"angkaTemp\", which holds its previous value in one or more paths through the process" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angka tubesTopLevel.vhd(138) " "Warning (10631): VHDL Process Statement warning at tubesTopLevel.vhd(138): inferring latch(es) for signal or variable \"angka\", which holds its previous value in one or more paths through the process" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[0\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[0\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[1\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[1\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[2\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[2\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[3\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[3\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[4\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[4\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[5\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[5\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[6\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[6\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[7\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[7\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[8\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[8\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[9\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[9\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[10\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[10\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[11\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[11\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[12\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[12\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[13\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[13\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[14\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[14\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[15\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[15\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[16\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[16\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[17\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[17\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[18\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[18\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[19\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[19\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[20\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[20\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[21\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[21\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[22\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[22\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[23\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[23\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[24\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[24\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[25\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[25\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[26\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[26\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[27\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[27\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[28\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[28\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[29\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[29\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[30\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[30\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[31\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angka\[31\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[30\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[30\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[31\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[31\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[32\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[32\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[33\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[33\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[34\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[34\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[35\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[35\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[36\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[36\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[37\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[37\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[38\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[38\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[39\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[39\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[40\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[40\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[41\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[41\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[42\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[42\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[43\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[43\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[44\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[44\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[45\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[45\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[46\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[46\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[47\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[47\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[48\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[48\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[49\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[49\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[50\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[50\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[51\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[51\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[52\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[52\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[53\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[53\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[54\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[54\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[55\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[55\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[56\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[56\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[57\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[57\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[58\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[58\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[59\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[59\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[60\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[60\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[63\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angkaTemp\[63\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[0\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[0\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[1\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[1\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[2\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[2\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[3\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[3\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[4\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[4\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[5\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[5\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[6\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[6\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[7\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[7\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[8\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[8\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[9\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[9\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[10\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[10\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[11\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[11\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[12\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[12\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[13\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[13\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[14\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[14\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[15\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[15\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[16\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[16\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[17\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[17\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[18\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[18\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[19\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[19\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[20\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[20\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[21\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[21\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[22\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[22\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[23\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[23\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[24\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[24\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[25\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[25\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[26\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[26\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[27\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[27\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[28\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[28\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[29\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[29\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[30\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[30\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_baru\[31\] tubesTopLevel.vhd(138) " "Info (10041): Inferred latch for \"angle_baru\[31\]\" at tubesTopLevel.vhd(138)" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:TOFSM " "Info: Elaborating entity \"fsm\" for hierarchy \"fsm:TOFSM\"" {  } { { "tubesTopLevel.vhd" "TOFSM" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enFSM_internal fsm.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at fsm.vhd(30): object \"enFSM_internal\" assigned a value but never read" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modeSin fsm.vhd(57) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(57): signal \"modeSin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modeCos fsm.vhd(57) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(57): signal \"modeCos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modeTan fsm.vhd(57) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(57): signal \"modeTan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter fsm.vhd(118) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(118): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextState fsm.vhd(51) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(51): inferring latch(es) for signal or variable \"nextState\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s5 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s5\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s4 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s4\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s3 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s3\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s2 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s2\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s1 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s1\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s0 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s0\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:blokKomparator " "Info: Elaborating entity \"comparator\" for hierarchy \"comparator:blokKomparator\"" {  } { { "tubesTopLevel.vhd" "blokKomparator" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "comparison comparator.vhd(16) " "Warning (10631): VHDL Process Statement warning at comparator.vhd(16): inferring latch(es) for signal or variable \"comparison\", which holds its previous value in one or more paths through the process" {  } { { "comparator.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/comparator.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comparison comparator.vhd(16) " "Info (10041): Inferred latch for \"comparison\" at comparator.vhd(16)" {  } { { "comparator.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/comparator.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:blokCounter " "Info: Elaborating entity \"counter\" for hierarchy \"counter:blokCounter\"" {  } { { "tubesTopLevel.vhd" "blokCounter" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor subtractor:blokSubtractor " "Info: Elaborating entity \"subtractor\" for hierarchy \"subtractor:blokSubtractor\"" {  } { { "tubesTopLevel.vhd" "blokSubtractor" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_Subtractor subtractor.vhd(39) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(39): signal \"En_Subtractor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter subtractor.vhd(40) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(40): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(44) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(44): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(45) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(45): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(47) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(47): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(49) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(49): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sekali subtractor.vhd(50) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(50): signal \"sekali\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(58) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(58): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(59) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(59): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(62) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(62): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(63) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(63): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(65) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(65): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(66) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(66): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(69) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(69): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(70) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(70): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(72) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(72): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(73) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(73): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(76) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(76): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(77) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(77): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(79) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(79): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(80) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(80): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(83) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(83): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(84) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(84): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(86) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(86): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(87) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(87): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(90) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(90): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(91) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(91): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(93) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(93): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(94) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(94): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(97) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(97): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(98) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(98): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(100) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(100): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(101) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(101): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(104) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(104): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(105) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(105): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(107) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(107): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(108) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(108): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(111) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(111): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(112) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(112): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(114) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(114): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(115) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(115): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(118) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(118): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(119) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(119): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(121) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(121): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(122) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(122): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(125) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(125): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(126) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(126): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(128) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(128): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(129) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(129): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(132) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(132): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(133) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(133): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(135) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(135): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(136) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(136): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(139) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(139): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(140) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(140): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "kCount subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"kCount\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"a\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x0 subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"x0\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y0 subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"y0\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angle0 subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"angle0\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sekali subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"sekali\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tanInv subtractor.vhd(148) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(148): inferring latch(es) for signal or variable \"tanInv\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x0 subtractor.vhd(193) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(193): signal \"x0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y0 subtractor.vhd(194) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(194): signal \"y0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "angle0 subtractor.vhd(195) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(195): signal \"angle0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tanInv subtractor.vhd(195) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(195): signal \"tanInv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "angle subtractor.vhd(200) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(200): signal \"angle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tanInv subtractor.vhd(200) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(200): signal \"tanInv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x0 subtractor.vhd(205) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(205): signal \"x0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y0 subtractor.vhd(206) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(206): signal \"y0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "angle0 subtractor.vhd(207) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(207): signal \"angle0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tanInv subtractor.vhd(207) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(207): signal \"tanInv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "angle subtractor.vhd(212) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(212): signal \"angle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tanInv subtractor.vhd(212) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(212): signal \"tanInv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tesComparison subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"tesComparison\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_outTemp subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"x_outTemp\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_outTemp subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"y_outTemp\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angle_outTemp subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"angle_outTemp\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_out subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"x_out\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_out subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"y_out\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angle_out subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"angle_out\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enFSM subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"enFSM\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enFSM subtractor.vhd(186) " "Info (10041): Inferred latch for \"enFSM\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[31\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[31\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[31\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[31\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[31\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[31\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[32\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[32\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[32\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[32\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[32\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[32\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tesComparison subtractor.vhd(186) " "Info (10041): Inferred latch for \"tesComparison\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[0\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[0\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[1\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[1\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[2\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[2\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[3\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[3\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[4\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[4\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[5\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[5\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[6\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[6\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[7\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[7\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[8\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[8\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[9\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[9\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[10\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[10\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[11\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[11\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[12\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[12\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[13\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[13\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[14\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[14\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[15\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[15\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[16\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[16\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[17\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[17\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[18\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[18\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[19\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[19\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[20\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[20\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[21\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[21\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[22\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[22\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[23\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[23\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[24\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[24\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[25\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[25\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[26\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[26\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[27\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[27\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[28\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[28\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[29\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[29\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[30\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[30\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[31\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[31\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sekali subtractor.vhd(37) " "Info (10041): Inferred latch for \"sekali\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regisX regisX:blokRegisX " "Info: Elaborating entity \"regisX\" for hierarchy \"regisX:blokRegisX\"" {  } { { "tubesTopLevel.vhd" "blokRegisX" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regisY regisY:blokRegisY " "Info: Elaborating entity \"regisY\" for hierarchy \"regisY:blokRegisY\"" {  } { { "tubesTopLevel.vhd" "blokRegisY" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regisAngle regisAngle:blokRegisAngle " "Info: Elaborating entity \"regisAngle\" for hierarchy \"regisAngle:blokRegisAngle\"" {  } { { "tubesTopLevel.vhd" "blokRegisAngle" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regis regis:blokOutSin " "Info: Elaborating entity \"regis\" for hierarchy \"regis:blokOutSin\"" {  } { { "tubesTopLevel.vhd" "blokOutSin" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outputRegister regis.vhd(18) " "Warning (10631): VHDL Process Statement warning at regis.vhd(18): inferring latch(es) for signal or variable \"outputRegister\", which holds its previous value in one or more paths through the process" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[0\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[0\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[1\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[1\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[2\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[2\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[3\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[3\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[4\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[4\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[5\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[5\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[6\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[6\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[7\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[7\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[8\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[8\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[9\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[9\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[10\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[10\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[11\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[11\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[12\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[12\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[13\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[13\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[14\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[14\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[15\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[15\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[16\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[16\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[17\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[17\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[18\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[18\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[19\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[19\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[20\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[20\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[21\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[21\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[22\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[22\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[23\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[23\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[24\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[24\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[25\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[25\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[26\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[26\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[27\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[27\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[28\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[28\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[29\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[29\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[30\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[30\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[31\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[31\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Info: Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Info: Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 63 " "Info: Parameter \"LPM_WIDTHP\" = \"63\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 63 " "Info: Parameter \"LPM_WIDTHR\" = \"63\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_45t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_45t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_45t " "Info: Found entity 1: mult_45t" {  } { { "db/mult_45t.tdf" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/db/mult_45t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "468 " "Info: Ignored 468 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "468 " "Info: Ignored 468 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angka\[31\]\$latch " "Warning: Latch angka\[31\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[30\] " "Warning: Latch angkaTemp\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[31\] " "Warning: Latch angkaTemp\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[32\] " "Warning: Latch angkaTemp\[32\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[33\] " "Warning: Latch angkaTemp\[33\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[34\] " "Warning: Latch angkaTemp\[34\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[35\] " "Warning: Latch angkaTemp\[35\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[36\] " "Warning: Latch angkaTemp\[36\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[37\] " "Warning: Latch angkaTemp\[37\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[38\] " "Warning: Latch angkaTemp\[38\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[39\] " "Warning: Latch angkaTemp\[39\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[40\] " "Warning: Latch angkaTemp\[40\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[41\] " "Warning: Latch angkaTemp\[41\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[42\] " "Warning: Latch angkaTemp\[42\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[43\] " "Warning: Latch angkaTemp\[43\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[44\] " "Warning: Latch angkaTemp\[44\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[45\] " "Warning: Latch angkaTemp\[45\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[46\] " "Warning: Latch angkaTemp\[46\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[47\] " "Warning: Latch angkaTemp\[47\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[48\] " "Warning: Latch angkaTemp\[48\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[49\] " "Warning: Latch angkaTemp\[49\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[50\] " "Warning: Latch angkaTemp\[50\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[51\] " "Warning: Latch angkaTemp\[51\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[52\] " "Warning: Latch angkaTemp\[52\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[53\] " "Warning: Latch angkaTemp\[53\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[54\] " "Warning: Latch angkaTemp\[54\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[55\] " "Warning: Latch angkaTemp\[55\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[56\] " "Warning: Latch angkaTemp\[56\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[57\] " "Warning: Latch angkaTemp\[57\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[58\] " "Warning: Latch angkaTemp\[58\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[59\] " "Warning: Latch angkaTemp\[59\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[60\] " "Warning: Latch angkaTemp\[60\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[63\] " "Warning: Latch angkaTemp\[63\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[0\] " "Warning: Latch subtractor:blokSubtractor\|b\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[1\] " "Warning: Latch subtractor:blokSubtractor\|b\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[2\] " "Warning: Latch subtractor:blokSubtractor\|b\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[1\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[3\] " "Warning: Latch subtractor:blokSubtractor\|b\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[2\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[4\] " "Warning: Latch subtractor:blokSubtractor\|b\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[5\] " "Warning: Latch subtractor:blokSubtractor\|b\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[6\] " "Warning: Latch subtractor:blokSubtractor\|b\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[7\] " "Warning: Latch subtractor:blokSubtractor\|b\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[8\] " "Warning: Latch subtractor:blokSubtractor\|b\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[9\] " "Warning: Latch subtractor:blokSubtractor\|b\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[10\] " "Warning: Latch subtractor:blokSubtractor\|b\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[11\] " "Warning: Latch subtractor:blokSubtractor\|b\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[12\] " "Warning: Latch subtractor:blokSubtractor\|b\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[13\] " "Warning: Latch subtractor:blokSubtractor\|b\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[14\] " "Warning: Latch subtractor:blokSubtractor\|b\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[15\] " "Warning: Latch subtractor:blokSubtractor\|b\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[16\] " "Warning: Latch subtractor:blokSubtractor\|b\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[17\] " "Warning: Latch subtractor:blokSubtractor\|b\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[18\] " "Warning: Latch subtractor:blokSubtractor\|b\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[2\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[19\] " "Warning: Latch subtractor:blokSubtractor\|b\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[20\] " "Warning: Latch subtractor:blokSubtractor\|b\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[21\] " "Warning: Latch subtractor:blokSubtractor\|b\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[22\] " "Warning: Latch subtractor:blokSubtractor\|b\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[23\] " "Warning: Latch subtractor:blokSubtractor\|b\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[24\] " "Warning: Latch subtractor:blokSubtractor\|b\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[25\] " "Warning: Latch subtractor:blokSubtractor\|b\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[26\] " "Warning: Latch subtractor:blokSubtractor\|b\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[27\] " "Warning: Latch subtractor:blokSubtractor\|b\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[28\] " "Warning: Latch subtractor:blokSubtractor\|b\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[29\] " "Warning: Latch subtractor:blokSubtractor\|b\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[0\] " "Warning: Latch subtractor:blokSubtractor\|a\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[1\] " "Warning: Latch subtractor:blokSubtractor\|a\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[2\] " "Warning: Latch subtractor:blokSubtractor\|a\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[1\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[3\] " "Warning: Latch subtractor:blokSubtractor\|a\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[2\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[4\] " "Warning: Latch subtractor:blokSubtractor\|a\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[5\] " "Warning: Latch subtractor:blokSubtractor\|a\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[6\] " "Warning: Latch subtractor:blokSubtractor\|a\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[7\] " "Warning: Latch subtractor:blokSubtractor\|a\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[8\] " "Warning: Latch subtractor:blokSubtractor\|a\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[9\] " "Warning: Latch subtractor:blokSubtractor\|a\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[10\] " "Warning: Latch subtractor:blokSubtractor\|a\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[11\] " "Warning: Latch subtractor:blokSubtractor\|a\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[12\] " "Warning: Latch subtractor:blokSubtractor\|a\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[13\] " "Warning: Latch subtractor:blokSubtractor\|a\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[14\] " "Warning: Latch subtractor:blokSubtractor\|a\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[15\] " "Warning: Latch subtractor:blokSubtractor\|a\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[16\] " "Warning: Latch subtractor:blokSubtractor\|a\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[17\] " "Warning: Latch subtractor:blokSubtractor\|a\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[18\] " "Warning: Latch subtractor:blokSubtractor\|a\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[2\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[19\] " "Warning: Latch subtractor:blokSubtractor\|a\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[20\] " "Warning: Latch subtractor:blokSubtractor\|a\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[21\] " "Warning: Latch subtractor:blokSubtractor\|a\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[22\] " "Warning: Latch subtractor:blokSubtractor\|a\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[23\] " "Warning: Latch subtractor:blokSubtractor\|a\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[24\] " "Warning: Latch subtractor:blokSubtractor\|a\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[25\] " "Warning: Latch subtractor:blokSubtractor\|a\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[26\] " "Warning: Latch subtractor:blokSubtractor\|a\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[27\] " "Warning: Latch subtractor:blokSubtractor\|a\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[28\] " "Warning: Latch subtractor:blokSubtractor\|a\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[29\] " "Warning: Latch subtractor:blokSubtractor\|a\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "regisX.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisX.vhd" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1790 " "Info: Implemented 1790 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Info: Implemented 37 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1705 " "Info: Implemented 1705 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Info: Implemented 16 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 288 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 288 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 02:27:38 2023 " "Info: Processing ended: Tue Nov 28 02:27:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 02:27:39 2023 " "Info: Processing started: Tue Nov 28 02:27:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
>>>>>>> Stashed changes
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "tubesTopLevel EP2C8Q208C7 " "Info: Selected device EP2C8Q208C7 for design \"tubesTopLevel\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C7 " "Info: Device EP2C5Q208C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
<<<<<<< Updated upstream
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 2860 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 2861 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 2862 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "69 69 " "Critical Warning: No exact pin location assignment(s) for 69 pins of 69 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[0\] " "Info: Pin angka\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[0] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[1\] " "Info: Pin angka\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[1] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 575 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[2\] " "Info: Pin angka\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[2] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[3\] " "Info: Pin angka\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[3] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[4\] " "Info: Pin angka\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[4] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[5\] " "Info: Pin angka\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[5] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[6\] " "Info: Pin angka\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[6] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[7\] " "Info: Pin angka\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[7] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[8\] " "Info: Pin angka\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[8] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[9\] " "Info: Pin angka\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[9] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[10\] " "Info: Pin angka\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[10] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[11\] " "Info: Pin angka\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[11] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[12\] " "Info: Pin angka\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[12] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[13\] " "Info: Pin angka\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[13] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[14\] " "Info: Pin angka\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[14] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[15\] " "Info: Pin angka\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[15] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[16\] " "Info: Pin angka\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[16] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[17\] " "Info: Pin angka\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[17] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[18\] " "Info: Pin angka\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[18] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[19\] " "Info: Pin angka\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[19] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[20\] " "Info: Pin angka\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[20] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[21\] " "Info: Pin angka\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[21] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[22\] " "Info: Pin angka\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[22] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[23\] " "Info: Pin angka\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[23] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[24\] " "Info: Pin angka\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[24] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[25\] " "Info: Pin angka\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[25] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[26\] " "Info: Pin angka\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[26] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[27\] " "Info: Pin angka\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[27] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[28\] " "Info: Pin angka\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[28] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[29\] " "Info: Pin angka\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[29] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[30\] " "Info: Pin angka\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[30] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[31\] " "Info: Pin angka\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[31] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 508 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "modeSin " "Info: Pin modeSin not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { modeSin } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "modeCos " "Info: Pin modeCos not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { modeCos } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "modeTan " "Info: Pin modeTan not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { modeTan } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeTan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[31\] " "Info: Pin Sudut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[31] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[30\] " "Info: Pin Sudut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[30] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[29\] " "Info: Pin Sudut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[29] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[28\] " "Info: Pin Sudut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[28] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 570 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[27\] " "Info: Pin Sudut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[27] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 569 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[26\] " "Info: Pin Sudut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[26] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[25\] " "Info: Pin Sudut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[25] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[24\] " "Info: Pin Sudut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[24] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[23\] " "Info: Pin Sudut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[23] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[22\] " "Info: Pin Sudut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[22] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[21\] " "Info: Pin Sudut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[21] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[20\] " "Info: Pin Sudut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[20] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[19\] " "Info: Pin Sudut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[19] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[18\] " "Info: Pin Sudut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[18] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[17\] " "Info: Pin Sudut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[17] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[16\] " "Info: Pin Sudut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[16] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[15\] " "Info: Pin Sudut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[15] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[14\] " "Info: Pin Sudut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[14] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[13\] " "Info: Pin Sudut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[13] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[12\] " "Info: Pin Sudut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[12] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[11\] " "Info: Pin Sudut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[11] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[10\] " "Info: Pin Sudut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[10] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[9\] " "Info: Pin Sudut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[9] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[8\] " "Info: Pin Sudut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[8] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[7\] " "Info: Pin Sudut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[7] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[6\] " "Info: Pin Sudut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[6] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[5\] " "Info: Pin Sudut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[5] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[4\] " "Info: Pin Sudut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[4] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[3\] " "Info: Pin Sudut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[3] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[2\] " "Info: Pin Sudut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[2] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[1\] " "Info: Pin Sudut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[1] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[0\] " "Info: Pin Sudut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[0] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 542 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|currentState.s5 " "Info: Destination node fsm:TOFSM\|currentState.s5" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 463 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|currentState.s1 " "Info: Destination node fsm:TOFSM\|currentState.s1" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 459 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|currentState.s2 " "Info: Destination node fsm:TOFSM\|currentState.s2" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 460 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 607 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:TOFSM\|en_Subtractor  " "Info: Automatically promoted node fsm:TOFSM\|en_Subtractor " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|currentState.s3 " "Info: Destination node fsm:TOFSM\|currentState.s3" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 461 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "subtractor:blokSubtractor\|kCount\[3\] " "Info: Destination node subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|kCount[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 345 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "subtractor:blokSubtractor\|kCount\[2\] " "Info: Destination node subtractor:blokSubtractor\|kCount\[2\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|kCount[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "subtractor:blokSubtractor\|kCount\[1\] " "Info: Destination node subtractor:blokSubtractor\|kCount\[1\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|kCount[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "subtractor:blokSubtractor\|kCount\[0\] " "Info: Destination node subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|kCount[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 468 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "angka\[31\]~0  " "Info: Automatically promoted node angka\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|Selector8~0 " "Info: Destination node fsm:TOFSM\|Selector8~0" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|Selector8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 1650 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|Selector1~1 " "Info: Destination node fsm:TOFSM\|Selector1~1" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|Selector1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 2263 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 1255 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:TOFSM\|currentState.s5  " "Info: Automatically promoted node fsm:TOFSM\|currentState.s5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|Selector8~0 " "Info: Destination node fsm:TOFSM\|Selector8~0" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|Selector8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 1650 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 463 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "subtractor:blokSubtractor\|b\[0\]~13  " "Info: Automatically promoted node subtractor:blokSubtractor\|b\[0\]~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|b[0]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 2261 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node rst (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 608 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:TOFSM\|currentState.s0  " "Info: Automatically promoted node fsm:TOFSM\|currentState.s0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|Selector8~0 " "Info: Destination node fsm:TOFSM\|Selector8~0" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|Selector8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 1650 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|Selector4~0 " "Info: Destination node fsm:TOFSM\|Selector4~0" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|Selector4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 1726 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|Selector1~1 " "Info: Destination node fsm:TOFSM\|Selector1~1" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|Selector1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 2263 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutSin\|outputRegister\[0\] " "Info: Destination node regis:blokOutSin\|outputRegister\[0\]" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutSin|outputRegister[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutSin\|outputRegister\[1\] " "Info: Destination node regis:blokOutSin\|outputRegister\[1\]" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutSin|outputRegister[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutSin\|outputRegister\[2\] " "Info: Destination node regis:blokOutSin\|outputRegister\[2\]" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutSin|outputRegister[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutSin\|outputRegister\[3\] " "Info: Destination node regis:blokOutSin\|outputRegister\[3\]" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutSin|outputRegister[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutSin\|outputRegister\[4\] " "Info: Destination node regis:blokOutSin\|outputRegister\[4\]" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutSin|outputRegister[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutSin\|outputRegister\[5\] " "Info: Destination node regis:blokOutSin\|outputRegister\[5\]" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutSin|outputRegister[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutSin\|outputRegister\[6\] " "Info: Destination node regis:blokOutSin\|outputRegister\[6\]" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutSin|outputRegister[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 458 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
=======
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 2991 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 2992 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 2993 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "69 69 " "Critical Warning: No exact pin location assignment(s) for 69 pins of 69 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[0\] " "Info: Pin angka\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[0] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[1\] " "Info: Pin angka\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[1] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[2\] " "Info: Pin angka\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[2] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[3\] " "Info: Pin angka\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[3] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[4\] " "Info: Pin angka\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[4] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[5\] " "Info: Pin angka\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[5] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[6\] " "Info: Pin angka\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[6] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[7\] " "Info: Pin angka\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[7] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[8\] " "Info: Pin angka\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[8] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[9\] " "Info: Pin angka\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[9] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[10\] " "Info: Pin angka\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[10] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[11\] " "Info: Pin angka\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[11] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[12\] " "Info: Pin angka\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[12] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[13\] " "Info: Pin angka\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[13] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[14\] " "Info: Pin angka\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[14] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[15\] " "Info: Pin angka\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[15] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[16\] " "Info: Pin angka\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[16] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[17\] " "Info: Pin angka\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[17] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[18\] " "Info: Pin angka\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[18] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[19\] " "Info: Pin angka\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[19] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[20\] " "Info: Pin angka\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[20] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[21\] " "Info: Pin angka\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[21] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[22\] " "Info: Pin angka\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[22] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[23\] " "Info: Pin angka\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[23] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[24\] " "Info: Pin angka\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[24] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 632 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[25\] " "Info: Pin angka\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[25] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 633 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[26\] " "Info: Pin angka\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[26] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[27\] " "Info: Pin angka\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[27] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[28\] " "Info: Pin angka\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[28] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[29\] " "Info: Pin angka\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[29] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[30\] " "Info: Pin angka\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[30] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[31\] " "Info: Pin angka\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[31] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 510 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "modeSin " "Info: Pin modeSin not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { modeSin } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "modeCos " "Info: Pin modeCos not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { modeCos } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[31\] " "Info: Pin Sudut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[31] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 642 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "modeTan " "Info: Pin modeTan not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { modeTan } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeTan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[30\] " "Info: Pin Sudut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[30] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[29\] " "Info: Pin Sudut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[29] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[28\] " "Info: Pin Sudut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[28] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[27\] " "Info: Pin Sudut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[27] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[26\] " "Info: Pin Sudut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[26] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[25\] " "Info: Pin Sudut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[25] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[24\] " "Info: Pin Sudut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[24] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[23\] " "Info: Pin Sudut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[23] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[22\] " "Info: Pin Sudut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[22] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[21\] " "Info: Pin Sudut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[21] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[20\] " "Info: Pin Sudut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[20] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[19\] " "Info: Pin Sudut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[19] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[18\] " "Info: Pin Sudut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[18] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[17\] " "Info: Pin Sudut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[17] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[16\] " "Info: Pin Sudut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[16] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[15\] " "Info: Pin Sudut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[15] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[14\] " "Info: Pin Sudut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[14] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[13\] " "Info: Pin Sudut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[13] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[12\] " "Info: Pin Sudut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[12] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[11\] " "Info: Pin Sudut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[11] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[10\] " "Info: Pin Sudut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[10] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[9\] " "Info: Pin Sudut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[9] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[8\] " "Info: Pin Sudut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[8] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[7\] " "Info: Pin Sudut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[7] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[6\] " "Info: Pin Sudut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[6] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[5\] " "Info: Pin Sudut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[5] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[4\] " "Info: Pin Sudut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[4] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[3\] " "Info: Pin Sudut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[3] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[2\] " "Info: Pin Sudut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[2] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[1\] " "Info: Pin Sudut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[1] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[0\] " "Info: Pin Sudut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[0] } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|currentState.s5 " "Info: Destination node fsm:TOFSM\|currentState.s5" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 463 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|currentState.s1 " "Info: Destination node fsm:TOFSM\|currentState.s1" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 459 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|currentState.s2 " "Info: Destination node fsm:TOFSM\|currentState.s2" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 460 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 642 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "modeSin (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node modeSin (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "angka\[31\]~0 " "Info: Destination node angka\[31\]~0" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 1290 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "angka\[31\]~1 " "Info: Destination node angka\[31\]~1" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 1291 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "angkaTemp\[30\]~0 " "Info: Destination node angkaTemp\[30\]~0" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[30]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 1396 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "angkaTemp\[31\]~1 " "Info: Destination node angkaTemp\[31\]~1" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 1405 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "angkaTemp\[32\]~2 " "Info: Destination node angkaTemp\[32\]~2" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[32]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 1414 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "angkaTemp\[33\]~3 " "Info: Destination node angkaTemp\[33\]~3" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[33]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 1423 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "angkaTemp\[34\]~4 " "Info: Destination node angkaTemp\[34\]~4" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[34]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 1432 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "angkaTemp\[35\]~5 " "Info: Destination node angkaTemp\[35\]~5" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[35]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 1441 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "angkaTemp\[36\]~6 " "Info: Destination node angkaTemp\[36\]~6" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[36]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 1450 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "angkaTemp\[37\]~7 " "Info: Destination node angkaTemp\[37\]~7" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[37]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 1459 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { modeSin } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 644 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:TOFSM\|en_Subtractor  " "Info: Automatically promoted node fsm:TOFSM\|en_Subtractor " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|currentState.s3 " "Info: Destination node fsm:TOFSM\|currentState.s3" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 461 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "subtractor:blokSubtractor\|kCount\[3\] " "Info: Destination node subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|kCount[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 345 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "subtractor:blokSubtractor\|kCount\[2\] " "Info: Destination node subtractor:blokSubtractor\|kCount\[2\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|kCount[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "subtractor:blokSubtractor\|kCount\[1\] " "Info: Destination node subtractor:blokSubtractor\|kCount\[1\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|kCount[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "subtractor:blokSubtractor\|kCount\[0\] " "Info: Destination node subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|kCount[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 469 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "angka\[31\]~0  " "Info: Automatically promoted node angka\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 1290 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:TOFSM\|currentState.s5  " "Info: Automatically promoted node fsm:TOFSM\|currentState.s5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|Selector8~0 " "Info: Destination node fsm:TOFSM\|Selector8~0" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|Selector8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 1687 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 463 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "subtractor:blokSubtractor\|b\[0\]~18  " "Info: Automatically promoted node subtractor:blokSubtractor\|b\[0\]~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|b[0]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 2298 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN 27 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node rst (placed in PIN 27 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 643 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:TOFSM\|currentState.s0  " "Info: Automatically promoted node fsm:TOFSM\|currentState.s0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|Selector8~0 " "Info: Destination node fsm:TOFSM\|Selector8~0" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|Selector8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 1687 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|Selector4~0 " "Info: Destination node fsm:TOFSM\|Selector4~0" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|Selector4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 1763 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|Selector1~0 " "Info: Destination node fsm:TOFSM\|Selector1~0" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 2394 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutSin\|outputRegister\[0\] " "Info: Destination node regis:blokOutSin\|outputRegister\[0\]" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutSin|outputRegister[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutSin\|outputRegister\[1\] " "Info: Destination node regis:blokOutSin\|outputRegister\[1\]" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutSin|outputRegister[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutSin\|outputRegister\[2\] " "Info: Destination node regis:blokOutSin\|outputRegister\[2\]" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutSin|outputRegister[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutSin\|outputRegister\[3\] " "Info: Destination node regis:blokOutSin\|outputRegister\[3\]" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutSin|outputRegister[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutSin\|outputRegister\[4\] " "Info: Destination node regis:blokOutSin\|outputRegister\[4\]" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutSin|outputRegister[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutSin\|outputRegister\[5\] " "Info: Destination node regis:blokOutSin\|outputRegister\[5\]" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutSin|outputRegister[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutSin\|outputRegister\[6\] " "Info: Destination node regis:blokOutSin\|outputRegister\[6\]" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutSin|outputRegister[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Asus/Documents/GitHub/tubezz/" 0 { } { { 0 { 0 ""} 0 458 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
>>>>>>> Stashed changes
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
<<<<<<< Updated upstream
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "67 unused 3.3V 35 32 0 " "Info: Number of I/O pins in group: 67 (unused VREF, 3.3V VCCIO, 35 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 28 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
=======
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 3.3V 34 32 0 " "Info: Number of I/O pins in group: 66 (unused VREF, 3.3V VCCIO, 34 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 27 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
>>>>>>> Stashed changes
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
<<<<<<< Updated upstream
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.568 ns register register " "Info: Estimated most critical path is register to register delay of 7.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns subtractor:blokSubtractor\|a\[8\] 1 REG LAB_X17_Y6 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y6; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|a\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|a[8] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.495 ns) 1.903 ns subtractor:blokSubtractor\|Add9~17 2 COMB LAB_X15_Y5 2 " "Info: 2: + IC(1.408 ns) + CELL(0.495 ns) = 1.903 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { subtractor:blokSubtractor|a[8] subtractor:blokSubtractor|Add9~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.983 ns subtractor:blokSubtractor\|Add9~19 3 COMB LAB_X15_Y5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.983 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~17 subtractor:blokSubtractor|Add9~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.063 ns subtractor:blokSubtractor\|Add9~21 4 COMB LAB_X15_Y5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.063 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~19 subtractor:blokSubtractor|Add9~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.143 ns subtractor:blokSubtractor\|Add9~23 5 COMB LAB_X15_Y5 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.143 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~21 subtractor:blokSubtractor|Add9~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.223 ns subtractor:blokSubtractor\|Add9~25 6 COMB LAB_X15_Y5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.223 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~23 subtractor:blokSubtractor|Add9~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.303 ns subtractor:blokSubtractor\|Add9~27 7 COMB LAB_X15_Y5 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.303 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~25 subtractor:blokSubtractor|Add9~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.383 ns subtractor:blokSubtractor\|Add9~29 8 COMB LAB_X15_Y5 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.383 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~27 subtractor:blokSubtractor|Add9~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.463 ns subtractor:blokSubtractor\|Add9~31 9 COMB LAB_X15_Y5 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.463 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~29 subtractor:blokSubtractor|Add9~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.543 ns subtractor:blokSubtractor\|Add9~33 10 COMB LAB_X15_Y5 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.543 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~31 subtractor:blokSubtractor|Add9~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.623 ns subtractor:blokSubtractor\|Add9~35 11 COMB LAB_X15_Y5 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.623 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~33 subtractor:blokSubtractor|Add9~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.703 ns subtractor:blokSubtractor\|Add9~37 12 COMB LAB_X15_Y5 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.703 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~35 subtractor:blokSubtractor|Add9~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.783 ns subtractor:blokSubtractor\|Add9~39 13 COMB LAB_X15_Y5 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.783 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~37 subtractor:blokSubtractor|Add9~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.863 ns subtractor:blokSubtractor\|Add9~41 14 COMB LAB_X15_Y5 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.863 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~39 subtractor:blokSubtractor|Add9~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.943 ns subtractor:blokSubtractor\|Add9~43 15 COMB LAB_X15_Y5 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.943 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~41 subtractor:blokSubtractor|Add9~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.023 ns subtractor:blokSubtractor\|Add9~45 16 COMB LAB_X15_Y5 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.023 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~43 subtractor:blokSubtractor|Add9~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.103 ns subtractor:blokSubtractor\|Add9~47 17 COMB LAB_X15_Y5 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 3.103 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~45 subtractor:blokSubtractor|Add9~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 3.281 ns subtractor:blokSubtractor\|Add9~49 18 COMB LAB_X15_Y4 2 " "Info: 18: + IC(0.098 ns) + CELL(0.080 ns) = 3.281 ns; Loc. = LAB_X15_Y4; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { subtractor:blokSubtractor|Add9~47 subtractor:blokSubtractor|Add9~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.361 ns subtractor:blokSubtractor\|Add9~51 19 COMB LAB_X15_Y4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.361 ns; Loc. = LAB_X15_Y4; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~49 subtractor:blokSubtractor|Add9~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.441 ns subtractor:blokSubtractor\|Add9~53 20 COMB LAB_X15_Y4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.441 ns; Loc. = LAB_X15_Y4; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~51 subtractor:blokSubtractor|Add9~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.521 ns subtractor:blokSubtractor\|Add9~55 21 COMB LAB_X15_Y4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.521 ns; Loc. = LAB_X15_Y4; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~53 subtractor:blokSubtractor|Add9~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.601 ns subtractor:blokSubtractor\|Add9~57 22 COMB LAB_X15_Y4 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.601 ns; Loc. = LAB_X15_Y4; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~55 subtractor:blokSubtractor|Add9~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.681 ns subtractor:blokSubtractor\|Add9~59 23 COMB LAB_X15_Y4 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.681 ns; Loc. = LAB_X15_Y4; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~57 subtractor:blokSubtractor|Add9~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.761 ns subtractor:blokSubtractor\|Add9~61 24 COMB LAB_X15_Y4 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.761 ns; Loc. = LAB_X15_Y4; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|Add9~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~59 subtractor:blokSubtractor|Add9~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.841 ns subtractor:blokSubtractor\|Add9~63 25 COMB LAB_X15_Y4 1 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.841 ns; Loc. = LAB_X15_Y4; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|Add9~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~61 subtractor:blokSubtractor|Add9~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.299 ns subtractor:blokSubtractor\|Add9~64 26 COMB LAB_X15_Y4 1 " "Info: 26: + IC(0.000 ns) + CELL(0.458 ns) = 4.299 ns; Loc. = LAB_X15_Y4; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|Add9~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { subtractor:blokSubtractor|Add9~63 subtractor:blokSubtractor|Add9~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 4.975 ns subtractor:blokSubtractor\|x_outTemp\[32\]~62 27 COMB LAB_X15_Y4 1 " "Info: 27: + IC(0.498 ns) + CELL(0.178 ns) = 4.975 ns; Loc. = LAB_X15_Y4; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { subtractor:blokSubtractor|Add9~64 subtractor:blokSubtractor|x_outTemp[32]~62 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 5.648 ns subtractor:blokSubtractor\|x_outTemp\[32\]~63 28 COMB LAB_X15_Y4 1 " "Info: 28: + IC(0.354 ns) + CELL(0.319 ns) = 5.648 ns; Loc. = LAB_X15_Y4; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.521 ns) 7.568 ns subtractor:blokSubtractor\|x_outTemp\[32\] 29 REG LAB_X13_Y10 1 " "Info: 29: + IC(1.399 ns) + CELL(0.521 ns) = 7.568 ns; Loc. = LAB_X13_Y10; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.920 ns" { subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.811 ns ( 50.36 % ) " "Info: Total cell delay = 3.811 ns ( 50.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.757 ns ( 49.64 % ) " "Info: Total interconnect delay = 3.757 ns ( 49.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.568 ns" { subtractor:blokSubtractor|a[8] subtractor:blokSubtractor|Add9~17 subtractor:blokSubtractor|Add9~19 subtractor:blokSubtractor|Add9~21 subtractor:blokSubtractor|Add9~23 subtractor:blokSubtractor|Add9~25 subtractor:blokSubtractor|Add9~27 subtractor:blokSubtractor|Add9~29 subtractor:blokSubtractor|Add9~31 subtractor:blokSubtractor|Add9~33 subtractor:blokSubtractor|Add9~35 subtractor:blokSubtractor|Add9~37 subtractor:blokSubtractor|Add9~39 subtractor:blokSubtractor|Add9~41 subtractor:blokSubtractor|Add9~43 subtractor:blokSubtractor|Add9~45 subtractor:blokSubtractor|Add9~47 subtractor:blokSubtractor|Add9~49 subtractor:blokSubtractor|Add9~51 subtractor:blokSubtractor|Add9~53 subtractor:blokSubtractor|Add9~55 subtractor:blokSubtractor|Add9~57 subtractor:blokSubtractor|Add9~59 subtractor:blokSubtractor|Add9~61 subtractor:blokSubtractor|Add9~63 subtractor:blokSubtractor|Add9~64 subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
=======
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.431 ns register register " "Info: Estimated most critical path is register to register delay of 7.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns subtractor:blokSubtractor\|a\[6\] 1 REG LAB_X22_Y13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y13; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|a\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|a[6] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.495 ns) 1.530 ns subtractor:blokSubtractor\|Add9~13 2 COMB LAB_X18_Y13 2 " "Info: 2: + IC(1.035 ns) + CELL(0.495 ns) = 1.530 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { subtractor:blokSubtractor|a[6] subtractor:blokSubtractor|Add9~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.610 ns subtractor:blokSubtractor\|Add9~15 3 COMB LAB_X18_Y13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.610 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~13 subtractor:blokSubtractor|Add9~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 1.788 ns subtractor:blokSubtractor\|Add9~17 4 COMB LAB_X18_Y12 2 " "Info: 4: + IC(0.098 ns) + CELL(0.080 ns) = 1.788 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { subtractor:blokSubtractor|Add9~15 subtractor:blokSubtractor|Add9~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.868 ns subtractor:blokSubtractor\|Add9~19 5 COMB LAB_X18_Y12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.868 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~17 subtractor:blokSubtractor|Add9~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.948 ns subtractor:blokSubtractor\|Add9~21 6 COMB LAB_X18_Y12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.948 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~19 subtractor:blokSubtractor|Add9~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.028 ns subtractor:blokSubtractor\|Add9~23 7 COMB LAB_X18_Y12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.028 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~21 subtractor:blokSubtractor|Add9~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.108 ns subtractor:blokSubtractor\|Add9~25 8 COMB LAB_X18_Y12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.108 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~23 subtractor:blokSubtractor|Add9~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.188 ns subtractor:blokSubtractor\|Add9~27 9 COMB LAB_X18_Y12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.188 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~25 subtractor:blokSubtractor|Add9~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.268 ns subtractor:blokSubtractor\|Add9~29 10 COMB LAB_X18_Y12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.268 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~27 subtractor:blokSubtractor|Add9~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.348 ns subtractor:blokSubtractor\|Add9~31 11 COMB LAB_X18_Y12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.348 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~29 subtractor:blokSubtractor|Add9~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.428 ns subtractor:blokSubtractor\|Add9~33 12 COMB LAB_X18_Y12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.428 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~31 subtractor:blokSubtractor|Add9~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.508 ns subtractor:blokSubtractor\|Add9~35 13 COMB LAB_X18_Y12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.508 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~33 subtractor:blokSubtractor|Add9~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.588 ns subtractor:blokSubtractor\|Add9~37 14 COMB LAB_X18_Y12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.588 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~35 subtractor:blokSubtractor|Add9~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.668 ns subtractor:blokSubtractor\|Add9~39 15 COMB LAB_X18_Y12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.668 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~37 subtractor:blokSubtractor|Add9~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.748 ns subtractor:blokSubtractor\|Add9~41 16 COMB LAB_X18_Y12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.748 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~39 subtractor:blokSubtractor|Add9~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.828 ns subtractor:blokSubtractor\|Add9~43 17 COMB LAB_X18_Y12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.828 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~41 subtractor:blokSubtractor|Add9~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.908 ns subtractor:blokSubtractor\|Add9~45 18 COMB LAB_X18_Y12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.908 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~43 subtractor:blokSubtractor|Add9~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.988 ns subtractor:blokSubtractor\|Add9~47 19 COMB LAB_X18_Y12 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.988 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~45 subtractor:blokSubtractor|Add9~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 3.166 ns subtractor:blokSubtractor\|Add9~49 20 COMB LAB_X18_Y11 2 " "Info: 20: + IC(0.098 ns) + CELL(0.080 ns) = 3.166 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { subtractor:blokSubtractor|Add9~47 subtractor:blokSubtractor|Add9~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.246 ns subtractor:blokSubtractor\|Add9~51 21 COMB LAB_X18_Y11 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.246 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~49 subtractor:blokSubtractor|Add9~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.326 ns subtractor:blokSubtractor\|Add9~53 22 COMB LAB_X18_Y11 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.326 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~51 subtractor:blokSubtractor|Add9~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.406 ns subtractor:blokSubtractor\|Add9~55 23 COMB LAB_X18_Y11 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.406 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~53 subtractor:blokSubtractor|Add9~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.486 ns subtractor:blokSubtractor\|Add9~57 24 COMB LAB_X18_Y11 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.486 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~55 subtractor:blokSubtractor|Add9~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.566 ns subtractor:blokSubtractor\|Add9~59 25 COMB LAB_X18_Y11 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.566 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~57 subtractor:blokSubtractor|Add9~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.646 ns subtractor:blokSubtractor\|Add9~61 26 COMB LAB_X18_Y11 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.646 ns; Loc. = LAB_X18_Y11; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|Add9~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~59 subtractor:blokSubtractor|Add9~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.726 ns subtractor:blokSubtractor\|Add9~63 27 COMB LAB_X18_Y11 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.726 ns; Loc. = LAB_X18_Y11; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|Add9~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~61 subtractor:blokSubtractor|Add9~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.184 ns subtractor:blokSubtractor\|Add9~64 28 COMB LAB_X18_Y11 1 " "Info: 28: + IC(0.000 ns) + CELL(0.458 ns) = 4.184 ns; Loc. = LAB_X18_Y11; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|Add9~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { subtractor:blokSubtractor|Add9~63 subtractor:blokSubtractor|Add9~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 4.860 ns subtractor:blokSubtractor\|x_outTemp\[32\]~62 29 COMB LAB_X18_Y11 1 " "Info: 29: + IC(0.498 ns) + CELL(0.178 ns) = 4.860 ns; Loc. = LAB_X18_Y11; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { subtractor:blokSubtractor|Add9~64 subtractor:blokSubtractor|x_outTemp[32]~62 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 5.533 ns subtractor:blokSubtractor\|x_outTemp\[32\]~63 30 COMB LAB_X18_Y11 1 " "Info: 30: + IC(0.354 ns) + CELL(0.319 ns) = 5.533 ns; Loc. = LAB_X18_Y11; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.521 ns) 7.431 ns subtractor:blokSubtractor\|x_outTemp\[32\] 31 REG LAB_X13_Y9 1 " "Info: 31: + IC(1.377 ns) + CELL(0.521 ns) = 7.431 ns; Loc. = LAB_X13_Y9; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.971 ns ( 53.44 % ) " "Info: Total cell delay = 3.971 ns ( 53.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.460 ns ( 46.56 % ) " "Info: Total interconnect delay = 3.460 ns ( 46.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.431 ns" { subtractor:blokSubtractor|a[6] subtractor:blokSubtractor|Add9~13 subtractor:blokSubtractor|Add9~15 subtractor:blokSubtractor|Add9~17 subtractor:blokSubtractor|Add9~19 subtractor:blokSubtractor|Add9~21 subtractor:blokSubtractor|Add9~23 subtractor:blokSubtractor|Add9~25 subtractor:blokSubtractor|Add9~27 subtractor:blokSubtractor|Add9~29 subtractor:blokSubtractor|Add9~31 subtractor:blokSubtractor|Add9~33 subtractor:blokSubtractor|Add9~35 subtractor:blokSubtractor|Add9~37 subtractor:blokSubtractor|Add9~39 subtractor:blokSubtractor|Add9~41 subtractor:blokSubtractor|Add9~43 subtractor:blokSubtractor|Add9~45 subtractor:blokSubtractor|Add9~47 subtractor:blokSubtractor|Add9~49 subtractor:blokSubtractor|Add9~51 subtractor:blokSubtractor|Add9~53 subtractor:blokSubtractor|Add9~55 subtractor:blokSubtractor|Add9~57 subtractor:blokSubtractor|Add9~59 subtractor:blokSubtractor|Add9~61 subtractor:blokSubtractor|Add9~63 subtractor:blokSubtractor|Add9~64 subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y10 X22_Y19 " "Info: Peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
>>>>>>> Stashed changes
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[0\] 0 " "Info: Pin \"angka\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[1\] 0 " "Info: Pin \"angka\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[2\] 0 " "Info: Pin \"angka\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[3\] 0 " "Info: Pin \"angka\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[4\] 0 " "Info: Pin \"angka\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[5\] 0 " "Info: Pin \"angka\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[6\] 0 " "Info: Pin \"angka\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[7\] 0 " "Info: Pin \"angka\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[8\] 0 " "Info: Pin \"angka\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[9\] 0 " "Info: Pin \"angka\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[10\] 0 " "Info: Pin \"angka\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[11\] 0 " "Info: Pin \"angka\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[12\] 0 " "Info: Pin \"angka\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[13\] 0 " "Info: Pin \"angka\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[14\] 0 " "Info: Pin \"angka\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[15\] 0 " "Info: Pin \"angka\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[16\] 0 " "Info: Pin \"angka\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[17\] 0 " "Info: Pin \"angka\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[18\] 0 " "Info: Pin \"angka\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[19\] 0 " "Info: Pin \"angka\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[20\] 0 " "Info: Pin \"angka\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[21\] 0 " "Info: Pin \"angka\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[22\] 0 " "Info: Pin \"angka\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[23\] 0 " "Info: Pin \"angka\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[24\] 0 " "Info: Pin \"angka\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[25\] 0 " "Info: Pin \"angka\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[26\] 0 " "Info: Pin \"angka\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[27\] 0 " "Info: Pin \"angka\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[28\] 0 " "Info: Pin \"angka\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[29\] 0 " "Info: Pin \"angka\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[30\] 0 " "Info: Pin \"angka\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[31\] 0 " "Info: Pin \"angka\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
<<<<<<< Updated upstream
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 16:02:17 2023 " "Info: Processing ended: Sat Nov 25 16:02:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 16:02:17 2023 " "Info: Processing started: Sat Nov 25 16:02:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 16:02:18 2023 " "Info: Processing ended: Sat Nov 25 16:02:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 16:02:19 2023 " "Info: Processing started: Sat Nov 25 16:02:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[0\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[0\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[0\] " "Warning: Node \"subtractor:blokSubtractor\|a\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[0\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[2\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[1\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[3\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[13\] " "Warning: Node \"subtractor:blokSubtractor\|b\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[29\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[12\] " "Warning: Node \"subtractor:blokSubtractor\|b\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[28\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[27\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[11\] " "Warning: Node \"subtractor:blokSubtractor\|b\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[7\] " "Warning: Node \"subtractor:blokSubtractor\|b\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[6\] " "Warning: Node \"subtractor:blokSubtractor\|b\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[2\] " "Warning: Node \"subtractor:blokSubtractor\|b\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[3\] " "Warning: Node \"subtractor:blokSubtractor\|b\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[26\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[10\] " "Warning: Node \"subtractor:blokSubtractor\|b\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[9\] " "Warning: Node \"subtractor:blokSubtractor\|b\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[8\] " "Warning: Node \"subtractor:blokSubtractor\|b\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[1\] " "Warning: Node \"subtractor:blokSubtractor\|b\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[25\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[5\] " "Warning: Node \"subtractor:blokSubtractor\|b\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[4\] " "Warning: Node \"subtractor:blokSubtractor\|b\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[0\] " "Warning: Node \"subtractor:blokSubtractor\|b\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[24\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[26\] " "Warning: Node \"subtractor:blokSubtractor\|a\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[23\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[22\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[25\] " "Warning: Node \"subtractor:blokSubtractor\|a\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[21\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[24\] " "Warning: Node \"subtractor:blokSubtractor\|a\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[15\] " "Warning: Node \"subtractor:blokSubtractor\|a\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[19\] " "Warning: Node \"subtractor:blokSubtractor\|a\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[20\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[23\] " "Warning: Node \"subtractor:blokSubtractor\|a\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[14\] " "Warning: Node \"subtractor:blokSubtractor\|a\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[16\] " "Warning: Node \"subtractor:blokSubtractor\|a\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[21\] " "Warning: Node \"subtractor:blokSubtractor\|a\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[20\] " "Warning: Node \"subtractor:blokSubtractor\|a\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[19\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[22\] " "Warning: Node \"subtractor:blokSubtractor\|a\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[13\] " "Warning: Node \"subtractor:blokSubtractor\|a\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[17\] " "Warning: Node \"subtractor:blokSubtractor\|a\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[18\] " "Warning: Node \"subtractor:blokSubtractor\|a\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[11\] " "Warning: Node \"subtractor:blokSubtractor\|a\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[18\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[12\] " "Warning: Node \"subtractor:blokSubtractor\|a\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[9\] " "Warning: Node \"subtractor:blokSubtractor\|a\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[7\] " "Warning: Node \"subtractor:blokSubtractor\|a\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[3\] " "Warning: Node \"subtractor:blokSubtractor\|a\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[10\] " "Warning: Node \"subtractor:blokSubtractor\|a\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[17\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[8\] " "Warning: Node \"subtractor:blokSubtractor\|a\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[6\] " "Warning: Node \"subtractor:blokSubtractor\|a\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[5\] " "Warning: Node \"subtractor:blokSubtractor\|a\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[4\] " "Warning: Node \"subtractor:blokSubtractor\|a\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[16\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[29\] " "Warning: Node \"subtractor:blokSubtractor\|b\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[28\] " "Warning: Node \"subtractor:blokSubtractor\|b\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[27\] " "Warning: Node \"subtractor:blokSubtractor\|b\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[2\] " "Warning: Node \"subtractor:blokSubtractor\|a\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[15\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[26\] " "Warning: Node \"subtractor:blokSubtractor\|b\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[20\] " "Warning: Node \"subtractor:blokSubtractor\|b\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[1\] " "Warning: Node \"subtractor:blokSubtractor\|a\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[14\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[25\] " "Warning: Node \"subtractor:blokSubtractor\|b\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[22\] " "Warning: Node \"subtractor:blokSubtractor\|b\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[21\] " "Warning: Node \"subtractor:blokSubtractor\|b\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[24\] " "Warning: Node \"subtractor:blokSubtractor\|b\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[23\] " "Warning: Node \"subtractor:blokSubtractor\|b\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[19\] " "Warning: Node \"subtractor:blokSubtractor\|b\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[13\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[12\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[17\] " "Warning: Node \"subtractor:blokSubtractor\|b\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[18\] " "Warning: Node \"subtractor:blokSubtractor\|b\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[16\] " "Warning: Node \"subtractor:blokSubtractor\|b\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[11\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[15\] " "Warning: Node \"subtractor:blokSubtractor\|b\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[10\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[29\] " "Warning: Node \"subtractor:blokSubtractor\|a\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[14\] " "Warning: Node \"subtractor:blokSubtractor\|b\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[9\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[28\] " "Warning: Node \"subtractor:blokSubtractor\|a\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[8\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[27\] " "Warning: Node \"subtractor:blokSubtractor\|a\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[7\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[6\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[5\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[4\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[3\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[2\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[1\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[0\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[1\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[1\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[2\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[2\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[3\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[3\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[4\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[4\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[5\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[5\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[6\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[6\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[7\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[7\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[8\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[8\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[9\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[9\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[10\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[10\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[11\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[11\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[12\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[12\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[13\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[13\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[14\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[14\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[15\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[15\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[16\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[16\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[17\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[17\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[18\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[18\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[19\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[19\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[20\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[20\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[21\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[21\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[22\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[22\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[23\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[23\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[24\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[24\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[25\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[25\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[26\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[26\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[27\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[27\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[28\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[28\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[29\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[29\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[30\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[30\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[31\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[31\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[31\] " "Warning: Node \"subtractor:blokSubtractor\|a\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[31\] " "Warning: Node \"subtractor:blokSubtractor\|b\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[0\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[0\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[1\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[1\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[2\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[2\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[3\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[3\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[4\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[4\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[5\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[5\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[6\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[6\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[7\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[7\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[8\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[8\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[9\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[9\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[10\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[10\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[11\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[11\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[12\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[12\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[13\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[13\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[14\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[14\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[15\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[15\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[16\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[16\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[17\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[17\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[18\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[18\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[19\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[19\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[20\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[20\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[21\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[21\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[22\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[22\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[23\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[23\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[24\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[24\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[25\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[25\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[26\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[26\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[27\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[27\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[28\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[28\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[29\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[29\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[30\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[30\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[31\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[31\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[0\]\$latch " "Warning: Node \"angka\[0\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[30\] " "Warning: Node \"angkaTemp\[30\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[1\]\$latch " "Warning: Node \"angka\[1\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[31\] " "Warning: Node \"angkaTemp\[31\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[2\]\$latch " "Warning: Node \"angka\[2\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[32\] " "Warning: Node \"angkaTemp\[32\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[3\]\$latch " "Warning: Node \"angka\[3\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[33\] " "Warning: Node \"angkaTemp\[33\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[4\]\$latch " "Warning: Node \"angka\[4\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[34\] " "Warning: Node \"angkaTemp\[34\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[5\]\$latch " "Warning: Node \"angka\[5\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[35\] " "Warning: Node \"angkaTemp\[35\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[6\]\$latch " "Warning: Node \"angka\[6\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[36\] " "Warning: Node \"angkaTemp\[36\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[7\]\$latch " "Warning: Node \"angka\[7\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[37\] " "Warning: Node \"angkaTemp\[37\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[8\]\$latch " "Warning: Node \"angka\[8\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[38\] " "Warning: Node \"angkaTemp\[38\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[9\]\$latch " "Warning: Node \"angka\[9\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[39\] " "Warning: Node \"angkaTemp\[39\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[10\]\$latch " "Warning: Node \"angka\[10\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[40\] " "Warning: Node \"angkaTemp\[40\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[11\]\$latch " "Warning: Node \"angka\[11\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[41\] " "Warning: Node \"angkaTemp\[41\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[12\]\$latch " "Warning: Node \"angka\[12\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[42\] " "Warning: Node \"angkaTemp\[42\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[13\]\$latch " "Warning: Node \"angka\[13\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[43\] " "Warning: Node \"angkaTemp\[43\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[14\]\$latch " "Warning: Node \"angka\[14\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[44\] " "Warning: Node \"angkaTemp\[44\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[15\]\$latch " "Warning: Node \"angka\[15\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[45\] " "Warning: Node \"angkaTemp\[45\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[16\]\$latch " "Warning: Node \"angka\[16\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[46\] " "Warning: Node \"angkaTemp\[46\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[17\]\$latch " "Warning: Node \"angka\[17\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[47\] " "Warning: Node \"angkaTemp\[47\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[18\]\$latch " "Warning: Node \"angka\[18\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[48\] " "Warning: Node \"angkaTemp\[48\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[19\]\$latch " "Warning: Node \"angka\[19\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[49\] " "Warning: Node \"angkaTemp\[49\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[20\]\$latch " "Warning: Node \"angka\[20\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[50\] " "Warning: Node \"angkaTemp\[50\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[21\]\$latch " "Warning: Node \"angka\[21\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[51\] " "Warning: Node \"angkaTemp\[51\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[22\]\$latch " "Warning: Node \"angka\[22\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[52\] " "Warning: Node \"angkaTemp\[52\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[23\]\$latch " "Warning: Node \"angka\[23\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[53\] " "Warning: Node \"angkaTemp\[53\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[24\]\$latch " "Warning: Node \"angka\[24\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[54\] " "Warning: Node \"angkaTemp\[54\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[25\]\$latch " "Warning: Node \"angka\[25\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[55\] " "Warning: Node \"angkaTemp\[55\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[26\]\$latch " "Warning: Node \"angka\[26\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[56\] " "Warning: Node \"angkaTemp\[56\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[27\]\$latch " "Warning: Node \"angka\[27\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[57\] " "Warning: Node \"angkaTemp\[57\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[28\]\$latch " "Warning: Node \"angka\[28\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[58\] " "Warning: Node \"angkaTemp\[58\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[29\]\$latch " "Warning: Node \"angka\[29\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[59\] " "Warning: Node \"angkaTemp\[59\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[30\]\$latch " "Warning: Node \"angka\[30\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[60\] " "Warning: Node \"angkaTemp\[60\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[31\]\$latch " "Warning: Node \"angka\[31\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[63\] " "Warning: Node \"angkaTemp\[63\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeCos " "Info: Assuming node \"modeCos\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeSin " "Info: Assuming node \"modeSin\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[3\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[3\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[1\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[1\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[2\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[2\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[0\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[0\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "subtractor:blokSubtractor\|b\[0\]~12 " "Info: Detected gated clock \"subtractor:blokSubtractor\|b\[0\]~12\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|b\[0\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "subtractor:blokSubtractor\|b\[0\]~13 " "Info: Detected gated clock \"subtractor:blokSubtractor\|b\[0\]~13\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|b\[0\]~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s1 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s1\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s2 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s2\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fsm:TOFSM\|en_Subtractor " "Info: Detected gated clock \"fsm:TOFSM\|en_Subtractor\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|en_Subtractor" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "angka\[31\]~0 " "Info: Detected gated clock \"angka\[31\]~0\" as buffer" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "angka\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s5 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s5\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register regisAngle:blokRegisAngle\|outputRegister\[0\] register subtractor:blokSubtractor\|x_outTemp\[32\] 78.63 MHz 12.718 ns Internal " "Info: Clock \"clk\" has Internal fmax of 78.63 MHz between source register \"regisAngle:blokRegisAngle\|outputRegister\[0\]\" and destination register \"subtractor:blokSubtractor\|x_outTemp\[32\]\" (period= 12.718 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.691 ns + Longest register register " "Info: + Longest register to register delay is 8.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regisAngle:blokRegisAngle\|outputRegister\[0\] 1 REG LCFF_X23_Y11_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N11; Fanout = 5; REG Node = 'regisAngle:blokRegisAngle\|outputRegister\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regisAngle:blokRegisAngle|outputRegister[0] } "NODE_NAME" } } { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.517 ns) 1.504 ns comparator:blokKomparator\|LessThan0~1 2 COMB LCCOMB_X23_Y8_N0 1 " "Info: 2: + IC(0.987 ns) + CELL(0.517 ns) = 1.504 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { regisAngle:blokRegisAngle|outputRegister[0] comparator:blokKomparator|LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.584 ns comparator:blokKomparator\|LessThan0~3 3 COMB LCCOMB_X23_Y8_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.584 ns; Loc. = LCCOMB_X23_Y8_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~1 comparator:blokKomparator|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.664 ns comparator:blokKomparator\|LessThan0~5 4 COMB LCCOMB_X23_Y8_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.664 ns; Loc. = LCCOMB_X23_Y8_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.744 ns comparator:blokKomparator\|LessThan0~7 5 COMB LCCOMB_X23_Y8_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.744 ns; Loc. = LCCOMB_X23_Y8_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.824 ns comparator:blokKomparator\|LessThan0~9 6 COMB LCCOMB_X23_Y8_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.824 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.904 ns comparator:blokKomparator\|LessThan0~11 7 COMB LCCOMB_X23_Y8_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.904 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.984 ns comparator:blokKomparator\|LessThan0~13 8 COMB LCCOMB_X23_Y8_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.984 ns; Loc. = LCCOMB_X23_Y8_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.158 ns comparator:blokKomparator\|LessThan0~15 9 COMB LCCOMB_X23_Y8_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 2.158 ns; Loc. = LCCOMB_X23_Y8_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.238 ns comparator:blokKomparator\|LessThan0~17 10 COMB LCCOMB_X23_Y8_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.238 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.318 ns comparator:blokKomparator\|LessThan0~19 11 COMB LCCOMB_X23_Y8_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.318 ns; Loc. = LCCOMB_X23_Y8_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.398 ns comparator:blokKomparator\|LessThan0~21 12 COMB LCCOMB_X23_Y8_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.398 ns; Loc. = LCCOMB_X23_Y8_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.478 ns comparator:blokKomparator\|LessThan0~23 13 COMB LCCOMB_X23_Y8_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.478 ns; Loc. = LCCOMB_X23_Y8_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.558 ns comparator:blokKomparator\|LessThan0~25 14 COMB LCCOMB_X23_Y8_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.558 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.638 ns comparator:blokKomparator\|LessThan0~27 15 COMB LCCOMB_X23_Y8_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.638 ns; Loc. = LCCOMB_X23_Y8_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.718 ns comparator:blokKomparator\|LessThan0~29 16 COMB LCCOMB_X23_Y8_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.718 ns; Loc. = LCCOMB_X23_Y8_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.879 ns comparator:blokKomparator\|LessThan0~31 17 COMB LCCOMB_X23_Y8_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 2.879 ns; Loc. = LCCOMB_X23_Y8_N30; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.959 ns comparator:blokKomparator\|LessThan0~33 18 COMB LCCOMB_X23_Y7_N0 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.959 ns; Loc. = LCCOMB_X23_Y7_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.039 ns comparator:blokKomparator\|LessThan0~35 19 COMB LCCOMB_X23_Y7_N2 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.039 ns; Loc. = LCCOMB_X23_Y7_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.119 ns comparator:blokKomparator\|LessThan0~37 20 COMB LCCOMB_X23_Y7_N4 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.119 ns; Loc. = LCCOMB_X23_Y7_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.199 ns comparator:blokKomparator\|LessThan0~39 21 COMB LCCOMB_X23_Y7_N6 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.199 ns; Loc. = LCCOMB_X23_Y7_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.279 ns comparator:blokKomparator\|LessThan0~41 22 COMB LCCOMB_X23_Y7_N8 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.279 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.359 ns comparator:blokKomparator\|LessThan0~43 23 COMB LCCOMB_X23_Y7_N10 1 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.359 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.439 ns comparator:blokKomparator\|LessThan0~45 24 COMB LCCOMB_X23_Y7_N12 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.439 ns; Loc. = LCCOMB_X23_Y7_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.613 ns comparator:blokKomparator\|LessThan0~47 25 COMB LCCOMB_X23_Y7_N14 1 " "Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 3.613 ns; Loc. = LCCOMB_X23_Y7_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.693 ns comparator:blokKomparator\|LessThan0~49 26 COMB LCCOMB_X23_Y7_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.693 ns; Loc. = LCCOMB_X23_Y7_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.773 ns comparator:blokKomparator\|LessThan0~51 27 COMB LCCOMB_X23_Y7_N18 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.773 ns; Loc. = LCCOMB_X23_Y7_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.853 ns comparator:blokKomparator\|LessThan0~53 28 COMB LCCOMB_X23_Y7_N20 1 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.853 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.933 ns comparator:blokKomparator\|LessThan0~55 29 COMB LCCOMB_X23_Y7_N22 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.933 ns; Loc. = LCCOMB_X23_Y7_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.013 ns comparator:blokKomparator\|LessThan0~57 30 COMB LCCOMB_X23_Y7_N24 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 4.013 ns; Loc. = LCCOMB_X23_Y7_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.093 ns comparator:blokKomparator\|LessThan0~59 31 COMB LCCOMB_X23_Y7_N26 1 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 4.093 ns; Loc. = LCCOMB_X23_Y7_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.173 ns comparator:blokKomparator\|LessThan0~61 32 COMB LCCOMB_X23_Y7_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 4.173 ns; Loc. = LCCOMB_X23_Y7_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.631 ns comparator:blokKomparator\|LessThan0~62 33 COMB LCCOMB_X23_Y7_N30 147 " "Info: 33: + IC(0.000 ns) + CELL(0.458 ns) = 4.631 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 147; COMB Node = 'comparator:blokKomparator\|LessThan0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.178 ns) 6.357 ns subtractor:blokSubtractor\|x_outTemp\[32\]~62 34 COMB LCCOMB_X15_Y4_N24 1 " "Info: 34: + IC(1.548 ns) + CELL(0.178 ns) = 6.357 ns; Loc. = LCCOMB_X15_Y4_N24; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|x_outTemp[32]~62 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 6.984 ns subtractor:blokSubtractor\|x_outTemp\[32\]~63 35 COMB LCCOMB_X15_Y4_N18 1 " "Info: 35: + IC(0.305 ns) + CELL(0.322 ns) = 6.984 ns; Loc. = LCCOMB_X15_Y4_N18; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.178 ns) 8.691 ns subtractor:blokSubtractor\|x_outTemp\[32\] 36 REG LCCOMB_X13_Y10_N18 1 " "Info: 36: + IC(1.529 ns) + CELL(0.178 ns) = 8.691 ns; Loc. = LCCOMB_X13_Y10_N18; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.322 ns ( 49.73 % ) " "Info: Total cell delay = 4.322 ns ( 49.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.369 ns ( 50.27 % ) " "Info: Total interconnect delay = 4.369 ns ( 50.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.691 ns" { regisAngle:blokRegisAngle|outputRegister[0] comparator:blokKomparator|LessThan0~1 comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.691 ns" { regisAngle:blokRegisAngle|outputRegister[0] {} comparator:blokKomparator|LessThan0~1 {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|x_outTemp[32]~62 {} subtractor:blokSubtractor|x_outTemp[32]~63 {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.987ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.548ns 0.305ns 1.529ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.322ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.750 ns - Smallest " "Info: - Smallest clock skew is 3.750 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.362 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.879 ns) 3.704 ns fsm:TOFSM\|currentState.s1 2 REG LCFF_X33_Y10_N11 2 " "Info: 2: + IC(1.759 ns) + CELL(0.879 ns) = 3.704 ns; Loc. = LCFF_X33_Y10_N11; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { clk fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.178 ns) 4.241 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X33_Y10_N6 6 " "Info: 3: + IC(0.359 ns) + CELL(0.178 ns) = 4.241 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.000 ns) 4.850 ns fsm:TOFSM\|en_Subtractor~clkctrl 4 COMB CLKCTRL_G5 222 " "Info: 4: + IC(0.609 ns) + CELL(0.000 ns) = 4.850 ns; Loc. = CLKCTRL_G5; Fanout = 222; COMB Node = 'fsm:TOFSM\|en_Subtractor~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.319 ns) 6.362 ns subtractor:blokSubtractor\|x_outTemp\[32\] 5 REG LCCOMB_X13_Y10_N18 1 " "Info: 5: + IC(1.193 ns) + CELL(0.319 ns) = 6.362 ns; Loc. = LCCOMB_X13_Y10_N18; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 38.38 % ) " "Info: Total cell delay = 2.442 ns ( 38.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.920 ns ( 61.62 % ) " "Info: Total interconnect delay = 3.920 ns ( 61.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.362 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.759ns 0.359ns 0.609ns 1.193ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.612 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G2 104 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 104; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.602 ns) 2.612 ns regisAngle:blokRegisAngle\|outputRegister\[0\] 3 REG LCFF_X23_Y11_N11 5 " "Info: 3: + IC(0.816 ns) + CELL(0.602 ns) = 2.612 ns; Loc. = LCFF_X23_Y11_N11; Fanout = 5; REG Node = 'regisAngle:blokRegisAngle\|outputRegister\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { clk~clkctrl regisAngle:blokRegisAngle|outputRegister[0] } "NODE_NAME" } } { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.86 % ) " "Info: Total cell delay = 1.668 ns ( 63.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.944 ns ( 36.14 % ) " "Info: Total interconnect delay = 0.944 ns ( 36.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk clk~clkctrl regisAngle:blokRegisAngle|outputRegister[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk {} clk~combout {} clk~clkctrl {} regisAngle:blokRegisAngle|outputRegister[0] {} } { 0.000ns 0.000ns 0.128ns 0.816ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.362 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.759ns 0.359ns 0.609ns 1.193ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk clk~clkctrl regisAngle:blokRegisAngle|outputRegister[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk {} clk~combout {} clk~clkctrl {} regisAngle:blokRegisAngle|outputRegister[0] {} } { 0.000ns 0.000ns 0.128ns 0.816ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.141 ns + " "Info: + Micro setup delay of destination is 1.141 ns" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 27 -1 0 } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.691 ns" { regisAngle:blokRegisAngle|outputRegister[0] comparator:blokKomparator|LessThan0~1 comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.691 ns" { regisAngle:blokRegisAngle|outputRegister[0] {} comparator:blokKomparator|LessThan0~1 {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|x_outTemp[32]~62 {} subtractor:blokSubtractor|x_outTemp[32]~63 {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.987ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.548ns 0.305ns 1.529ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.322ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.362 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.759ns 0.359ns 0.609ns 1.193ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk clk~clkctrl regisAngle:blokRegisAngle|outputRegister[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk {} clk~combout {} clk~clkctrl {} regisAngle:blokRegisAngle|outputRegister[0] {} } { 0.000ns 0.000ns 0.128ns 0.816ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "modeCos register register angkaTemp\[30\] angka\[0\]\$latch 405.02 MHz Internal " "Info: Clock \"modeCos\" Internal fmax is restricted to 405.02 MHz between source register \"angkaTemp\[30\]\" and destination register \"angka\[0\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.472 ns + Longest register register " "Info: + Longest register to register delay is 0.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[30\] 1 REG LCCOMB_X33_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; REG Node = 'angkaTemp\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[30] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 0.472 ns angka\[0\]\$latch 2 REG LCCOMB_X33_Y10_N12 1 " "Info: 2: + IC(0.294 ns) + CELL(0.178 ns) = 0.472 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; REG Node = 'angka\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { angkaTemp[30] angka[0]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 37.71 % ) " "Info: Total cell delay = 0.178 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.294 ns ( 62.29 % ) " "Info: Total interconnect delay = 0.294 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { angkaTemp[30] angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.472 ns" { angkaTemp[30] {} angka[0]$latch {} } { 0.000ns 0.294ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos destination 4.379 ns + Shortest register " "Info: + Shortest clock path from clock \"modeCos\" to destination register is 4.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeCos 1 CLK PIN_133 1 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_133; Fanout = 1; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.177 ns) 2.257 ns angka\[31\]~0 2 COMB LCCOMB_X33_Y10_N14 3 " "Info: 2: + IC(1.166 ns) + CELL(0.177 ns) = 2.257 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 3; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.000 ns) 2.859 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(0.602 ns) + CELL(0.000 ns) = 2.859 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.322 ns) 4.379 ns angka\[0\]\$latch 4 REG LCCOMB_X33_Y10_N12 1 " "Info: 4: + IC(1.198 ns) + CELL(0.322 ns) = 4.379 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; REG Node = 'angka\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.413 ns ( 32.27 % ) " "Info: Total cell delay = 1.413 ns ( 32.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.966 ns ( 67.73 % ) " "Info: Total interconnect delay = 2.966 ns ( 67.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[0]$latch {} } { 0.000ns 0.000ns 1.166ns 0.602ns 1.198ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos source 4.380 ns - Longest register " "Info: - Longest clock path from clock \"modeCos\" to source register is 4.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeCos 1 CLK PIN_133 1 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_133; Fanout = 1; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.177 ns) 2.257 ns angka\[31\]~0 2 COMB LCCOMB_X33_Y10_N14 3 " "Info: 2: + IC(1.166 ns) + CELL(0.177 ns) = 2.257 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 3; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.000 ns) 2.859 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(0.602 ns) + CELL(0.000 ns) = 2.859 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.319 ns) 4.380 ns angkaTemp\[30\] 4 REG LCCOMB_X33_Y10_N0 1 " "Info: 4: + IC(1.202 ns) + CELL(0.319 ns) = 4.380 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; REG Node = 'angkaTemp\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 32.19 % ) " "Info: Total cell delay = 1.410 ns ( 32.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.970 ns ( 67.81 % ) " "Info: Total interconnect delay = 2.970 ns ( 67.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.380 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.380 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[30] {} } { 0.000ns 0.000ns 1.166ns 0.602ns 1.202ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[0]$latch {} } { 0.000ns 0.000ns 1.166ns 0.602ns 1.198ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.380 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.380 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[30] {} } { 0.000ns 0.000ns 1.166ns 0.602ns 1.202ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.376 ns + " "Info: + Micro setup delay of destination is 1.376 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { angkaTemp[30] angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.472 ns" { angkaTemp[30] {} angka[0]$latch {} } { 0.000ns 0.294ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[0]$latch {} } { 0.000ns 0.000ns 1.166ns 0.602ns 1.198ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.380 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.380 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[30] {} } { 0.000ns 0.000ns 1.166ns 0.602ns 1.202ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.319ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { angka[0]$latch {} } {  } {  } "" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "modeSin register register angkaTemp\[30\] angka\[0\]\$latch 405.02 MHz Internal " "Info: Clock \"modeSin\" Internal fmax is restricted to 405.02 MHz between source register \"angkaTemp\[30\]\" and destination register \"angka\[0\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.472 ns + Longest register register " "Info: + Longest register to register delay is 0.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[30\] 1 REG LCCOMB_X33_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; REG Node = 'angkaTemp\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[30] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 0.472 ns angka\[0\]\$latch 2 REG LCCOMB_X33_Y10_N12 1 " "Info: 2: + IC(0.294 ns) + CELL(0.178 ns) = 0.472 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; REG Node = 'angka\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { angkaTemp[30] angka[0]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 37.71 % ) " "Info: Total cell delay = 0.178 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.294 ns ( 62.29 % ) " "Info: Total interconnect delay = 0.294 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { angkaTemp[30] angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.472 ns" { angkaTemp[30] {} angka[0]$latch {} } { 0.000ns 0.294ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin destination 4.503 ns + Shortest register " "Info: + Shortest clock path from clock \"modeSin\" to destination register is 4.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeSin 1 CLK PIN_137 33 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_137; Fanout = 33; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.322 ns) 2.381 ns angka\[31\]~0 2 COMB LCCOMB_X33_Y10_N14 3 " "Info: 2: + IC(1.145 ns) + CELL(0.322 ns) = 2.381 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 3; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.000 ns) 2.983 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(0.602 ns) + CELL(0.000 ns) = 2.983 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.322 ns) 4.503 ns angka\[0\]\$latch 4 REG LCCOMB_X33_Y10_N12 1 " "Info: 4: + IC(1.198 ns) + CELL(0.322 ns) = 4.503 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; REG Node = 'angka\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.558 ns ( 34.60 % ) " "Info: Total cell delay = 1.558 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.945 ns ( 65.40 % ) " "Info: Total interconnect delay = 2.945 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.503 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.503 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[0]$latch {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.198ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin source 4.504 ns - Longest register " "Info: - Longest clock path from clock \"modeSin\" to source register is 4.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeSin 1 CLK PIN_137 33 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_137; Fanout = 33; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.322 ns) 2.381 ns angka\[31\]~0 2 COMB LCCOMB_X33_Y10_N14 3 " "Info: 2: + IC(1.145 ns) + CELL(0.322 ns) = 2.381 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 3; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.000 ns) 2.983 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(0.602 ns) + CELL(0.000 ns) = 2.983 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.319 ns) 4.504 ns angkaTemp\[30\] 4 REG LCCOMB_X33_Y10_N0 1 " "Info: 4: + IC(1.202 ns) + CELL(0.319 ns) = 4.504 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; REG Node = 'angkaTemp\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.555 ns ( 34.52 % ) " "Info: Total cell delay = 1.555 ns ( 34.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.949 ns ( 65.48 % ) " "Info: Total interconnect delay = 2.949 ns ( 65.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[30] {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.202ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.503 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.503 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[0]$latch {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.198ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[30] {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.202ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.376 ns + " "Info: + Micro setup delay of destination is 1.376 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { angkaTemp[30] angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.472 ns" { angkaTemp[30] {} angka[0]$latch {} } { 0.000ns 0.294ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.503 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.503 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[0]$latch {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.198ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[30] {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.202ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { angka[0]$latch {} } {  } {  } "" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "regisX:blokRegisX\|outputRegister\[22\] subtractor:blokSubtractor\|b\[21\] clk 5.024 ns " "Info: Found hold time violation between source  pin or register \"regisX:blokRegisX\|outputRegister\[22\]\" and destination pin or register \"subtractor:blokSubtractor\|b\[21\]\" for clock \"clk\" (Hold time is 5.024 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.482 ns + Largest " "Info: + Largest clock skew is 6.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.090 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.879 ns) 3.704 ns fsm:TOFSM\|currentState.s2 2 REG LCFF_X33_Y10_N9 2 " "Info: 2: + IC(1.759 ns) + CELL(0.879 ns) = 3.704 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { clk fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.278 ns) 4.353 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X33_Y10_N6 6 " "Info: 3: + IC(0.371 ns) + CELL(0.278 ns) = 4.353 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.178 ns) 5.358 ns subtractor:blokSubtractor\|kCount\[0\] 4 REG LCCOMB_X32_Y10_N6 101 " "Info: 4: + IC(0.827 ns) + CELL(0.178 ns) = 5.358 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 101; REG Node = 'subtractor:blokSubtractor\|kCount\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.521 ns) 6.424 ns subtractor:blokSubtractor\|b\[0\]~12 5 COMB LCCOMB_X33_Y10_N24 1 " "Info: 5: + IC(0.545 ns) + CELL(0.521 ns) = 6.424 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~12 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.319 ns) 7.047 ns subtractor:blokSubtractor\|b\[0\]~13 6 COMB LCCOMB_X33_Y10_N22 1 " "Info: 6: + IC(0.304 ns) + CELL(0.319 ns) = 7.047 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~13 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.000 ns) 7.688 ns subtractor:blokSubtractor\|b\[0\]~13clkctrl 7 COMB CLKCTRL_G6 62 " "Info: 7: + IC(0.641 ns) + CELL(0.000 ns) = 7.688 ns; Loc. = CLKCTRL_G6; Fanout = 62; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~13clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { subtractor:blokSubtractor|b[0]~13 subtractor:blokSubtractor|b[0]~13clkctrl } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.178 ns) 9.090 ns subtractor:blokSubtractor\|b\[21\] 8 REG LCCOMB_X14_Y9_N4 7 " "Info: 8: + IC(1.224 ns) + CELL(0.178 ns) = 9.090 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|b\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { subtractor:blokSubtractor|b[0]~13clkctrl subtractor:blokSubtractor|b[21] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.419 ns ( 37.61 % ) " "Info: Total cell delay = 3.419 ns ( 37.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.671 ns ( 62.39 % ) " "Info: Total interconnect delay = 5.671 ns ( 62.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.090 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~13 subtractor:blokSubtractor|b[0]~13clkctrl subtractor:blokSubtractor|b[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.090 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~12 {} subtractor:blokSubtractor|b[0]~13 {} subtractor:blokSubtractor|b[0]~13clkctrl {} subtractor:blokSubtractor|b[21] {} } { 0.000ns 0.000ns 1.759ns 0.371ns 0.827ns 0.545ns 0.304ns 0.641ns 1.224ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.521ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.608 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G2 104 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 104; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.602 ns) 2.608 ns regisX:blokRegisX\|outputRegister\[22\] 3 REG LCFF_X14_Y9_N9 9 " "Info: 3: + IC(0.812 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = LCFF_X14_Y9_N9; Fanout = 9; REG Node = 'regisX:blokRegisX\|outputRegister\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { clk~clkctrl regisX:blokRegisX|outputRegister[22] } "NODE_NAME" } } { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.96 % ) " "Info: Total cell delay = 1.668 ns ( 63.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.940 ns ( 36.04 % ) " "Info: Total interconnect delay = 0.940 ns ( 36.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl regisX:blokRegisX|outputRegister[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} regisX:blokRegisX|outputRegister[22] {} } { 0.000ns 0.000ns 0.128ns 0.812ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.090 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~13 subtractor:blokSubtractor|b[0]~13clkctrl subtractor:blokSubtractor|b[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.090 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~12 {} subtractor:blokSubtractor|b[0]~13 {} subtractor:blokSubtractor|b[0]~13clkctrl {} subtractor:blokSubtractor|b[21] {} } { 0.000ns 0.000ns 1.759ns 0.371ns 0.827ns 0.545ns 0.304ns 0.641ns 1.224ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.521ns 0.319ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl regisX:blokRegisX|outputRegister[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} regisX:blokRegisX|outputRegister[22] {} } { 0.000ns 0.000ns 0.128ns 0.812ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.181 ns - Shortest register register " "Info: - Shortest register to register delay is 1.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regisX:blokRegisX\|outputRegister\[22\] 1 REG LCFF_X14_Y9_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y9_N9; Fanout = 9; REG Node = 'regisX:blokRegisX\|outputRegister\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regisX:blokRegisX|outputRegister[22] } "NODE_NAME" } } { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns subtractor:blokSubtractor\|b\[21\]~129 2 COMB LCCOMB_X14_Y9_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[21\]~129'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { regisX:blokRegisX|outputRegister[22] subtractor:blokSubtractor|b[21]~129 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.521 ns) 1.181 ns subtractor:blokSubtractor\|b\[21\] 3 REG LCCOMB_X14_Y9_N4 7 " "Info: 3: + IC(0.302 ns) + CELL(0.521 ns) = 1.181 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|b\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { subtractor:blokSubtractor|b[21]~129 subtractor:blokSubtractor|b[21] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.879 ns ( 74.43 % ) " "Info: Total cell delay = 0.879 ns ( 74.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.302 ns ( 25.57 % ) " "Info: Total interconnect delay = 0.302 ns ( 25.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { regisX:blokRegisX|outputRegister[22] subtractor:blokSubtractor|b[21]~129 subtractor:blokSubtractor|b[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.181 ns" { regisX:blokRegisX|outputRegister[22] {} subtractor:blokSubtractor|b[21]~129 {} subtractor:blokSubtractor|b[21] {} } { 0.000ns 0.000ns 0.302ns } { 0.000ns 0.358ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 27 -1 0 } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.090 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~13 subtractor:blokSubtractor|b[0]~13clkctrl subtractor:blokSubtractor|b[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.090 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~12 {} subtractor:blokSubtractor|b[0]~13 {} subtractor:blokSubtractor|b[0]~13clkctrl {} subtractor:blokSubtractor|b[21] {} } { 0.000ns 0.000ns 1.759ns 0.371ns 0.827ns 0.545ns 0.304ns 0.641ns 1.224ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.521ns 0.319ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl regisX:blokRegisX|outputRegister[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} regisX:blokRegisX|outputRegister[22] {} } { 0.000ns 0.000ns 0.128ns 0.812ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { regisX:blokRegisX|outputRegister[22] subtractor:blokSubtractor|b[21]~129 subtractor:blokSubtractor|b[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.181 ns" { regisX:blokRegisX|outputRegister[22] {} subtractor:blokSubtractor|b[21]~129 {} subtractor:blokSubtractor|b[21] {} } { 0.000ns 0.000ns 0.302ns } { 0.000ns 0.358ns 0.521ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "subtractor:blokSubtractor\|x_outTemp\[32\] Sudut\[1\] clk 9.306 ns register " "Info: tsu for register \"subtractor:blokSubtractor\|x_outTemp\[32\]\" (data pin = \"Sudut\[1\]\", clock pin = \"clk\") is 9.306 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.527 ns + Longest pin register " "Info: + Longest pin to register delay is 14.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns Sudut\[1\] 1 PIN PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'Sudut\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[1] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.010 ns) + CELL(0.517 ns) 7.420 ns comparator:blokKomparator\|LessThan0~3 2 COMB LCCOMB_X23_Y8_N2 1 " "Info: 2: + IC(6.010 ns) + CELL(0.517 ns) = 7.420 ns; Loc. = LCCOMB_X23_Y8_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.527 ns" { Sudut[1] comparator:blokKomparator|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.500 ns comparator:blokKomparator\|LessThan0~5 3 COMB LCCOMB_X23_Y8_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 7.500 ns; Loc. = LCCOMB_X23_Y8_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.580 ns comparator:blokKomparator\|LessThan0~7 4 COMB LCCOMB_X23_Y8_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 7.580 ns; Loc. = LCCOMB_X23_Y8_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.660 ns comparator:blokKomparator\|LessThan0~9 5 COMB LCCOMB_X23_Y8_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 7.660 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.740 ns comparator:blokKomparator\|LessThan0~11 6 COMB LCCOMB_X23_Y8_N10 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 7.740 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.820 ns comparator:blokKomparator\|LessThan0~13 7 COMB LCCOMB_X23_Y8_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 7.820 ns; Loc. = LCCOMB_X23_Y8_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 7.994 ns comparator:blokKomparator\|LessThan0~15 8 COMB LCCOMB_X23_Y8_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 7.994 ns; Loc. = LCCOMB_X23_Y8_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.074 ns comparator:blokKomparator\|LessThan0~17 9 COMB LCCOMB_X23_Y8_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.074 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.154 ns comparator:blokKomparator\|LessThan0~19 10 COMB LCCOMB_X23_Y8_N18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.154 ns; Loc. = LCCOMB_X23_Y8_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.234 ns comparator:blokKomparator\|LessThan0~21 11 COMB LCCOMB_X23_Y8_N20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.234 ns; Loc. = LCCOMB_X23_Y8_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.314 ns comparator:blokKomparator\|LessThan0~23 12 COMB LCCOMB_X23_Y8_N22 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.314 ns; Loc. = LCCOMB_X23_Y8_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.394 ns comparator:blokKomparator\|LessThan0~25 13 COMB LCCOMB_X23_Y8_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 8.394 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.474 ns comparator:blokKomparator\|LessThan0~27 14 COMB LCCOMB_X23_Y8_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 8.474 ns; Loc. = LCCOMB_X23_Y8_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.554 ns comparator:blokKomparator\|LessThan0~29 15 COMB LCCOMB_X23_Y8_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 8.554 ns; Loc. = LCCOMB_X23_Y8_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 8.715 ns comparator:blokKomparator\|LessThan0~31 16 COMB LCCOMB_X23_Y8_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.161 ns) = 8.715 ns; Loc. = LCCOMB_X23_Y8_N30; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.795 ns comparator:blokKomparator\|LessThan0~33 17 COMB LCCOMB_X23_Y7_N0 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 8.795 ns; Loc. = LCCOMB_X23_Y7_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.875 ns comparator:blokKomparator\|LessThan0~35 18 COMB LCCOMB_X23_Y7_N2 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 8.875 ns; Loc. = LCCOMB_X23_Y7_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.955 ns comparator:blokKomparator\|LessThan0~37 19 COMB LCCOMB_X23_Y7_N4 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 8.955 ns; Loc. = LCCOMB_X23_Y7_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.035 ns comparator:blokKomparator\|LessThan0~39 20 COMB LCCOMB_X23_Y7_N6 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.035 ns; Loc. = LCCOMB_X23_Y7_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.115 ns comparator:blokKomparator\|LessThan0~41 21 COMB LCCOMB_X23_Y7_N8 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 9.115 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.195 ns comparator:blokKomparator\|LessThan0~43 22 COMB LCCOMB_X23_Y7_N10 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.195 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.275 ns comparator:blokKomparator\|LessThan0~45 23 COMB LCCOMB_X23_Y7_N12 1 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.275 ns; Loc. = LCCOMB_X23_Y7_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.449 ns comparator:blokKomparator\|LessThan0~47 24 COMB LCCOMB_X23_Y7_N14 1 " "Info: 24: + IC(0.000 ns) + CELL(0.174 ns) = 9.449 ns; Loc. = LCCOMB_X23_Y7_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.529 ns comparator:blokKomparator\|LessThan0~49 25 COMB LCCOMB_X23_Y7_N16 1 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 9.529 ns; Loc. = LCCOMB_X23_Y7_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.609 ns comparator:blokKomparator\|LessThan0~51 26 COMB LCCOMB_X23_Y7_N18 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 9.609 ns; Loc. = LCCOMB_X23_Y7_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.689 ns comparator:blokKomparator\|LessThan0~53 27 COMB LCCOMB_X23_Y7_N20 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 9.689 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.769 ns comparator:blokKomparator\|LessThan0~55 28 COMB LCCOMB_X23_Y7_N22 1 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 9.769 ns; Loc. = LCCOMB_X23_Y7_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.849 ns comparator:blokKomparator\|LessThan0~57 29 COMB LCCOMB_X23_Y7_N24 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 9.849 ns; Loc. = LCCOMB_X23_Y7_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.929 ns comparator:blokKomparator\|LessThan0~59 30 COMB LCCOMB_X23_Y7_N26 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 9.929 ns; Loc. = LCCOMB_X23_Y7_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.009 ns comparator:blokKomparator\|LessThan0~61 31 COMB LCCOMB_X23_Y7_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 10.009 ns; Loc. = LCCOMB_X23_Y7_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.467 ns comparator:blokKomparator\|LessThan0~62 32 COMB LCCOMB_X23_Y7_N30 147 " "Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 10.467 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 147; COMB Node = 'comparator:blokKomparator\|LessThan0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.178 ns) 12.193 ns subtractor:blokSubtractor\|x_outTemp\[32\]~62 33 COMB LCCOMB_X15_Y4_N24 1 " "Info: 33: + IC(1.548 ns) + CELL(0.178 ns) = 12.193 ns; Loc. = LCCOMB_X15_Y4_N24; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|x_outTemp[32]~62 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 12.820 ns subtractor:blokSubtractor\|x_outTemp\[32\]~63 34 COMB LCCOMB_X15_Y4_N18 1 " "Info: 34: + IC(0.305 ns) + CELL(0.322 ns) = 12.820 ns; Loc. = LCCOMB_X15_Y4_N18; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.178 ns) 14.527 ns subtractor:blokSubtractor\|x_outTemp\[32\] 35 REG LCCOMB_X13_Y10_N18 1 " "Info: 35: + IC(1.529 ns) + CELL(0.178 ns) = 14.527 ns; Loc. = LCCOMB_X13_Y10_N18; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.135 ns ( 35.35 % ) " "Info: Total cell delay = 5.135 ns ( 35.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.392 ns ( 64.65 % ) " "Info: Total interconnect delay = 9.392 ns ( 64.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.527 ns" { Sudut[1] comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.527 ns" { Sudut[1] {} Sudut[1]~combout {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|x_outTemp[32]~62 {} subtractor:blokSubtractor|x_outTemp[32]~63 {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 6.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.548ns 0.305ns 1.529ns } { 0.000ns 0.893ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.322ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.141 ns + " "Info: + Micro setup delay of destination is 1.141 ns" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.362 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.879 ns) 3.704 ns fsm:TOFSM\|currentState.s1 2 REG LCFF_X33_Y10_N11 2 " "Info: 2: + IC(1.759 ns) + CELL(0.879 ns) = 3.704 ns; Loc. = LCFF_X33_Y10_N11; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { clk fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.178 ns) 4.241 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X33_Y10_N6 6 " "Info: 3: + IC(0.359 ns) + CELL(0.178 ns) = 4.241 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.000 ns) 4.850 ns fsm:TOFSM\|en_Subtractor~clkctrl 4 COMB CLKCTRL_G5 222 " "Info: 4: + IC(0.609 ns) + CELL(0.000 ns) = 4.850 ns; Loc. = CLKCTRL_G5; Fanout = 222; COMB Node = 'fsm:TOFSM\|en_Subtractor~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.319 ns) 6.362 ns subtractor:blokSubtractor\|x_outTemp\[32\] 5 REG LCCOMB_X13_Y10_N18 1 " "Info: 5: + IC(1.193 ns) + CELL(0.319 ns) = 6.362 ns; Loc. = LCCOMB_X13_Y10_N18; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 38.38 % ) " "Info: Total cell delay = 2.442 ns ( 38.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.920 ns ( 61.62 % ) " "Info: Total interconnect delay = 3.920 ns ( 61.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.362 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.759ns 0.359ns 0.609ns 1.193ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.527 ns" { Sudut[1] comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.527 ns" { Sudut[1] {} Sudut[1]~combout {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|x_outTemp[32]~62 {} subtractor:blokSubtractor|x_outTemp[32]~63 {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 6.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.548ns 0.305ns 1.529ns } { 0.000ns 0.893ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.322ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.362 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.759ns 0.359ns 0.609ns 1.193ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "modeSin angka\[20\] angka\[20\]\$latch 10.665 ns register " "Info: tco from clock \"modeSin\" to destination pin \"angka\[20\]\" through register \"angka\[20\]\$latch\" is 10.665 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin source 4.579 ns + Longest register " "Info: + Longest clock path from clock \"modeSin\" to source register is 4.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeSin 1 CLK PIN_137 33 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_137; Fanout = 33; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.322 ns) 2.381 ns angka\[31\]~0 2 COMB LCCOMB_X33_Y10_N14 3 " "Info: 2: + IC(1.145 ns) + CELL(0.322 ns) = 2.381 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 3; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.000 ns) 2.983 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(0.602 ns) + CELL(0.000 ns) = 2.983 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.322 ns) 4.579 ns angka\[20\]\$latch 4 REG LCCOMB_X18_Y14_N14 1 " "Info: 4: + IC(1.274 ns) + CELL(0.322 ns) = 4.579 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 1; REG Node = 'angka\[20\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { angka[31]~0clkctrl angka[20]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.558 ns ( 34.02 % ) " "Info: Total cell delay = 1.558 ns ( 34.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.021 ns ( 65.98 % ) " "Info: Total interconnect delay = 3.021 ns ( 65.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.579 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[20]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.579 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[20]$latch {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.274ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.086 ns + Longest register pin " "Info: + Longest register to pin delay is 6.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angka\[20\]\$latch 1 REG LCCOMB_X18_Y14_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 1; REG Node = 'angka\[20\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[20]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.050 ns) + CELL(3.036 ns) 6.086 ns angka\[20\] 2 PIN PIN_74 0 " "Info: 2: + IC(3.050 ns) + CELL(3.036 ns) = 6.086 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'angka\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.086 ns" { angka[20]$latch angka[20] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.036 ns ( 49.88 % ) " "Info: Total cell delay = 3.036 ns ( 49.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.050 ns ( 50.12 % ) " "Info: Total interconnect delay = 3.050 ns ( 50.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.086 ns" { angka[20]$latch angka[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.086 ns" { angka[20]$latch {} angka[20] {} } { 0.000ns 3.050ns } { 0.000ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.579 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[20]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.579 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[20]$latch {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.274ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.086 ns" { angka[20]$latch angka[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.086 ns" { angka[20]$latch {} angka[20] {} } { 0.000ns 3.050ns } { 0.000ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "subtractor:blokSubtractor\|angle_outTemp\[20\] Sudut\[21\] clk 0.814 ns register " "Info: th for register \"subtractor:blokSubtractor\|angle_outTemp\[20\]\" (data pin = \"Sudut\[21\]\", clock pin = \"clk\") is 0.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.420 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.879 ns) 3.704 ns fsm:TOFSM\|currentState.s2 2 REG LCFF_X33_Y10_N9 2 " "Info: 2: + IC(1.759 ns) + CELL(0.879 ns) = 3.704 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { clk fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.278 ns) 4.353 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X33_Y10_N6 6 " "Info: 3: + IC(0.371 ns) + CELL(0.278 ns) = 4.353 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.000 ns) 4.962 ns fsm:TOFSM\|en_Subtractor~clkctrl 4 COMB CLKCTRL_G5 222 " "Info: 4: + IC(0.609 ns) + CELL(0.000 ns) = 4.962 ns; Loc. = CLKCTRL_G5; Fanout = 222; COMB Node = 'fsm:TOFSM\|en_Subtractor~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.178 ns) 6.420 ns subtractor:blokSubtractor\|angle_outTemp\[20\] 5 REG LCCOMB_X24_Y7_N30 1 " "Info: 5: + IC(1.280 ns) + CELL(0.178 ns) = 6.420 ns; Loc. = LCCOMB_X24_Y7_N30; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|angle_outTemp\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|angle_outTemp[20] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.401 ns ( 37.40 % ) " "Info: Total cell delay = 2.401 ns ( 37.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.019 ns ( 62.60 % ) " "Info: Total interconnect delay = 4.019 ns ( 62.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|angle_outTemp[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.420 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|angle_outTemp[20] {} } { 0.000ns 0.000ns 1.759ns 0.371ns 0.609ns 1.280ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.606 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns Sudut\[21\] 1 PIN PIN_130 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 1; PIN Node = 'Sudut\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[21] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.517 ns) 2.818 ns comparator:blokKomparator\|LessThan0~43 2 COMB LCCOMB_X23_Y7_N10 1 " "Info: 2: + IC(1.225 ns) + CELL(0.517 ns) = 2.818 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { Sudut[21] comparator:blokKomparator|LessThan0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.898 ns comparator:blokKomparator\|LessThan0~45 3 COMB LCCOMB_X23_Y7_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.898 ns; Loc. = LCCOMB_X23_Y7_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.072 ns comparator:blokKomparator\|LessThan0~47 4 COMB LCCOMB_X23_Y7_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.174 ns) = 3.072 ns; Loc. = LCCOMB_X23_Y7_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.152 ns comparator:blokKomparator\|LessThan0~49 5 COMB LCCOMB_X23_Y7_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.152 ns; Loc. = LCCOMB_X23_Y7_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.232 ns comparator:blokKomparator\|LessThan0~51 6 COMB LCCOMB_X23_Y7_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.232 ns; Loc. = LCCOMB_X23_Y7_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.312 ns comparator:blokKomparator\|LessThan0~53 7 COMB LCCOMB_X23_Y7_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.312 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.392 ns comparator:blokKomparator\|LessThan0~55 8 COMB LCCOMB_X23_Y7_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.392 ns; Loc. = LCCOMB_X23_Y7_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.472 ns comparator:blokKomparator\|LessThan0~57 9 COMB LCCOMB_X23_Y7_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.472 ns; Loc. = LCCOMB_X23_Y7_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.552 ns comparator:blokKomparator\|LessThan0~59 10 COMB LCCOMB_X23_Y7_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.552 ns; Loc. = LCCOMB_X23_Y7_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.632 ns comparator:blokKomparator\|LessThan0~61 11 COMB LCCOMB_X23_Y7_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.632 ns; Loc. = LCCOMB_X23_Y7_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.090 ns comparator:blokKomparator\|LessThan0~62 12 COMB LCCOMB_X23_Y7_N30 147 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 4.090 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 147; COMB Node = 'comparator:blokKomparator\|LessThan0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.322 ns) 4.975 ns subtractor:blokSubtractor\|angle_outTemp\[20\]~23 13 COMB LCCOMB_X24_Y7_N16 1 " "Info: 13: + IC(0.563 ns) + CELL(0.322 ns) = 4.975 ns; Loc. = LCCOMB_X24_Y7_N16; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|angle_outTemp\[20\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|angle_outTemp[20]~23 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.319 ns) 5.606 ns subtractor:blokSubtractor\|angle_outTemp\[20\] 14 REG LCCOMB_X24_Y7_N30 1 " "Info: 14: + IC(0.312 ns) + CELL(0.319 ns) = 5.606 ns; Loc. = LCCOMB_X24_Y7_N30; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|angle_outTemp\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { subtractor:blokSubtractor|angle_outTemp[20]~23 subtractor:blokSubtractor|angle_outTemp[20] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.506 ns ( 62.54 % ) " "Info: Total cell delay = 3.506 ns ( 62.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 37.46 % ) " "Info: Total interconnect delay = 2.100 ns ( 37.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.606 ns" { Sudut[21] comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|angle_outTemp[20]~23 subtractor:blokSubtractor|angle_outTemp[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.606 ns" { Sudut[21] {} Sudut[21]~combout {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|angle_outTemp[20]~23 {} subtractor:blokSubtractor|angle_outTemp[20] {} } { 0.000ns 0.000ns 1.225ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.563ns 0.312ns } { 0.000ns 1.076ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|angle_outTemp[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.420 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|angle_outTemp[20] {} } { 0.000ns 0.000ns 1.759ns 0.371ns 0.609ns 1.280ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.606 ns" { Sudut[21] comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|angle_outTemp[20]~23 subtractor:blokSubtractor|angle_outTemp[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.606 ns" { Sudut[21] {} Sudut[21]~combout {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|angle_outTemp[20]~23 {} subtractor:blokSubtractor|angle_outTemp[20] {} } { 0.000ns 0.000ns 1.225ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.563ns 0.312ns } { 0.000ns 1.076ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 420 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 420 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 16:02:19 2023 " "Info: Processing ended: Sat Nov 25 16:02:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 705 s " "Info: Quartus II Full Compilation was successful. 0 errors, 705 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
=======
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 02:27:46 2023 " "Info: Processing ended: Tue Nov 28 02:27:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 02:27:47 2023 " "Info: Processing started: Tue Nov 28 02:27:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 02:27:48 2023 " "Info: Processing ended: Tue Nov 28 02:27:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 02:27:49 2023 " "Info: Processing started: Tue Nov 28 02:27:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[0\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[0\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[0\] " "Warning: Node \"subtractor:blokSubtractor\|a\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[31\] " "Warning: Node \"angle_baru\[31\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[30\] " "Warning: Node \"angle_baru\[30\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[0\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[1\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[3\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[2\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[29\] " "Warning: Node \"angle_baru\[29\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[28\] " "Warning: Node \"angle_baru\[28\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[27\] " "Warning: Node \"angle_baru\[27\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[26\] " "Warning: Node \"angle_baru\[26\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[13\] " "Warning: Node \"subtractor:blokSubtractor\|b\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[25\] " "Warning: Node \"angle_baru\[25\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[29\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[24\] " "Warning: Node \"angle_baru\[24\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[12\] " "Warning: Node \"subtractor:blokSubtractor\|b\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[6\] " "Warning: Node \"subtractor:blokSubtractor\|b\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[28\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[27\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[23\] " "Warning: Node \"angle_baru\[23\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[7\] " "Warning: Node \"subtractor:blokSubtractor\|b\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[3\] " "Warning: Node \"subtractor:blokSubtractor\|b\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[2\] " "Warning: Node \"subtractor:blokSubtractor\|b\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[11\] " "Warning: Node \"subtractor:blokSubtractor\|b\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[26\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[22\] " "Warning: Node \"angle_baru\[22\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[5\] " "Warning: Node \"subtractor:blokSubtractor\|b\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[10\] " "Warning: Node \"subtractor:blokSubtractor\|b\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[9\] " "Warning: Node \"subtractor:blokSubtractor\|b\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[8\] " "Warning: Node \"subtractor:blokSubtractor\|b\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[1\] " "Warning: Node \"subtractor:blokSubtractor\|b\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[25\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[21\] " "Warning: Node \"angle_baru\[21\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[4\] " "Warning: Node \"subtractor:blokSubtractor\|b\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[20\] " "Warning: Node \"angle_baru\[20\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[0\] " "Warning: Node \"subtractor:blokSubtractor\|b\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[24\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[23\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[19\] " "Warning: Node \"angle_baru\[19\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[26\] " "Warning: Node \"subtractor:blokSubtractor\|a\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[22\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[18\] " "Warning: Node \"angle_baru\[18\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[25\] " "Warning: Node \"subtractor:blokSubtractor\|a\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[19\] " "Warning: Node \"subtractor:blokSubtractor\|a\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[21\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[17\] " "Warning: Node \"angle_baru\[17\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[24\] " "Warning: Node \"subtractor:blokSubtractor\|a\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[15\] " "Warning: Node \"subtractor:blokSubtractor\|a\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[20\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[16\] " "Warning: Node \"angle_baru\[16\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[20\] " "Warning: Node \"subtractor:blokSubtractor\|a\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[18\] " "Warning: Node \"subtractor:blokSubtractor\|a\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[23\] " "Warning: Node \"subtractor:blokSubtractor\|a\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[21\] " "Warning: Node \"subtractor:blokSubtractor\|a\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[16\] " "Warning: Node \"subtractor:blokSubtractor\|a\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[14\] " "Warning: Node \"subtractor:blokSubtractor\|a\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[19\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[15\] " "Warning: Node \"angle_baru\[15\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[13\] " "Warning: Node \"subtractor:blokSubtractor\|a\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[17\] " "Warning: Node \"subtractor:blokSubtractor\|a\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[7\] " "Warning: Node \"subtractor:blokSubtractor\|a\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[22\] " "Warning: Node \"subtractor:blokSubtractor\|a\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[11\] " "Warning: Node \"subtractor:blokSubtractor\|a\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[18\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[14\] " "Warning: Node \"angle_baru\[14\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[9\] " "Warning: Node \"subtractor:blokSubtractor\|a\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[3\] " "Warning: Node \"subtractor:blokSubtractor\|a\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[12\] " "Warning: Node \"subtractor:blokSubtractor\|a\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[10\] " "Warning: Node \"subtractor:blokSubtractor\|a\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[17\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[13\] " "Warning: Node \"angle_baru\[13\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[8\] " "Warning: Node \"subtractor:blokSubtractor\|a\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[6\] " "Warning: Node \"subtractor:blokSubtractor\|a\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[4\] " "Warning: Node \"subtractor:blokSubtractor\|a\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[5\] " "Warning: Node \"subtractor:blokSubtractor\|a\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[16\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[12\] " "Warning: Node \"angle_baru\[12\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[20\] " "Warning: Node \"subtractor:blokSubtractor\|b\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[2\] " "Warning: Node \"subtractor:blokSubtractor\|a\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[28\] " "Warning: Node \"subtractor:blokSubtractor\|b\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[29\] " "Warning: Node \"subtractor:blokSubtractor\|b\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[15\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[11\] " "Warning: Node \"angle_baru\[11\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[26\] " "Warning: Node \"subtractor:blokSubtractor\|b\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[21\] " "Warning: Node \"subtractor:blokSubtractor\|b\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[22\] " "Warning: Node \"subtractor:blokSubtractor\|b\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[1\] " "Warning: Node \"subtractor:blokSubtractor\|a\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[27\] " "Warning: Node \"subtractor:blokSubtractor\|b\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[14\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[10\] " "Warning: Node \"angle_baru\[10\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[19\] " "Warning: Node \"subtractor:blokSubtractor\|b\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[13\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[9\] " "Warning: Node \"angle_baru\[9\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[25\] " "Warning: Node \"subtractor:blokSubtractor\|b\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[23\] " "Warning: Node \"subtractor:blokSubtractor\|b\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[18\] " "Warning: Node \"subtractor:blokSubtractor\|b\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[24\] " "Warning: Node \"subtractor:blokSubtractor\|b\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[12\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[8\] " "Warning: Node \"angle_baru\[8\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[17\] " "Warning: Node \"subtractor:blokSubtractor\|b\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[16\] " "Warning: Node \"subtractor:blokSubtractor\|b\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[7\] " "Warning: Node \"angle_baru\[7\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[15\] " "Warning: Node \"subtractor:blokSubtractor\|b\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[11\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[10\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[6\] " "Warning: Node \"angle_baru\[6\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[14\] " "Warning: Node \"subtractor:blokSubtractor\|b\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[29\] " "Warning: Node \"subtractor:blokSubtractor\|a\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[9\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[5\] " "Warning: Node \"angle_baru\[5\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[8\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[4\] " "Warning: Node \"angle_baru\[4\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[27\] " "Warning: Node \"subtractor:blokSubtractor\|a\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[28\] " "Warning: Node \"subtractor:blokSubtractor\|a\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[7\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[3\] " "Warning: Node \"angle_baru\[3\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[6\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[2\] " "Warning: Node \"angle_baru\[2\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[5\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[1\] " "Warning: Node \"angle_baru\[1\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[4\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[0\] " "Warning: Node \"angle_baru\[0\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[3\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[2\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[1\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[0\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[1\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[1\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[2\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[2\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[3\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[3\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[4\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[4\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[5\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[5\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[6\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[6\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[7\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[7\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[8\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[8\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[9\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[9\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[10\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[10\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[11\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[11\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[12\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[12\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[13\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[13\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[14\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[14\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[15\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[15\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[16\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[16\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[17\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[17\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[18\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[18\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[19\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[19\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[20\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[20\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[21\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[21\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[22\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[22\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[23\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[23\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[24\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[24\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[25\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[25\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[26\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[26\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[27\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[27\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[28\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[28\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[29\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[29\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[30\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[30\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[31\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[31\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[31\] " "Warning: Node \"subtractor:blokSubtractor\|a\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[31\] " "Warning: Node \"subtractor:blokSubtractor\|b\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[0\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[0\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[1\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[1\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[2\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[2\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[3\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[3\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[4\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[4\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[5\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[5\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[6\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[6\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[7\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[7\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[8\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[8\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[9\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[9\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[10\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[10\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[11\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[11\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[12\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[12\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[13\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[13\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[14\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[14\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[15\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[15\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[16\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[16\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[17\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[17\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[18\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[18\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[19\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[19\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[20\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[20\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[21\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[21\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[22\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[22\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[23\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[23\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[24\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[24\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[25\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[25\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[26\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[26\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[27\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[27\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[28\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[28\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[29\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[29\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[30\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[30\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[31\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[31\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[63\] " "Warning: Node \"angkaTemp\[63\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[0\]\$latch " "Warning: Node \"angka\[0\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[30\] " "Warning: Node \"angkaTemp\[30\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[1\]\$latch " "Warning: Node \"angka\[1\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[31\] " "Warning: Node \"angkaTemp\[31\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[2\]\$latch " "Warning: Node \"angka\[2\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[32\] " "Warning: Node \"angkaTemp\[32\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[3\]\$latch " "Warning: Node \"angka\[3\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[33\] " "Warning: Node \"angkaTemp\[33\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[4\]\$latch " "Warning: Node \"angka\[4\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[34\] " "Warning: Node \"angkaTemp\[34\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[5\]\$latch " "Warning: Node \"angka\[5\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[35\] " "Warning: Node \"angkaTemp\[35\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[6\]\$latch " "Warning: Node \"angka\[6\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[36\] " "Warning: Node \"angkaTemp\[36\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[7\]\$latch " "Warning: Node \"angka\[7\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[37\] " "Warning: Node \"angkaTemp\[37\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[8\]\$latch " "Warning: Node \"angka\[8\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[38\] " "Warning: Node \"angkaTemp\[38\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[9\]\$latch " "Warning: Node \"angka\[9\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[39\] " "Warning: Node \"angkaTemp\[39\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[10\]\$latch " "Warning: Node \"angka\[10\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[40\] " "Warning: Node \"angkaTemp\[40\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[11\]\$latch " "Warning: Node \"angka\[11\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[41\] " "Warning: Node \"angkaTemp\[41\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[12\]\$latch " "Warning: Node \"angka\[12\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[42\] " "Warning: Node \"angkaTemp\[42\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[13\]\$latch " "Warning: Node \"angka\[13\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[43\] " "Warning: Node \"angkaTemp\[43\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[14\]\$latch " "Warning: Node \"angka\[14\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[44\] " "Warning: Node \"angkaTemp\[44\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[15\]\$latch " "Warning: Node \"angka\[15\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[45\] " "Warning: Node \"angkaTemp\[45\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[16\]\$latch " "Warning: Node \"angka\[16\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[46\] " "Warning: Node \"angkaTemp\[46\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[17\]\$latch " "Warning: Node \"angka\[17\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[47\] " "Warning: Node \"angkaTemp\[47\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[18\]\$latch " "Warning: Node \"angka\[18\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[48\] " "Warning: Node \"angkaTemp\[48\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[19\]\$latch " "Warning: Node \"angka\[19\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[49\] " "Warning: Node \"angkaTemp\[49\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[20\]\$latch " "Warning: Node \"angka\[20\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[50\] " "Warning: Node \"angkaTemp\[50\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[21\]\$latch " "Warning: Node \"angka\[21\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[51\] " "Warning: Node \"angkaTemp\[51\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[22\]\$latch " "Warning: Node \"angka\[22\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[52\] " "Warning: Node \"angkaTemp\[52\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[23\]\$latch " "Warning: Node \"angka\[23\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[53\] " "Warning: Node \"angkaTemp\[53\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[24\]\$latch " "Warning: Node \"angka\[24\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[54\] " "Warning: Node \"angkaTemp\[54\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[25\]\$latch " "Warning: Node \"angka\[25\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[55\] " "Warning: Node \"angkaTemp\[55\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[26\]\$latch " "Warning: Node \"angka\[26\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[56\] " "Warning: Node \"angkaTemp\[56\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[27\]\$latch " "Warning: Node \"angka\[27\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[57\] " "Warning: Node \"angkaTemp\[57\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[28\]\$latch " "Warning: Node \"angka\[28\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[58\] " "Warning: Node \"angkaTemp\[58\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[29\]\$latch " "Warning: Node \"angka\[29\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[59\] " "Warning: Node \"angkaTemp\[59\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[30\]\$latch " "Warning: Node \"angka\[30\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[60\] " "Warning: Node \"angkaTemp\[60\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[31\]\$latch " "Warning: Node \"angka\[31\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeSin " "Info: Assuming node \"modeSin\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeCos " "Info: Assuming node \"modeCos\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[2\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[2\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[3\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[3\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[1\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[1\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[0\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[0\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "angka\[31\]~0 " "Info: Detected gated clock \"angka\[31\]~0\" as buffer" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "angka\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "subtractor:blokSubtractor\|b\[0\]~17 " "Info: Detected gated clock \"subtractor:blokSubtractor\|b\[0\]~17\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|b\[0\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "subtractor:blokSubtractor\|b\[0\]~18 " "Info: Detected gated clock \"subtractor:blokSubtractor\|b\[0\]~18\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|b\[0\]~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s1 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s1\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s2 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s2\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fsm:TOFSM\|en_Subtractor " "Info: Detected gated clock \"fsm:TOFSM\|en_Subtractor\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|en_Subtractor" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s5 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s5\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register subtractor:blokSubtractor\|a\[1\] register subtractor:blokSubtractor\|x_outTemp\[32\] 85.84 MHz 11.649 ns Internal " "Info: Clock \"clk\" has Internal fmax of 85.84 MHz between source register \"subtractor:blokSubtractor\|a\[1\]\" and destination register \"subtractor:blokSubtractor\|x_outTemp\[32\]\" (period= 11.649 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.985 ns + Longest register register " "Info: + Longest register to register delay is 6.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns subtractor:blokSubtractor\|a\[1\] 1 REG LCCOMB_X18_Y13_N14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|a[1] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.495 ns) 1.415 ns subtractor:blokSubtractor\|Add3~3 2 COMB LCCOMB_X19_Y13_N18 2 " "Info: 2: + IC(0.920 ns) + CELL(0.495 ns) = 1.415 ns; Loc. = LCCOMB_X19_Y13_N18; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { subtractor:blokSubtractor|a[1] subtractor:blokSubtractor|Add3~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.495 ns subtractor:blokSubtractor\|Add3~5 3 COMB LCCOMB_X19_Y13_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.495 ns; Loc. = LCCOMB_X19_Y13_N20; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~3 subtractor:blokSubtractor|Add3~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.575 ns subtractor:blokSubtractor\|Add3~7 4 COMB LCCOMB_X19_Y13_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.575 ns; Loc. = LCCOMB_X19_Y13_N22; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~5 subtractor:blokSubtractor|Add3~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.655 ns subtractor:blokSubtractor\|Add3~9 5 COMB LCCOMB_X19_Y13_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.655 ns; Loc. = LCCOMB_X19_Y13_N24; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~7 subtractor:blokSubtractor|Add3~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.735 ns subtractor:blokSubtractor\|Add3~11 6 COMB LCCOMB_X19_Y13_N26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.735 ns; Loc. = LCCOMB_X19_Y13_N26; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~9 subtractor:blokSubtractor|Add3~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.815 ns subtractor:blokSubtractor\|Add3~13 7 COMB LCCOMB_X19_Y13_N28 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.815 ns; Loc. = LCCOMB_X19_Y13_N28; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~11 subtractor:blokSubtractor|Add3~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 1.976 ns subtractor:blokSubtractor\|Add3~15 8 COMB LCCOMB_X19_Y13_N30 2 " "Info: 8: + IC(0.000 ns) + CELL(0.161 ns) = 1.976 ns; Loc. = LCCOMB_X19_Y13_N30; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { subtractor:blokSubtractor|Add3~13 subtractor:blokSubtractor|Add3~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.056 ns subtractor:blokSubtractor\|Add3~17 9 COMB LCCOMB_X19_Y12_N0 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.056 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~15 subtractor:blokSubtractor|Add3~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.136 ns subtractor:blokSubtractor\|Add3~19 10 COMB LCCOMB_X19_Y12_N2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.136 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~17 subtractor:blokSubtractor|Add3~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.216 ns subtractor:blokSubtractor\|Add3~21 11 COMB LCCOMB_X19_Y12_N4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.216 ns; Loc. = LCCOMB_X19_Y12_N4; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~19 subtractor:blokSubtractor|Add3~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.296 ns subtractor:blokSubtractor\|Add3~23 12 COMB LCCOMB_X19_Y12_N6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.296 ns; Loc. = LCCOMB_X19_Y12_N6; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~21 subtractor:blokSubtractor|Add3~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.376 ns subtractor:blokSubtractor\|Add3~25 13 COMB LCCOMB_X19_Y12_N8 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.376 ns; Loc. = LCCOMB_X19_Y12_N8; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~23 subtractor:blokSubtractor|Add3~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.456 ns subtractor:blokSubtractor\|Add3~27 14 COMB LCCOMB_X19_Y12_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.456 ns; Loc. = LCCOMB_X19_Y12_N10; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~25 subtractor:blokSubtractor|Add3~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.536 ns subtractor:blokSubtractor\|Add3~29 15 COMB LCCOMB_X19_Y12_N12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.536 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~27 subtractor:blokSubtractor|Add3~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.710 ns subtractor:blokSubtractor\|Add3~31 16 COMB LCCOMB_X19_Y12_N14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.174 ns) = 2.710 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { subtractor:blokSubtractor|Add3~29 subtractor:blokSubtractor|Add3~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.790 ns subtractor:blokSubtractor\|Add3~33 17 COMB LCCOMB_X19_Y12_N16 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.790 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~31 subtractor:blokSubtractor|Add3~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.870 ns subtractor:blokSubtractor\|Add3~35 18 COMB LCCOMB_X19_Y12_N18 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.870 ns; Loc. = LCCOMB_X19_Y12_N18; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~33 subtractor:blokSubtractor|Add3~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.950 ns subtractor:blokSubtractor\|Add3~37 19 COMB LCCOMB_X19_Y12_N20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.950 ns; Loc. = LCCOMB_X19_Y12_N20; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~35 subtractor:blokSubtractor|Add3~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.030 ns subtractor:blokSubtractor\|Add3~39 20 COMB LCCOMB_X19_Y12_N22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.030 ns; Loc. = LCCOMB_X19_Y12_N22; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~37 subtractor:blokSubtractor|Add3~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.110 ns subtractor:blokSubtractor\|Add3~41 21 COMB LCCOMB_X19_Y12_N24 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.110 ns; Loc. = LCCOMB_X19_Y12_N24; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~39 subtractor:blokSubtractor|Add3~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.190 ns subtractor:blokSubtractor\|Add3~43 22 COMB LCCOMB_X19_Y12_N26 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.190 ns; Loc. = LCCOMB_X19_Y12_N26; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~41 subtractor:blokSubtractor|Add3~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.270 ns subtractor:blokSubtractor\|Add3~45 23 COMB LCCOMB_X19_Y12_N28 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.270 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~43 subtractor:blokSubtractor|Add3~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.431 ns subtractor:blokSubtractor\|Add3~47 24 COMB LCCOMB_X19_Y12_N30 2 " "Info: 24: + IC(0.000 ns) + CELL(0.161 ns) = 3.431 ns; Loc. = LCCOMB_X19_Y12_N30; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { subtractor:blokSubtractor|Add3~45 subtractor:blokSubtractor|Add3~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.511 ns subtractor:blokSubtractor\|Add3~49 25 COMB LCCOMB_X19_Y11_N0 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.511 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~47 subtractor:blokSubtractor|Add3~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.591 ns subtractor:blokSubtractor\|Add3~51 26 COMB LCCOMB_X19_Y11_N2 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.591 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~49 subtractor:blokSubtractor|Add3~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.671 ns subtractor:blokSubtractor\|Add3~53 27 COMB LCCOMB_X19_Y11_N4 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.671 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~51 subtractor:blokSubtractor|Add3~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.751 ns subtractor:blokSubtractor\|Add3~55 28 COMB LCCOMB_X19_Y11_N6 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.751 ns; Loc. = LCCOMB_X19_Y11_N6; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~53 subtractor:blokSubtractor|Add3~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.831 ns subtractor:blokSubtractor\|Add3~57 29 COMB LCCOMB_X19_Y11_N8 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.831 ns; Loc. = LCCOMB_X19_Y11_N8; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~55 subtractor:blokSubtractor|Add3~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.911 ns subtractor:blokSubtractor\|Add3~59 30 COMB LCCOMB_X19_Y11_N10 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 3.911 ns; Loc. = LCCOMB_X19_Y11_N10; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add3~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~57 subtractor:blokSubtractor|Add3~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.991 ns subtractor:blokSubtractor\|Add3~61 31 COMB LCCOMB_X19_Y11_N12 1 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 3.991 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|Add3~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add3~59 subtractor:blokSubtractor|Add3~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.165 ns subtractor:blokSubtractor\|Add3~63 32 COMB LCCOMB_X19_Y11_N14 1 " "Info: 32: + IC(0.000 ns) + CELL(0.174 ns) = 4.165 ns; Loc. = LCCOMB_X19_Y11_N14; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|Add3~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { subtractor:blokSubtractor|Add3~61 subtractor:blokSubtractor|Add3~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.623 ns subtractor:blokSubtractor\|Add3~64 33 COMB LCCOMB_X19_Y11_N16 1 " "Info: 33: + IC(0.000 ns) + CELL(0.458 ns) = 4.623 ns; Loc. = LCCOMB_X19_Y11_N16; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|Add3~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { subtractor:blokSubtractor|Add3~63 subtractor:blokSubtractor|Add3~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.178 ns) 5.610 ns subtractor:blokSubtractor\|x_outTemp\[32\]~63 34 COMB LCCOMB_X18_Y11_N26 1 " "Info: 34: + IC(0.809 ns) + CELL(0.178 ns) = 5.610 ns; Loc. = LCCOMB_X18_Y11_N26; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { subtractor:blokSubtractor|Add3~64 subtractor:blokSubtractor|x_outTemp[32]~63 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.178 ns) 6.985 ns subtractor:blokSubtractor\|x_outTemp\[32\] 35 REG LCCOMB_X13_Y9_N18 1 " "Info: 35: + IC(1.197 ns) + CELL(0.178 ns) = 6.985 ns; Loc. = LCCOMB_X13_Y9_N18; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.059 ns ( 58.11 % ) " "Info: Total cell delay = 4.059 ns ( 58.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.926 ns ( 41.89 % ) " "Info: Total interconnect delay = 2.926 ns ( 41.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.985 ns" { subtractor:blokSubtractor|a[1] subtractor:blokSubtractor|Add3~3 subtractor:blokSubtractor|Add3~5 subtractor:blokSubtractor|Add3~7 subtractor:blokSubtractor|Add3~9 subtractor:blokSubtractor|Add3~11 subtractor:blokSubtractor|Add3~13 subtractor:blokSubtractor|Add3~15 subtractor:blokSubtractor|Add3~17 subtractor:blokSubtractor|Add3~19 subtractor:blokSubtractor|Add3~21 subtractor:blokSubtractor|Add3~23 subtractor:blokSubtractor|Add3~25 subtractor:blokSubtractor|Add3~27 subtractor:blokSubtractor|Add3~29 subtractor:blokSubtractor|Add3~31 subtractor:blokSubtractor|Add3~33 subtractor:blokSubtractor|Add3~35 subtractor:blokSubtractor|Add3~37 subtractor:blokSubtractor|Add3~39 subtractor:blokSubtractor|Add3~41 subtractor:blokSubtractor|Add3~43 subtractor:blokSubtractor|Add3~45 subtractor:blokSubtractor|Add3~47 subtractor:blokSubtractor|Add3~49 subtractor:blokSubtractor|Add3~51 subtractor:blokSubtractor|Add3~53 subtractor:blokSubtractor|Add3~55 subtractor:blokSubtractor|Add3~57 subtractor:blokSubtractor|Add3~59 subtractor:blokSubtractor|Add3~61 subtractor:blokSubtractor|Add3~63 subtractor:blokSubtractor|Add3~64 subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.985 ns" { subtractor:blokSubtractor|a[1] {} subtractor:blokSubtractor|Add3~3 {} subtractor:blokSubtractor|Add3~5 {} subtractor:blokSubtractor|Add3~7 {} subtractor:blokSubtractor|Add3~9 {} subtractor:blokSubtractor|Add3~11 {} subtractor:blokSubtractor|Add3~13 {} subtractor:blokSubtractor|Add3~15 {} subtractor:blokSubtractor|Add3~17 {} subtractor:blokSubtractor|Add3~19 {} subtractor:blokSubtractor|Add3~21 {} subtractor:blokSubtractor|Add3~23 {} subtractor:blokSubtractor|Add3~25 {} subtractor:blokSubtractor|Add3~27 {} subtractor:blokSubtractor|Add3~29 {} subtractor:blokSubtractor|Add3~31 {} subtractor:blokSubtractor|Add3~33 {} subtractor:blokSubtractor|Add3~35 {} subtractor:blokSubtractor|Add3~37 {} subtractor:blokSubtractor|Add3~39 {} subtractor:blokSubtractor|Add3~41 {} subtractor:blokSubtractor|Add3~43 {} subtractor:blokSubtractor|Add3~45 {} subtractor:blokSubtractor|Add3~47 {} subtractor:blokSubtractor|Add3~49 {} subtractor:blokSubtractor|Add3~51 {} subtractor:blokSubtractor|Add3~53 {} subtractor:blokSubtractor|Add3~55 {} subtractor:blokSubtractor|Add3~57 {} subtractor:blokSubtractor|Add3~59 {} subtractor:blokSubtractor|Add3~61 {} subtractor:blokSubtractor|Add3~63 {} subtractor:blokSubtractor|Add3~64 {} subtractor:blokSubtractor|x_outTemp[32]~63 {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.920ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.809ns 1.197ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.524 ns - Smallest " "Info: - Smallest clock skew is -3.524 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.276 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.879 ns) 3.719 ns fsm:TOFSM\|currentState.s1 2 REG LCFF_X23_Y10_N29 2 " "Info: 2: + IC(1.774 ns) + CELL(0.879 ns) = 3.719 ns; Loc. = LCFF_X23_Y10_N29; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.178 ns) 4.264 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X23_Y10_N0 6 " "Info: 3: + IC(0.367 ns) + CELL(0.178 ns) = 4.264 ns; Loc. = LCCOMB_X23_Y10_N0; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.000 ns) 5.742 ns fsm:TOFSM\|en_Subtractor~clkctrl 4 COMB CLKCTRL_G5 222 " "Info: 4: + IC(1.478 ns) + CELL(0.000 ns) = 5.742 ns; Loc. = CLKCTRL_G5; Fanout = 222; COMB Node = 'fsm:TOFSM\|en_Subtractor~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.319 ns) 7.276 ns subtractor:blokSubtractor\|x_outTemp\[32\] 5 REG LCCOMB_X13_Y9_N18 1 " "Info: 5: + IC(1.215 ns) + CELL(0.319 ns) = 7.276 ns; Loc. = LCCOMB_X13_Y9_N18; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 33.56 % ) " "Info: Total cell delay = 2.442 ns ( 33.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.834 ns ( 66.44 % ) " "Info: Total interconnect delay = 4.834 ns ( 66.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.276 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.276 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.774ns 0.367ns 1.478ns 1.215ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.800 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.879 ns) 3.719 ns fsm:TOFSM\|currentState.s2 2 REG LCFF_X23_Y10_N15 2 " "Info: 2: + IC(1.774 ns) + CELL(0.879 ns) = 3.719 ns; Loc. = LCFF_X23_Y10_N15; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.278 ns) 4.379 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X23_Y10_N0 6 " "Info: 3: + IC(0.382 ns) + CELL(0.278 ns) = 4.379 ns; Loc. = LCCOMB_X23_Y10_N0; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.322 ns) 5.529 ns subtractor:blokSubtractor\|kCount\[0\] 4 REG LCCOMB_X21_Y11_N26 101 " "Info: 4: + IC(0.828 ns) + CELL(0.322 ns) = 5.529 ns; Loc. = LCCOMB_X21_Y11_N26; Fanout = 101; REG Node = 'subtractor:blokSubtractor\|kCount\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.521 ns) 6.988 ns subtractor:blokSubtractor\|b\[0\]~17 5 COMB LCCOMB_X22_Y10_N4 1 " "Info: 5: + IC(0.938 ns) + CELL(0.521 ns) = 6.988 ns; Loc. = LCCOMB_X22_Y10_N4; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~17 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.521 ns) 7.806 ns subtractor:blokSubtractor\|b\[0\]~18 6 COMB LCCOMB_X22_Y10_N16 1 " "Info: 6: + IC(0.297 ns) + CELL(0.521 ns) = 7.806 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { subtractor:blokSubtractor|b[0]~17 subtractor:blokSubtractor|b[0]~18 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.000 ns) 9.228 ns subtractor:blokSubtractor\|b\[0\]~18clkctrl 7 COMB CLKCTRL_G7 62 " "Info: 7: + IC(1.422 ns) + CELL(0.000 ns) = 9.228 ns; Loc. = CLKCTRL_G7; Fanout = 62; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~18clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { subtractor:blokSubtractor|b[0]~18 subtractor:blokSubtractor|b[0]~18clkctrl } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.322 ns) 10.800 ns subtractor:blokSubtractor\|a\[1\] 8 REG LCCOMB_X18_Y13_N14 7 " "Info: 8: + IC(1.250 ns) + CELL(0.322 ns) = 10.800 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { subtractor:blokSubtractor|b[0]~18clkctrl subtractor:blokSubtractor|a[1] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.909 ns ( 36.19 % ) " "Info: Total cell delay = 3.909 ns ( 36.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.891 ns ( 63.81 % ) " "Info: Total interconnect delay = 6.891 ns ( 63.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~17 subtractor:blokSubtractor|b[0]~18 subtractor:blokSubtractor|b[0]~18clkctrl subtractor:blokSubtractor|a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~17 {} subtractor:blokSubtractor|b[0]~18 {} subtractor:blokSubtractor|b[0]~18clkctrl {} subtractor:blokSubtractor|a[1] {} } { 0.000ns 0.000ns 1.774ns 0.382ns 0.828ns 0.938ns 0.297ns 1.422ns 1.250ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.322ns 0.521ns 0.521ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.276 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.276 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.774ns 0.367ns 1.478ns 1.215ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~17 subtractor:blokSubtractor|b[0]~18 subtractor:blokSubtractor|b[0]~18clkctrl subtractor:blokSubtractor|a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~17 {} subtractor:blokSubtractor|b[0]~18 {} subtractor:blokSubtractor|b[0]~18clkctrl {} subtractor:blokSubtractor|a[1] {} } { 0.000ns 0.000ns 1.774ns 0.382ns 0.828ns 0.938ns 0.297ns 1.422ns 1.250ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.322ns 0.521ns 0.521ns 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.140 ns + " "Info: + Micro setup delay of destination is 1.140 ns" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.985 ns" { subtractor:blokSubtractor|a[1] subtractor:blokSubtractor|Add3~3 subtractor:blokSubtractor|Add3~5 subtractor:blokSubtractor|Add3~7 subtractor:blokSubtractor|Add3~9 subtractor:blokSubtractor|Add3~11 subtractor:blokSubtractor|Add3~13 subtractor:blokSubtractor|Add3~15 subtractor:blokSubtractor|Add3~17 subtractor:blokSubtractor|Add3~19 subtractor:blokSubtractor|Add3~21 subtractor:blokSubtractor|Add3~23 subtractor:blokSubtractor|Add3~25 subtractor:blokSubtractor|Add3~27 subtractor:blokSubtractor|Add3~29 subtractor:blokSubtractor|Add3~31 subtractor:blokSubtractor|Add3~33 subtractor:blokSubtractor|Add3~35 subtractor:blokSubtractor|Add3~37 subtractor:blokSubtractor|Add3~39 subtractor:blokSubtractor|Add3~41 subtractor:blokSubtractor|Add3~43 subtractor:blokSubtractor|Add3~45 subtractor:blokSubtractor|Add3~47 subtractor:blokSubtractor|Add3~49 subtractor:blokSubtractor|Add3~51 subtractor:blokSubtractor|Add3~53 subtractor:blokSubtractor|Add3~55 subtractor:blokSubtractor|Add3~57 subtractor:blokSubtractor|Add3~59 subtractor:blokSubtractor|Add3~61 subtractor:blokSubtractor|Add3~63 subtractor:blokSubtractor|Add3~64 subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.985 ns" { subtractor:blokSubtractor|a[1] {} subtractor:blokSubtractor|Add3~3 {} subtractor:blokSubtractor|Add3~5 {} subtractor:blokSubtractor|Add3~7 {} subtractor:blokSubtractor|Add3~9 {} subtractor:blokSubtractor|Add3~11 {} subtractor:blokSubtractor|Add3~13 {} subtractor:blokSubtractor|Add3~15 {} subtractor:blokSubtractor|Add3~17 {} subtractor:blokSubtractor|Add3~19 {} subtractor:blokSubtractor|Add3~21 {} subtractor:blokSubtractor|Add3~23 {} subtractor:blokSubtractor|Add3~25 {} subtractor:blokSubtractor|Add3~27 {} subtractor:blokSubtractor|Add3~29 {} subtractor:blokSubtractor|Add3~31 {} subtractor:blokSubtractor|Add3~33 {} subtractor:blokSubtractor|Add3~35 {} subtractor:blokSubtractor|Add3~37 {} subtractor:blokSubtractor|Add3~39 {} subtractor:blokSubtractor|Add3~41 {} subtractor:blokSubtractor|Add3~43 {} subtractor:blokSubtractor|Add3~45 {} subtractor:blokSubtractor|Add3~47 {} subtractor:blokSubtractor|Add3~49 {} subtractor:blokSubtractor|Add3~51 {} subtractor:blokSubtractor|Add3~53 {} subtractor:blokSubtractor|Add3~55 {} subtractor:blokSubtractor|Add3~57 {} subtractor:blokSubtractor|Add3~59 {} subtractor:blokSubtractor|Add3~61 {} subtractor:blokSubtractor|Add3~63 {} subtractor:blokSubtractor|Add3~64 {} subtractor:blokSubtractor|x_outTemp[32]~63 {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.920ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.809ns 1.197ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.276 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.276 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.774ns 0.367ns 1.478ns 1.215ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~17 subtractor:blokSubtractor|b[0]~18 subtractor:blokSubtractor|b[0]~18clkctrl subtractor:blokSubtractor|a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~17 {} subtractor:blokSubtractor|b[0]~18 {} subtractor:blokSubtractor|b[0]~18clkctrl {} subtractor:blokSubtractor|a[1] {} } { 0.000ns 0.000ns 1.774ns 0.382ns 0.828ns 0.938ns 0.297ns 1.422ns 1.250ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.322ns 0.521ns 0.521ns 0.000ns 0.322ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "modeSin register register angkaTemp\[63\] angka\[31\]\$latch 380.08 MHz Internal " "Info: Clock \"modeSin\" Internal fmax is restricted to 380.08 MHz between source register \"angkaTemp\[63\]\" and destination register \"angka\[31\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.946 ns + Longest register register " "Info: + Longest register to register delay is 0.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[63\] 1 REG LCCOMB_X18_Y5_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y5_N10; Fanout = 1; REG Node = 'angkaTemp\[63\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[63] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 0.480 ns angka\[31\]~1 2 COMB LCCOMB_X18_Y5_N0 1 " "Info: 2: + IC(0.302 ns) + CELL(0.178 ns) = 0.480 ns; Loc. = LCCOMB_X18_Y5_N0; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { angkaTemp[63] angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 0.946 ns angka\[31\]\$latch 3 REG LCCOMB_X18_Y5_N16 1 " "Info: 3: + IC(0.288 ns) + CELL(0.178 ns) = 0.946 ns; Loc. = LCCOMB_X18_Y5_N16; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 37.63 % ) " "Info: Total cell delay = 0.356 ns ( 37.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.590 ns ( 62.37 % ) " "Info: Total interconnect delay = 0.590 ns ( 62.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { angkaTemp[63] angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.946 ns" { angkaTemp[63] {} angka[31]~1 {} angka[31]$latch {} } { 0.000ns 0.302ns 0.288ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.160 ns - Smallest " "Info: - Smallest clock skew is 0.160 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin destination 5.806 ns + Shortest register " "Info: + Shortest clock path from clock \"modeSin\" to destination register is 5.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 36 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 36; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.177 ns) 2.838 ns angka\[31\]~0 2 COMB LCCOMB_X23_Y10_N12 1 " "Info: 2: + IC(1.605 ns) + CELL(0.177 ns) = 2.838 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.000 ns) 4.265 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(1.427 ns) + CELL(0.000 ns) = 4.265 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.322 ns) 5.806 ns angka\[31\]\$latch 4 REG LCCOMB_X18_Y5_N16 1 " "Info: 4: + IC(1.219 ns) + CELL(0.322 ns) = 5.806 ns; Loc. = LCCOMB_X18_Y5_N16; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.555 ns ( 26.78 % ) " "Info: Total cell delay = 1.555 ns ( 26.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.251 ns ( 73.22 % ) " "Info: Total interconnect delay = 4.251 ns ( 73.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.806 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.806 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.605ns 1.427ns 1.219ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin source 5.646 ns - Longest register " "Info: - Longest clock path from clock \"modeSin\" to source register is 5.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 36 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 36; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.177 ns) 2.838 ns angka\[31\]~0 2 COMB LCCOMB_X23_Y10_N12 1 " "Info: 2: + IC(1.605 ns) + CELL(0.177 ns) = 2.838 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.000 ns) 4.265 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(1.427 ns) + CELL(0.000 ns) = 4.265 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.178 ns) 5.646 ns angkaTemp\[63\] 4 REG LCCOMB_X18_Y5_N10 1 " "Info: 4: + IC(1.203 ns) + CELL(0.178 ns) = 5.646 ns; Loc. = LCCOMB_X18_Y5_N10; Fanout = 1; REG Node = 'angkaTemp\[63\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.411 ns ( 24.99 % ) " "Info: Total cell delay = 1.411 ns ( 24.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.235 ns ( 75.01 % ) " "Info: Total interconnect delay = 4.235 ns ( 75.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.646 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.646 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[63] {} } { 0.000ns 0.000ns 1.605ns 1.427ns 1.203ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.806 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.806 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.605ns 1.427ns 1.219ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.646 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.646 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[63] {} } { 0.000ns 0.000ns 1.605ns 1.427ns 1.203ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.190 ns + " "Info: + Micro setup delay of destination is 1.190 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { angkaTemp[63] angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.946 ns" { angkaTemp[63] {} angka[31]~1 {} angka[31]$latch {} } { 0.000ns 0.302ns 0.288ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.806 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.806 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.605ns 1.427ns 1.219ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.646 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.646 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[63] {} } { 0.000ns 0.000ns 1.605ns 1.427ns 1.203ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.178ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { angka[31]$latch {} } {  } {  } "" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "modeCos register register angkaTemp\[63\] angka\[31\]\$latch 405.02 MHz Internal " "Info: Clock \"modeCos\" Internal fmax is restricted to 405.02 MHz between source register \"angkaTemp\[63\]\" and destination register \"angka\[31\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.946 ns + Longest register register " "Info: + Longest register to register delay is 0.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[63\] 1 REG LCCOMB_X18_Y5_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y5_N10; Fanout = 1; REG Node = 'angkaTemp\[63\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[63] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 0.480 ns angka\[31\]~1 2 COMB LCCOMB_X18_Y5_N0 1 " "Info: 2: + IC(0.302 ns) + CELL(0.178 ns) = 0.480 ns; Loc. = LCCOMB_X18_Y5_N0; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { angkaTemp[63] angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 0.946 ns angka\[31\]\$latch 3 REG LCCOMB_X18_Y5_N16 1 " "Info: 3: + IC(0.288 ns) + CELL(0.178 ns) = 0.946 ns; Loc. = LCCOMB_X18_Y5_N16; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 37.63 % ) " "Info: Total cell delay = 0.356 ns ( 37.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.590 ns ( 62.37 % ) " "Info: Total interconnect delay = 0.590 ns ( 62.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { angkaTemp[63] angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.946 ns" { angkaTemp[63] {} angka[31]~1 {} angka[31]$latch {} } { 0.000ns 0.302ns 0.288ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.160 ns - Smallest " "Info: - Smallest clock skew is 0.160 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos destination 5.746 ns + Shortest register " "Info: + Shortest clock path from clock \"modeCos\" to destination register is 5.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeCos 1 CLK PIN_135 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_135; Fanout = 2; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.322 ns) 2.778 ns angka\[31\]~0 2 COMB LCCOMB_X23_Y10_N12 1 " "Info: 2: + IC(1.542 ns) + CELL(0.322 ns) = 2.778 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.000 ns) 4.205 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(1.427 ns) + CELL(0.000 ns) = 4.205 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.322 ns) 5.746 ns angka\[31\]\$latch 4 REG LCCOMB_X18_Y5_N16 1 " "Info: 4: + IC(1.219 ns) + CELL(0.322 ns) = 5.746 ns; Loc. = LCCOMB_X18_Y5_N16; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.558 ns ( 27.11 % ) " "Info: Total cell delay = 1.558 ns ( 27.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.188 ns ( 72.89 % ) " "Info: Total interconnect delay = 4.188 ns ( 72.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.746 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.746 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.542ns 1.427ns 1.219ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos source 5.586 ns - Longest register " "Info: - Longest clock path from clock \"modeCos\" to source register is 5.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeCos 1 CLK PIN_135 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_135; Fanout = 2; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.322 ns) 2.778 ns angka\[31\]~0 2 COMB LCCOMB_X23_Y10_N12 1 " "Info: 2: + IC(1.542 ns) + CELL(0.322 ns) = 2.778 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.000 ns) 4.205 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(1.427 ns) + CELL(0.000 ns) = 4.205 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.178 ns) 5.586 ns angkaTemp\[63\] 4 REG LCCOMB_X18_Y5_N10 1 " "Info: 4: + IC(1.203 ns) + CELL(0.178 ns) = 5.586 ns; Loc. = LCCOMB_X18_Y5_N10; Fanout = 1; REG Node = 'angkaTemp\[63\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.414 ns ( 25.31 % ) " "Info: Total cell delay = 1.414 ns ( 25.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.172 ns ( 74.69 % ) " "Info: Total interconnect delay = 4.172 ns ( 74.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[63] {} } { 0.000ns 0.000ns 1.542ns 1.427ns 1.203ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.746 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.746 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.542ns 1.427ns 1.219ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[63] {} } { 0.000ns 0.000ns 1.542ns 1.427ns 1.203ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.190 ns + " "Info: + Micro setup delay of destination is 1.190 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { angkaTemp[63] angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.946 ns" { angkaTemp[63] {} angka[31]~1 {} angka[31]$latch {} } { 0.000ns 0.302ns 0.288ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.746 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.746 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.542ns 1.427ns 1.219ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[63] {} } { 0.000ns 0.000ns 1.542ns 1.427ns 1.203ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { angka[31]$latch {} } {  } {  } "" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "regisY:blokRegisY\|outputRegister\[31\] subtractor:blokSubtractor\|a\[31\] clk 6.775 ns " "Info: Found hold time violation between source  pin or register \"regisY:blokRegisY\|outputRegister\[31\]\" and destination pin or register \"subtractor:blokSubtractor\|a\[31\]\" for clock \"clk\" (Hold time is 6.775 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.977 ns + Largest " "Info: + Largest clock skew is 7.977 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.589 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.879 ns) 3.719 ns fsm:TOFSM\|currentState.s2 2 REG LCFF_X23_Y10_N15 2 " "Info: 2: + IC(1.774 ns) + CELL(0.879 ns) = 3.719 ns; Loc. = LCFF_X23_Y10_N15; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.278 ns) 4.379 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X23_Y10_N0 6 " "Info: 3: + IC(0.382 ns) + CELL(0.278 ns) = 4.379 ns; Loc. = LCCOMB_X23_Y10_N0; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.322 ns) 5.529 ns subtractor:blokSubtractor\|kCount\[0\] 4 REG LCCOMB_X21_Y11_N26 101 " "Info: 4: + IC(0.828 ns) + CELL(0.322 ns) = 5.529 ns; Loc. = LCCOMB_X21_Y11_N26; Fanout = 101; REG Node = 'subtractor:blokSubtractor\|kCount\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.521 ns) 6.988 ns subtractor:blokSubtractor\|b\[0\]~17 5 COMB LCCOMB_X22_Y10_N4 1 " "Info: 5: + IC(0.938 ns) + CELL(0.521 ns) = 6.988 ns; Loc. = LCCOMB_X22_Y10_N4; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~17 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.521 ns) 7.806 ns subtractor:blokSubtractor\|b\[0\]~18 6 COMB LCCOMB_X22_Y10_N16 1 " "Info: 6: + IC(0.297 ns) + CELL(0.521 ns) = 7.806 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { subtractor:blokSubtractor|b[0]~17 subtractor:blokSubtractor|b[0]~18 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.000 ns) 9.228 ns subtractor:blokSubtractor\|b\[0\]~18clkctrl 7 COMB CLKCTRL_G7 62 " "Info: 7: + IC(1.422 ns) + CELL(0.000 ns) = 9.228 ns; Loc. = CLKCTRL_G7; Fanout = 62; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~18clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { subtractor:blokSubtractor|b[0]~18 subtractor:blokSubtractor|b[0]~18clkctrl } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.178 ns) 10.589 ns subtractor:blokSubtractor\|a\[31\] 8 REG LCCOMB_X23_Y11_N12 7 " "Info: 8: + IC(1.183 ns) + CELL(0.178 ns) = 10.589 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|a\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { subtractor:blokSubtractor|b[0]~18clkctrl subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.765 ns ( 35.56 % ) " "Info: Total cell delay = 3.765 ns ( 35.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.824 ns ( 64.44 % ) " "Info: Total interconnect delay = 6.824 ns ( 64.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.589 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~17 subtractor:blokSubtractor|b[0]~18 subtractor:blokSubtractor|b[0]~18clkctrl subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.589 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~17 {} subtractor:blokSubtractor|b[0]~18 {} subtractor:blokSubtractor|b[0]~18clkctrl {} subtractor:blokSubtractor|a[31] {} } { 0.000ns 0.000ns 1.774ns 0.382ns 0.828ns 0.938ns 0.297ns 1.422ns 1.183ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.322ns 0.521ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.612 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G2 104 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 104; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.602 ns) 2.612 ns regisY:blokRegisY\|outputRegister\[31\] 3 REG LCFF_X23_Y11_N25 6 " "Info: 3: + IC(0.816 ns) + CELL(0.602 ns) = 2.612 ns; Loc. = LCFF_X23_Y11_N25; Fanout = 6; REG Node = 'regisY:blokRegisY\|outputRegister\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { clk~clkctrl regisY:blokRegisY|outputRegister[31] } "NODE_NAME" } } { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.86 % ) " "Info: Total cell delay = 1.668 ns ( 63.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.944 ns ( 36.14 % ) " "Info: Total interconnect delay = 0.944 ns ( 36.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk clk~clkctrl regisY:blokRegisY|outputRegister[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk {} clk~combout {} clk~clkctrl {} regisY:blokRegisY|outputRegister[31] {} } { 0.000ns 0.000ns 0.128ns 0.816ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.589 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~17 subtractor:blokSubtractor|b[0]~18 subtractor:blokSubtractor|b[0]~18clkctrl subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.589 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~17 {} subtractor:blokSubtractor|b[0]~18 {} subtractor:blokSubtractor|b[0]~18clkctrl {} subtractor:blokSubtractor|a[31] {} } { 0.000ns 0.000ns 1.774ns 0.382ns 0.828ns 0.938ns 0.297ns 1.422ns 1.183ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.322ns 0.521ns 0.521ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk clk~clkctrl regisY:blokRegisY|outputRegister[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk {} clk~combout {} clk~clkctrl {} regisY:blokRegisY|outputRegister[31] {} } { 0.000ns 0.000ns 0.128ns 0.816ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.925 ns - Shortest register register " "Info: - Shortest register to register delay is 0.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regisY:blokRegisY\|outputRegister\[31\] 1 REG LCFF_X23_Y11_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N25; Fanout = 6; REG Node = 'regisY:blokRegisY\|outputRegister\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regisY:blokRegisY|outputRegister[31] } "NODE_NAME" } } { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.545 ns) 0.925 ns subtractor:blokSubtractor\|a\[31\] 2 REG LCCOMB_X23_Y11_N12 7 " "Info: 2: + IC(0.380 ns) + CELL(0.545 ns) = 0.925 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|a\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { regisY:blokRegisY|outputRegister[31] subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.545 ns ( 58.92 % ) " "Info: Total cell delay = 0.545 ns ( 58.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.380 ns ( 41.08 % ) " "Info: Total interconnect delay = 0.380 ns ( 41.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { regisY:blokRegisY|outputRegister[31] subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { regisY:blokRegisY|outputRegister[31] {} subtractor:blokSubtractor|a[31] {} } { 0.000ns 0.380ns } { 0.000ns 0.545ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.589 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~17 subtractor:blokSubtractor|b[0]~18 subtractor:blokSubtractor|b[0]~18clkctrl subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.589 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~17 {} subtractor:blokSubtractor|b[0]~18 {} subtractor:blokSubtractor|b[0]~18clkctrl {} subtractor:blokSubtractor|a[31] {} } { 0.000ns 0.000ns 1.774ns 0.382ns 0.828ns 0.938ns 0.297ns 1.422ns 1.183ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.322ns 0.521ns 0.521ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk clk~clkctrl regisY:blokRegisY|outputRegister[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk {} clk~combout {} clk~clkctrl {} regisY:blokRegisY|outputRegister[31] {} } { 0.000ns 0.000ns 0.128ns 0.816ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { regisY:blokRegisY|outputRegister[31] subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { regisY:blokRegisY|outputRegister[31] {} subtractor:blokSubtractor|a[31] {} } { 0.000ns 0.380ns } { 0.000ns 0.545ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "angle_baru\[31\] Sudut\[0\] modeSin 11.372 ns register " "Info: tsu for register \"angle_baru\[31\]\" (data pin = \"Sudut\[0\]\", clock pin = \"modeSin\") is 11.372 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.192 ns + Longest pin register " "Info: + Longest pin to register delay is 13.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns Sudut\[0\] 1 PIN PIN_189 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_189; Fanout = 2; PIN Node = 'Sudut\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[0] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.411 ns) + CELL(0.495 ns) 7.819 ns Add0~1 2 COMB LCCOMB_X18_Y4_N0 2 " "Info: 2: + IC(6.411 ns) + CELL(0.495 ns) = 7.819 ns; Loc. = LCCOMB_X18_Y4_N0; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.906 ns" { Sudut[0] Add0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.899 ns Add0~3 3 COMB LCCOMB_X18_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 7.899 ns; Loc. = LCCOMB_X18_Y4_N2; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.979 ns Add0~5 4 COMB LCCOMB_X18_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 7.979 ns; Loc. = LCCOMB_X18_Y4_N4; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.059 ns Add0~7 5 COMB LCCOMB_X18_Y4_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.059 ns; Loc. = LCCOMB_X18_Y4_N6; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.139 ns Add0~9 6 COMB LCCOMB_X18_Y4_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.139 ns; Loc. = LCCOMB_X18_Y4_N8; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.219 ns Add0~11 7 COMB LCCOMB_X18_Y4_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.219 ns; Loc. = LCCOMB_X18_Y4_N10; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.299 ns Add0~13 8 COMB LCCOMB_X18_Y4_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 8.299 ns; Loc. = LCCOMB_X18_Y4_N12; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.473 ns Add0~15 9 COMB LCCOMB_X18_Y4_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 8.473 ns; Loc. = LCCOMB_X18_Y4_N14; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.553 ns Add0~17 10 COMB LCCOMB_X18_Y4_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.553 ns; Loc. = LCCOMB_X18_Y4_N16; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.633 ns Add0~19 11 COMB LCCOMB_X18_Y4_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.633 ns; Loc. = LCCOMB_X18_Y4_N18; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.713 ns Add0~21 12 COMB LCCOMB_X18_Y4_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.713 ns; Loc. = LCCOMB_X18_Y4_N20; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.793 ns Add0~23 13 COMB LCCOMB_X18_Y4_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 8.793 ns; Loc. = LCCOMB_X18_Y4_N22; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~21 Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.873 ns Add0~25 14 COMB LCCOMB_X18_Y4_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 8.873 ns; Loc. = LCCOMB_X18_Y4_N24; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~23 Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.953 ns Add0~27 15 COMB LCCOMB_X18_Y4_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 8.953 ns; Loc. = LCCOMB_X18_Y4_N26; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~25 Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.033 ns Add0~29 16 COMB LCCOMB_X18_Y4_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 9.033 ns; Loc. = LCCOMB_X18_Y4_N28; Fanout = 2; COMB Node = 'Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~27 Add0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 9.194 ns Add0~31 17 COMB LCCOMB_X18_Y4_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 9.194 ns; Loc. = LCCOMB_X18_Y4_N30; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add0~29 Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.274 ns Add0~33 18 COMB LCCOMB_X18_Y3_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.274 ns; Loc. = LCCOMB_X18_Y3_N0; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~31 Add0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.354 ns Add0~35 19 COMB LCCOMB_X18_Y3_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.354 ns; Loc. = LCCOMB_X18_Y3_N2; Fanout = 2; COMB Node = 'Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~33 Add0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.434 ns Add0~37 20 COMB LCCOMB_X18_Y3_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.434 ns; Loc. = LCCOMB_X18_Y3_N4; Fanout = 2; COMB Node = 'Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~35 Add0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.514 ns Add0~39 21 COMB LCCOMB_X18_Y3_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 9.514 ns; Loc. = LCCOMB_X18_Y3_N6; Fanout = 2; COMB Node = 'Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~37 Add0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.594 ns Add0~41 22 COMB LCCOMB_X18_Y3_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.594 ns; Loc. = LCCOMB_X18_Y3_N8; Fanout = 2; COMB Node = 'Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~39 Add0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.674 ns Add0~43 23 COMB LCCOMB_X18_Y3_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.674 ns; Loc. = LCCOMB_X18_Y3_N10; Fanout = 2; COMB Node = 'Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~41 Add0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.754 ns Add0~45 24 COMB LCCOMB_X18_Y3_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 9.754 ns; Loc. = LCCOMB_X18_Y3_N12; Fanout = 2; COMB Node = 'Add0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~43 Add0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.928 ns Add0~47 25 COMB LCCOMB_X18_Y3_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 9.928 ns; Loc. = LCCOMB_X18_Y3_N14; Fanout = 2; COMB Node = 'Add0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~45 Add0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.008 ns Add0~49 26 COMB LCCOMB_X18_Y3_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 10.008 ns; Loc. = LCCOMB_X18_Y3_N16; Fanout = 2; COMB Node = 'Add0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~47 Add0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.088 ns Add0~51 27 COMB LCCOMB_X18_Y3_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 10.088 ns; Loc. = LCCOMB_X18_Y3_N18; Fanout = 2; COMB Node = 'Add0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~49 Add0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.168 ns Add0~53 28 COMB LCCOMB_X18_Y3_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 10.168 ns; Loc. = LCCOMB_X18_Y3_N20; Fanout = 2; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~51 Add0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.248 ns Add0~55 29 COMB LCCOMB_X18_Y3_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 10.248 ns; Loc. = LCCOMB_X18_Y3_N22; Fanout = 2; COMB Node = 'Add0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~53 Add0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.328 ns Add0~57 30 COMB LCCOMB_X18_Y3_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 10.328 ns; Loc. = LCCOMB_X18_Y3_N24; Fanout = 2; COMB Node = 'Add0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~55 Add0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.408 ns Add0~59 31 COMB LCCOMB_X18_Y3_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 10.408 ns; Loc. = LCCOMB_X18_Y3_N26; Fanout = 2; COMB Node = 'Add0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~57 Add0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.488 ns Add0~61 32 COMB LCCOMB_X18_Y3_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 10.488 ns; Loc. = LCCOMB_X18_Y3_N28; Fanout = 1; COMB Node = 'Add0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~59 Add0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.946 ns Add0~62 33 COMB LCCOMB_X18_Y3_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.458 ns) = 10.946 ns; Loc. = LCCOMB_X18_Y3_N30; Fanout = 1; COMB Node = 'Add0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~61 Add0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.521 ns) 12.377 ns Add0~64 34 COMB LCCOMB_X18_Y5_N28 1 " "Info: 34: + IC(0.910 ns) + CELL(0.521 ns) = 12.377 ns; Loc. = LCCOMB_X18_Y5_N28; Fanout = 1; COMB Node = 'Add0~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { Add0~62 Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.521 ns) 13.192 ns angle_baru\[31\] 35 REG LCCOMB_X18_Y5_N20 1 " "Info: 35: + IC(0.294 ns) + CELL(0.521 ns) = 13.192 ns; Loc. = LCCOMB_X18_Y5_N20; Fanout = 1; REG Node = 'angle_baru\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add0~64 angle_baru[31] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.577 ns ( 42.28 % ) " "Info: Total cell delay = 5.577 ns ( 42.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.615 ns ( 57.72 % ) " "Info: Total interconnect delay = 7.615 ns ( 57.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.192 ns" { Sudut[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~49 Add0~51 Add0~53 Add0~55 Add0~57 Add0~59 Add0~61 Add0~62 Add0~64 angle_baru[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.192 ns" { Sudut[0] {} Sudut[0]~combout {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~49 {} Add0~51 {} Add0~53 {} Add0~55 {} Add0~57 {} Add0~59 {} Add0~61 {} Add0~62 {} Add0~64 {} angle_baru[31] {} } { 0.000ns 0.000ns 6.411ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.910ns 0.294ns } { 0.000ns 0.913ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.808 ns + " "Info: + Micro setup delay of destination is 0.808 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin destination 2.628 ns - Shortest register " "Info: - Shortest clock path from clock \"modeSin\" to destination register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 36 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 36; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.184 ns modeSin~clkctrl 2 COMB CLKCTRL_G1 32 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.184 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'modeSin~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { modeSin modeSin~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.178 ns) 2.628 ns angle_baru\[31\] 3 REG LCCOMB_X18_Y5_N20 1 " "Info: 3: + IC(1.266 ns) + CELL(0.178 ns) = 2.628 ns; Loc. = LCCOMB_X18_Y5_N20; Fanout = 1; REG Node = 'angle_baru\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { modeSin~clkctrl angle_baru[31] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.234 ns ( 46.96 % ) " "Info: Total cell delay = 1.234 ns ( 46.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.394 ns ( 53.04 % ) " "Info: Total interconnect delay = 1.394 ns ( 53.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { modeSin modeSin~clkctrl angle_baru[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { modeSin {} modeSin~combout {} modeSin~clkctrl {} angle_baru[31] {} } { 0.000ns 0.000ns 0.128ns 1.266ns } { 0.000ns 1.056ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.192 ns" { Sudut[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~49 Add0~51 Add0~53 Add0~55 Add0~57 Add0~59 Add0~61 Add0~62 Add0~64 angle_baru[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.192 ns" { Sudut[0] {} Sudut[0]~combout {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~49 {} Add0~51 {} Add0~53 {} Add0~55 {} Add0~57 {} Add0~59 {} Add0~61 {} Add0~62 {} Add0~64 {} angle_baru[31] {} } { 0.000ns 0.000ns 6.411ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.910ns 0.294ns } { 0.000ns 0.913ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.521ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { modeSin modeSin~clkctrl angle_baru[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { modeSin {} modeSin~combout {} modeSin~clkctrl {} angle_baru[31] {} } { 0.000ns 0.000ns 0.128ns 1.266ns } { 0.000ns 1.056ns 0.000ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "modeSin angka\[23\] angka\[23\]\$latch 11.619 ns register " "Info: tco from clock \"modeSin\" to destination pin \"angka\[23\]\" through register \"angka\[23\]\$latch\" is 11.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin source 5.846 ns + Longest register " "Info: + Longest clock path from clock \"modeSin\" to source register is 5.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 36 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 36; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.177 ns) 2.838 ns angka\[31\]~0 2 COMB LCCOMB_X23_Y10_N12 1 " "Info: 2: + IC(1.605 ns) + CELL(0.177 ns) = 2.838 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.000 ns) 4.265 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(1.427 ns) + CELL(0.000 ns) = 4.265 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.322 ns) 5.846 ns angka\[23\]\$latch 4 REG LCCOMB_X23_Y5_N18 1 " "Info: 4: + IC(1.259 ns) + CELL(0.322 ns) = 5.846 ns; Loc. = LCCOMB_X23_Y5_N18; Fanout = 1; REG Node = 'angka\[23\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { angka[31]~0clkctrl angka[23]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.555 ns ( 26.60 % ) " "Info: Total cell delay = 1.555 ns ( 26.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.291 ns ( 73.40 % ) " "Info: Total interconnect delay = 4.291 ns ( 73.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.846 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[23]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.846 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[23]$latch {} } { 0.000ns 0.000ns 1.605ns 1.427ns 1.259ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.773 ns + Longest register pin " "Info: + Longest register to pin delay is 5.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angka\[23\]\$latch 1 REG LCCOMB_X23_Y5_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y5_N18; Fanout = 1; REG Node = 'angka\[23\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[23]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(3.046 ns) 5.773 ns angka\[23\] 2 PIN PIN_188 0 " "Info: 2: + IC(2.727 ns) + CELL(3.046 ns) = 5.773 ns; Loc. = PIN_188; Fanout = 0; PIN Node = 'angka\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { angka[23]$latch angka[23] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.046 ns ( 52.76 % ) " "Info: Total cell delay = 3.046 ns ( 52.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.727 ns ( 47.24 % ) " "Info: Total interconnect delay = 2.727 ns ( 47.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { angka[23]$latch angka[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.773 ns" { angka[23]$latch {} angka[23] {} } { 0.000ns 2.727ns } { 0.000ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.846 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[23]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.846 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[23]$latch {} } { 0.000ns 0.000ns 1.605ns 1.427ns 1.259ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { angka[23]$latch angka[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.773 ns" { angka[23]$latch {} angka[23] {} } { 0.000ns 2.727ns } { 0.000ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "angka\[31\]\$latch modeSin modeSin 2.407 ns register " "Info: th for register \"angka\[31\]\$latch\" (data pin = \"modeSin\", clock pin = \"modeSin\") is 2.407 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin destination 5.806 ns + Longest register " "Info: + Longest clock path from clock \"modeSin\" to destination register is 5.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 36 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 36; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.177 ns) 2.838 ns angka\[31\]~0 2 COMB LCCOMB_X23_Y10_N12 1 " "Info: 2: + IC(1.605 ns) + CELL(0.177 ns) = 2.838 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.000 ns) 4.265 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(1.427 ns) + CELL(0.000 ns) = 4.265 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.322 ns) 5.806 ns angka\[31\]\$latch 4 REG LCCOMB_X18_Y5_N16 1 " "Info: 4: + IC(1.219 ns) + CELL(0.322 ns) = 5.806 ns; Loc. = LCCOMB_X18_Y5_N16; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.555 ns ( 26.78 % ) " "Info: Total cell delay = 1.555 ns ( 26.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.251 ns ( 73.22 % ) " "Info: Total interconnect delay = 4.251 ns ( 73.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.806 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.806 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.605ns 1.427ns 1.219ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.399 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 36 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 36; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.521 ns) 2.933 ns angka\[31\]~1 2 COMB LCCOMB_X18_Y5_N0 1 " "Info: 2: + IC(1.356 ns) + CELL(0.521 ns) = 2.933 ns; Loc. = LCCOMB_X18_Y5_N0; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { modeSin angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 3.399 ns angka\[31\]\$latch 3 REG LCCOMB_X18_Y5_N16 1 " "Info: 3: + IC(0.288 ns) + CELL(0.178 ns) = 3.399 ns; Loc. = LCCOMB_X18_Y5_N16; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.755 ns ( 51.63 % ) " "Info: Total cell delay = 1.755 ns ( 51.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.644 ns ( 48.37 % ) " "Info: Total interconnect delay = 1.644 ns ( 48.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.399 ns" { modeSin angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.399 ns" { modeSin {} modeSin~combout {} angka[31]~1 {} angka[31]$latch {} } { 0.000ns 0.000ns 1.356ns 0.288ns } { 0.000ns 1.056ns 0.521ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.806 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.806 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.605ns 1.427ns 1.219ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.399 ns" { modeSin angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.399 ns" { modeSin {} modeSin~combout {} angka[31]~1 {} angka[31]$latch {} } { 0.000ns 0.000ns 1.356ns 0.288ns } { 0.000ns 1.056ns 0.521ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 452 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 452 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 02:27:50 2023 " "Info: Processing ended: Tue Nov 28 02:27:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 744 s " "Info: Quartus II Full Compilation was successful. 0 errors, 744 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
>>>>>>> Stashed changes
