$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_FPU_unit $end
   $var wire 32 5$ ALU_OP [31:0] $end
   $var wire 32 6$ SIZE_ADDR [31:0] $end
   $var wire 1 ;# i_clk $end
   $var wire 1 C i_rst_n $end
   $var wire 1 D i_add_sub $end
   $var wire 32 E i_32_a [31:0] $end
   $var wire 32 F i_32_b [31:0] $end
   $var wire 32 <# o_32_s [31:0] $end
   $var wire 1 7$ o_ov_flow $end
   $var wire 1 [" o_un_flow $end
   $var wire 4 G w_i_addr [3:0] $end
   $var wire 32 =# w_o_data_rom_a [31:0] $end
   $var wire 32 ># w_o_data_rom_b [31:0] $end
   $var wire 32 8$ test_count [31:0] $end
   $var wire 32 8$ test_pass [31:0] $end
   $var wire 1 ?# o_ov_flag $end
   $scope module DUT $end
    $var wire 32 5$ NUM_OP [31:0] $end
    $var wire 1 D i_add_sub [0:0] $end
    $var wire 32 E i_32_a [31:0] $end
    $var wire 32 F i_32_b [31:0] $end
    $var wire 32 <# o_32_s [31:0] $end
    $var wire 1 ?# o_ov_flag $end
    $var wire 1 [" o_un_flag $end
    $var wire 1 H w_sign_a $end
    $var wire 1 I w_sign_b $end
    $var wire 8 J w_exponent_a [7:0] $end
    $var wire 8 K w_exponent_b [7:0] $end
    $var wire 24 L w_mantissa_a [23:0] $end
    $var wire 24 M w_mantissa_b [23:0] $end
    $var wire 1 q! w_sign_result $end
    $var wire 8 @# w_exponent_result [7:0] $end
    $var wire 24 A# w_mantissa_result [23:0] $end
    $var wire 1 c w_EXPSWAP_compare $end
    $var wire 8 d w_EXPSWAP_max [7:0] $end
    $var wire 8 e w_EXPSWAP_min [7:0] $end
    $var wire 8 B# w_EXPSUB_diff_value [7:0] $end
    $var wire 1 f w_MAN_SWAP1_sign_max $end
    $var wire 1 g w_MAN_SWAP1_sign_min $end
    $var wire 24 h w_MAN_SWAP1_max [23:0] $end
    $var wire 24 i w_MAN_SWAP1_min [23:0] $end
    $var wire 28 =! w_MAN_SHF_RIGHT_min [27:0] $end
    $var wire 28 j w_MAN_SHF_RIGHT_max [27:0] $end
    $var wire 1 r! w_MAN_COMP_28BIT_less $end
    $var wire 1 r! w_MAN_PRE_SWAP_BY_MAN_compara $end
    $var wire 1 q! w_MAN_PRE_SWAP_BY_MAN_sign_max $end
    $var wire 1 s! w_MAN_PRE_SWAP_BY_MAN_sign_min $end
    $var wire 28 t! w_MAN_PRE_SWAP_BY_MAN_max [27:0] $end
    $var wire 28 u! w_MAN_PRE_SWAP_BY_MAN_min [27:0] $end
    $var wire 28 C# w_MAN_ALU_man [27:0] $end
    $var wire 1 ?# w_MAN_ALU_overflow $end
    $var wire 5 o" w_LOPD_24BIT_one_position [4:0] $end
    $var wire 1 p" w_LOPD_24BIT_zero_flag $end
    $var wire 8 @# w_EXP_ADJUST_result [7:0] $end
    $var wire 28 r" w_NORMALIZATION_man [27:0] $end
    $var wire 24 A# w_ROUNDING_man [23:0] $end
    $scope module EXP_ADJUST_UNIT $end
     $var wire 32 9$ SIZE_EXP [31:0] $end
     $var wire 32 9$ SIZE_LOPD [31:0] $end
     $var wire 1 ?# i_overflow $end
     $var wire 1 [" i_underflow $end
     $var wire 1 p" i_zero_flag $end
     $var wire 8 q" i_lopd_value [7:0] $end
     $var wire 8 d i_exp_value [7:0] $end
     $var wire 8 @# o_exp_result [7:0] $end
     $var wire 8 D# w_exp_result [7:0] $end
     $var wire 1 E# w_i_carry $end
     $var wire 8 F# w_data_b [7:0] $end
     $scope module CLA_8BIT_UNIT $end
      $var wire 1 E# i_carry $end
      $var wire 8 d i_data_a [7:0] $end
      $var wire 8 F# i_data_b [7:0] $end
      $var wire 8 D# o_sum [7:0] $end
      $var wire 1 G# o_carry $end
      $var wire 2 &# w_P [1:0] $end
      $var wire 2 H# w_G [1:0] $end
      $var wire 1 /# w_C $end
      $scope module CLA_4BIT_UNIT_0 $end
       $var wire 4 k a [3:0] $end
       $var wire 4 '# b [3:0] $end
       $var wire 1 E# cin $end
       $var wire 4 I# sum [3:0] $end
       $var wire 1 (# o_p $end
       $var wire 1 0# o_g $end
       $var wire 4 )# w_g [3:0] $end
       $var wire 4 *# w_p [3:0] $end
       $var wire 4 1# w_c [3:0] $end
      $upscope $end
      $scope module CLA_4BIT_UNIT_1 $end
       $var wire 4 l a [3:0] $end
       $var wire 4 +# b [3:0] $end
       $var wire 1 /# cin $end
       $var wire 4 J# sum [3:0] $end
       $var wire 1 ,# o_p $end
       $var wire 1 K# o_g $end
       $var wire 4 -# w_g [3:0] $end
       $var wire 4 .# w_p [3:0] $end
       $var wire 4 L# w_c [3:0] $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module EXP_SUB_UNIT $end
     $var wire 32 9$ SIZE_EXP_SUB [31:0] $end
     $var wire 8 d i_data_a [7:0] $end
     $var wire 8 e i_data_b [7:0] $end
     $var wire 8 B# o_sub [7:0] $end
     $var wire 8 m w_data_b [7:0] $end
     $scope module CLA_8BIT_UNIT $end
      $var wire 1 :$ i_carry $end
      $var wire 8 d i_data_a [7:0] $end
      $var wire 8 m i_data_b [7:0] $end
      $var wire 8 B# o_sum [7:0] $end
      $var wire 1 M# o_carry $end
      $var wire 2 n w_P [1:0] $end
      $var wire 2 N# w_G [1:0] $end
      $var wire 1 I" w_C $end
      $scope module CLA_4BIT_UNIT_0 $end
       $var wire 4 k a [3:0] $end
       $var wire 4 o b [3:0] $end
       $var wire 1 :$ cin $end
       $var wire 4 O# sum [3:0] $end
       $var wire 1 p o_p $end
       $var wire 1 J" o_g $end
       $var wire 4 q w_g [3:0] $end
       $var wire 4 r w_p [3:0] $end
       $var wire 4 K" w_c [3:0] $end
      $upscope $end
      $scope module CLA_4BIT_UNIT_1 $end
       $var wire 4 l a [3:0] $end
       $var wire 4 s b [3:0] $end
       $var wire 1 I" cin $end
       $var wire 4 P# sum [3:0] $end
       $var wire 1 t o_p $end
       $var wire 1 Q# o_g $end
       $var wire 4 u w_g [3:0] $end
       $var wire 4 v w_p [3:0] $end
       $var wire 4 R# w_c [3:0] $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module EXP_SWAP_UNIT $end
     $var wire 32 9$ SIZE_DATA [31:0] $end
     $var wire 8 J i_data_a [7:0] $end
     $var wire 8 K i_data_b [7:0] $end
     $var wire 1 c o_compare $end
     $var wire 8 e o_less_data [7:0] $end
     $var wire 8 d o_greater_data [7:0] $end
     $scope module COMP_LESS_UNIT $end
      $var wire 32 9$ SIZE_DATA [31:0] $end
      $var wire 8 J i_data_a [7:0] $end
      $var wire 8 K i_data_b [7:0] $end
      $var wire 1 c o_less $end
      $var wire 1 N w_less_low $end
      $var wire 1 O w_equal_low $end
      $var wire 1 S# w_less_high $end
      $var wire 1 T# w_equal_high $end
      $scope module u_high $end
       $var wire 4 P i_data_a [3:0] $end
       $var wire 4 Q i_data_b [3:0] $end
       $var wire 1 S# o_less $end
       $var wire 1 T# o_equal $end
       $var wire 1 R w_less_low $end
       $var wire 1 S w_equal_low $end
       $var wire 1 T w_less_high $end
       $var wire 1 w w_equal_high $end
       $scope module u_high $end
        $var wire 2 U i_data_a [1:0] $end
        $var wire 2 V i_data_b [1:0] $end
        $var wire 1 T o_less $end
        $var wire 1 w o_equal $end
       $upscope $end
       $scope module u_low $end
        $var wire 2 W i_data_a [1:0] $end
        $var wire 2 X i_data_b [1:0] $end
        $var wire 1 R o_less $end
        $var wire 1 S o_equal $end
       $upscope $end
      $upscope $end
      $scope module u_low $end
       $var wire 4 Y i_data_a [3:0] $end
       $var wire 4 Z i_data_b [3:0] $end
       $var wire 1 N o_less $end
       $var wire 1 O o_equal $end
       $var wire 1 [ w_less_low $end
       $var wire 1 \ w_equal_low $end
       $var wire 1 ] w_less_high $end
       $var wire 1 ^ w_equal_high $end
       $scope module u_high $end
        $var wire 2 _ i_data_a [1:0] $end
        $var wire 2 ` i_data_b [1:0] $end
        $var wire 1 ] o_less $end
        $var wire 1 ^ o_equal $end
       $upscope $end
       $scope module u_low $end
        $var wire 2 a i_data_a [1:0] $end
        $var wire 2 b i_data_b [1:0] $end
        $var wire 1 [ o_less $end
        $var wire 1 \ o_equal $end
       $upscope $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module LOPD_24BIT_UNIT $end
     $var wire 32 ;$ SIZE_DATA [31:0] $end
     $var wire 32 <$ SIZE_LOPD [31:0] $end
     $var wire 24 U# i_data [23:0] $end
     $var wire 5 o" o_one_position [4:0] $end
     $var wire 1 p" o_zero_flag $end
     $var wire 16 V# LOPD16_i_data [15:0] $end
     $var wire 4 W# LOPD16_o_pos_one [3:0] $end
     $var wire 1 X# LOPD16_o_zero_flag $end
     $var wire 8 Y# LOPD8_i_data [7:0] $end
     $var wire 3 Z# LOPD8_o_pos_one [2:0] $end
     $var wire 1 [# LOPD8_o_zero_flag $end
     $var wire 5 \# w_o_one_position [4:0] $end
     $scope module LOPD_16bit_UNIT_MSB $end
      $var wire 16 V# i_data [15:0] $end
      $var wire 4 W# o_pos_one [3:0] $end
      $var wire 1 X# o_zero_flag $end
      $var wire 3 ]# w_pos_one_0 [2:0] $end
      $var wire 1 ^# w_zero_flag_0 $end
      $var wire 3 _# w_pos_one_1 [2:0] $end
      $var wire 1 `# w_zero_flag_1 $end
      $var wire 4 a# w_o_pos_one [3:0] $end
      $scope module LOPD_8bit_unit_0 $end
       $var wire 8 b# i_data [7:0] $end
       $var wire 3 ]# o_pos_one [2:0] $end
       $var wire 1 ^# o_zero_flag $end
       $var wire 1 R" w_zero_flag_0 $end
       $var wire 2 S" w_pos_one_0 [1:0] $end
       $var wire 1 X" w_zero_flag_1 $end
       $var wire 2 Y" w_pos_one_1 [1:0] $end
       $var wire 3 c# w_o_pos_one [2:0] $end
       $scope module LOPD_4bit_unit_0 $end
        $var wire 4 T" i_data [3:0] $end
        $var wire 2 S" o_pos_one [1:0] $end
        $var wire 1 R" o_zero_flag $end
       $upscope $end
       $scope module LOPD_4bit_unit_1 $end
        $var wire 4 Z" i_data [3:0] $end
        $var wire 2 Y" o_pos_one [1:0] $end
        $var wire 1 X" o_zero_flag $end
       $upscope $end
      $upscope $end
      $scope module LOPD_8bit_unit_1 $end
       $var wire 8 d# i_data [7:0] $end
       $var wire 3 _# o_pos_one [2:0] $end
       $var wire 1 `# o_zero_flag $end
       $var wire 1 U" w_zero_flag_0 $end
       $var wire 2 V" w_pos_one_0 [1:0] $end
       $var wire 1 \" w_zero_flag_1 $end
       $var wire 2 ]" w_pos_one_1 [1:0] $end
       $var wire 3 e# w_o_pos_one [2:0] $end
       $scope module LOPD_4bit_unit_0 $end
        $var wire 4 W" i_data [3:0] $end
        $var wire 2 V" o_pos_one [1:0] $end
        $var wire 1 U" o_zero_flag $end
       $upscope $end
       $scope module LOPD_4bit_unit_1 $end
        $var wire 4 ^" i_data [3:0] $end
        $var wire 2 ]" o_pos_one [1:0] $end
        $var wire 1 \" o_zero_flag $end
       $upscope $end
      $upscope $end
     $upscope $end
     $scope module LOPD_8bit_UNIT_LSB $end
      $var wire 8 Y# i_data [7:0] $end
      $var wire 3 Z# o_pos_one [2:0] $end
      $var wire 1 [# o_zero_flag $end
      $var wire 1 L" w_zero_flag_0 $end
      $var wire 2 M" w_pos_one_0 [1:0] $end
      $var wire 1 O" w_zero_flag_1 $end
      $var wire 2 P" w_pos_one_1 [1:0] $end
      $var wire 3 f# w_o_pos_one [2:0] $end
      $scope module LOPD_4bit_unit_0 $end
       $var wire 4 N" i_data [3:0] $end
       $var wire 2 M" o_pos_one [1:0] $end
       $var wire 1 L" o_zero_flag $end
      $upscope $end
      $scope module LOPD_4bit_unit_1 $end
       $var wire 4 Q" i_data [3:0] $end
       $var wire 2 P" o_pos_one [1:0] $end
       $var wire 1 O" o_zero_flag $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module MAN_ALU_UNIT $end
     $var wire 32 5$ NUM_OP [31:0] $end
     $var wire 32 =$ SIZE_MAN [31:0] $end
     $var wire 1 D i_fpu_op [0:0] $end
     $var wire 1 q! i_sign_max $end
     $var wire 1 s! i_sign_min $end
     $var wire 28 t! i_man_max [27:0] $end
     $var wire 28 u! i_man_min [27:0] $end
     $var wire 28 C# o_man_alu [27:0] $end
     $var wire 1 ?# o_overflow $end
     $var wire 1 v! w_i_carry $end
     $var wire 28 w! w_n_man_b [27:0] $end
     $var wire 28 x! w_i_man_b [27:0] $end
     $var wire 1 f" w_overflow $end
     $scope module ALU_SUB_UNIT $end
      $var wire 1 v! i_carry $end
      $var wire 28 t! i_data_a [27:0] $end
      $var wire 28 x! i_data_b [27:0] $end
      $var wire 28 C# o_sum [27:0] $end
      $var wire 1 f" o_carry $end
      $var wire 8 g" w_c [7:0] $end
      $var wire 7 y! w_p [6:0] $end
      $var wire 7 g# w_g [6:0] $end
      $scope module CLA_4BIT_UNIT_0 $end
       $var wire 4 z! a [3:0] $end
       $var wire 4 {! b [3:0] $end
       $var wire 1 h" cin $end
       $var wire 4 h# sum [3:0] $end
       $var wire 1 |! o_p $end
       $var wire 1 i# o_g $end
       $var wire 4 }! w_g [3:0] $end
       $var wire 4 ~! w_p [3:0] $end
       $var wire 4 j# w_c [3:0] $end
      $upscope $end
      $scope module CLA_BLOCK_GEN[1] $end
       $scope module CLA_4BIT_UNIT_1 $end
        $var wire 4 !" a [3:0] $end
        $var wire 4 "" b [3:0] $end
        $var wire 1 i" cin $end
        $var wire 4 N" sum [3:0] $end
        $var wire 1 #" o_p $end
        $var wire 1 k# o_g $end
        $var wire 4 $" w_g [3:0] $end
        $var wire 4 %" w_p [3:0] $end
        $var wire 4 l# w_c [3:0] $end
       $upscope $end
      $upscope $end
      $scope module CLA_BLOCK_GEN[2] $end
       $scope module CLA_4BIT_UNIT_1 $end
        $var wire 4 &" a [3:0] $end
        $var wire 4 '" b [3:0] $end
        $var wire 1 j" cin $end
        $var wire 4 Q" sum [3:0] $end
        $var wire 1 (" o_p $end
        $var wire 1 m# o_g $end
        $var wire 4 )" w_g [3:0] $end
        $var wire 4 *" w_p [3:0] $end
        $var wire 4 n# w_c [3:0] $end
       $upscope $end
      $upscope $end
      $scope module CLA_BLOCK_GEN[3] $end
       $scope module CLA_4BIT_UNIT_1 $end
        $var wire 4 +" a [3:0] $end
        $var wire 4 ," b [3:0] $end
        $var wire 1 k" cin $end
        $var wire 4 T" sum [3:0] $end
        $var wire 1 -" o_p $end
        $var wire 1 o# o_g $end
        $var wire 4 ." w_g [3:0] $end
        $var wire 4 /" w_p [3:0] $end
        $var wire 4 p# w_c [3:0] $end
       $upscope $end
      $upscope $end
      $scope module CLA_BLOCK_GEN[4] $end
       $scope module CLA_4BIT_UNIT_1 $end
        $var wire 4 0" a [3:0] $end
        $var wire 4 1" b [3:0] $end
        $var wire 1 l" cin $end
        $var wire 4 Z" sum [3:0] $end
        $var wire 1 2" o_p $end
        $var wire 1 q# o_g $end
        $var wire 4 3" w_g [3:0] $end
        $var wire 4 4" w_p [3:0] $end
        $var wire 4 r# w_c [3:0] $end
       $upscope $end
      $upscope $end
      $scope module CLA_BLOCK_GEN[5] $end
       $scope module CLA_4BIT_UNIT_1 $end
        $var wire 4 5" a [3:0] $end
        $var wire 4 6" b [3:0] $end
        $var wire 1 m" cin $end
        $var wire 4 W" sum [3:0] $end
        $var wire 1 7" o_p $end
        $var wire 1 s# o_g $end
        $var wire 4 8" w_g [3:0] $end
        $var wire 4 9" w_p [3:0] $end
        $var wire 4 t# w_c [3:0] $end
       $upscope $end
      $upscope $end
      $scope module CLA_BLOCK_GEN[6] $end
       $scope module CLA_4BIT_UNIT_1 $end
        $var wire 4 :" a [3:0] $end
        $var wire 4 ;" b [3:0] $end
        $var wire 1 n" cin $end
        $var wire 4 ^" sum [3:0] $end
        $var wire 1 <" o_p $end
        $var wire 1 u# o_g $end
        $var wire 4 =" w_g [3:0] $end
        $var wire 4 >" w_p [3:0] $end
        $var wire 4 v# w_c [3:0] $end
       $upscope $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module MAN_COMP_28BIT_UNIT $end
     $var wire 32 =$ SIZE_DATA [31:0] $end
     $var wire 28 j i_data_a [27:0] $end
     $var wire 28 =! i_data_b [27:0] $end
     $var wire 1 r! o_less $end
     $var wire 1 >! w_less_0_0 $end
     $var wire 1 2! w_less_0_1 $end
     $var wire 1 3! w_less_0_2 $end
     $var wire 1 4! w_less_0_3 $end
     $var wire 1 5! w_less_0_4 $end
     $var wire 1 6! w_less_0_5 $end
     $var wire 1 7! w_less_0_6 $end
     $var wire 1 ?! w_equal_0_0 $end
     $var wire 1 8! w_equal_0_1 $end
     $var wire 1 9! w_equal_0_2 $end
     $var wire 1 :! w_equal_0_3 $end
     $var wire 1 ;! w_equal_0_4 $end
     $var wire 1 <! w_equal_0_5 $end
     $var wire 1 ?" w_equal_0_6 $end
     $scope module u_i_data_0 $end
      $var wire 4 >$ i_data_a [3:0] $end
      $var wire 4 @! i_data_b [3:0] $end
      $var wire 1 >! o_less $end
      $var wire 1 ?! o_equal $end
      $var wire 1 A! w_less_low $end
      $var wire 1 B! w_equal_low $end
      $var wire 1 C! w_less_high $end
      $var wire 1 D! w_equal_high $end
      $scope module u_high $end
       $var wire 2 ?$ i_data_a [1:0] $end
       $var wire 2 E! i_data_b [1:0] $end
       $var wire 1 C! o_less $end
       $var wire 1 D! o_equal $end
      $upscope $end
      $scope module u_low $end
       $var wire 2 ?$ i_data_a [1:0] $end
       $var wire 2 F! i_data_b [1:0] $end
       $var wire 1 A! o_less $end
       $var wire 1 B! o_equal $end
      $upscope $end
     $upscope $end
     $scope module u_i_data_1 $end
      $var wire 4 x i_data_a [3:0] $end
      $var wire 4 G! i_data_b [3:0] $end
      $var wire 1 2! o_less $end
      $var wire 1 8! o_equal $end
      $var wire 1 H! w_less_low $end
      $var wire 1 I! w_equal_low $end
      $var wire 1 J! w_less_high $end
      $var wire 1 @" w_equal_high $end
      $scope module u_high $end
       $var wire 2 y i_data_a [1:0] $end
       $var wire 2 K! i_data_b [1:0] $end
       $var wire 1 J! o_less $end
       $var wire 1 @" o_equal $end
      $upscope $end
      $scope module u_low $end
       $var wire 2 z i_data_a [1:0] $end
       $var wire 2 L! i_data_b [1:0] $end
       $var wire 1 H! o_less $end
       $var wire 1 I! o_equal $end
      $upscope $end
     $upscope $end
     $scope module u_i_data_2 $end
      $var wire 4 { i_data_a [3:0] $end
      $var wire 4 M! i_data_b [3:0] $end
      $var wire 1 3! o_less $end
      $var wire 1 9! o_equal $end
      $var wire 1 N! w_less_low $end
      $var wire 1 O! w_equal_low $end
      $var wire 1 P! w_less_high $end
      $var wire 1 A" w_equal_high $end
      $scope module u_high $end
       $var wire 2 | i_data_a [1:0] $end
       $var wire 2 Q! i_data_b [1:0] $end
       $var wire 1 P! o_less $end
       $var wire 1 A" o_equal $end
      $upscope $end
      $scope module u_low $end
       $var wire 2 } i_data_a [1:0] $end
       $var wire 2 R! i_data_b [1:0] $end
       $var wire 1 N! o_less $end
       $var wire 1 O! o_equal $end
      $upscope $end
     $upscope $end
     $scope module u_i_data_3 $end
      $var wire 4 ~ i_data_a [3:0] $end
      $var wire 4 S! i_data_b [3:0] $end
      $var wire 1 4! o_less $end
      $var wire 1 :! o_equal $end
      $var wire 1 T! w_less_low $end
      $var wire 1 U! w_equal_low $end
      $var wire 1 V! w_less_high $end
      $var wire 1 B" w_equal_high $end
      $scope module u_high $end
       $var wire 2 !! i_data_a [1:0] $end
       $var wire 2 W! i_data_b [1:0] $end
       $var wire 1 V! o_less $end
       $var wire 1 B" o_equal $end
      $upscope $end
      $scope module u_low $end
       $var wire 2 "! i_data_a [1:0] $end
       $var wire 2 X! i_data_b [1:0] $end
       $var wire 1 T! o_less $end
       $var wire 1 U! o_equal $end
      $upscope $end
     $upscope $end
     $scope module u_i_data_4 $end
      $var wire 4 #! i_data_a [3:0] $end
      $var wire 4 Y! i_data_b [3:0] $end
      $var wire 1 5! o_less $end
      $var wire 1 ;! o_equal $end
      $var wire 1 Z! w_less_low $end
      $var wire 1 [! w_equal_low $end
      $var wire 1 \! w_less_high $end
      $var wire 1 C" w_equal_high $end
      $scope module u_high $end
       $var wire 2 $! i_data_a [1:0] $end
       $var wire 2 ]! i_data_b [1:0] $end
       $var wire 1 \! o_less $end
       $var wire 1 C" o_equal $end
      $upscope $end
      $scope module u_low $end
       $var wire 2 %! i_data_a [1:0] $end
       $var wire 2 ^! i_data_b [1:0] $end
       $var wire 1 Z! o_less $end
       $var wire 1 [! o_equal $end
      $upscope $end
     $upscope $end
     $scope module u_i_data_5 $end
      $var wire 4 &! i_data_a [3:0] $end
      $var wire 4 _! i_data_b [3:0] $end
      $var wire 1 6! o_less $end
      $var wire 1 <! o_equal $end
      $var wire 1 `! w_less_low $end
      $var wire 1 a! w_equal_low $end
      $var wire 1 b! w_less_high $end
      $var wire 1 D" w_equal_high $end
      $scope module u_high $end
       $var wire 2 '! i_data_a [1:0] $end
       $var wire 2 c! i_data_b [1:0] $end
       $var wire 1 b! o_less $end
       $var wire 1 D" o_equal $end
      $upscope $end
      $scope module u_low $end
       $var wire 2 (! i_data_a [1:0] $end
       $var wire 2 d! i_data_b [1:0] $end
       $var wire 1 `! o_less $end
       $var wire 1 a! o_equal $end
      $upscope $end
     $upscope $end
     $scope module u_i_data_6 $end
      $var wire 4 )! i_data_a [3:0] $end
      $var wire 4 e! i_data_b [3:0] $end
      $var wire 1 7! o_less $end
      $var wire 1 ?" o_equal $end
      $var wire 1 f! w_less_low $end
      $var wire 1 g! w_equal_low $end
      $var wire 1 h! w_less_high $end
      $var wire 1 E" w_equal_high $end
      $scope module u_high $end
       $var wire 2 *! i_data_a [1:0] $end
       $var wire 2 i! i_data_b [1:0] $end
       $var wire 1 h! o_less $end
       $var wire 1 E" o_equal $end
      $upscope $end
      $scope module u_low $end
       $var wire 2 +! i_data_a [1:0] $end
       $var wire 2 j! i_data_b [1:0] $end
       $var wire 1 f! o_less $end
       $var wire 1 g! o_equal $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module MAN_PRE_SWAP_BY_EXPONENT_UNIT $end
     $var wire 32 ;$ SIZE_MAN [31:0] $end
     $var wire 1 H i_sign_a $end
     $var wire 1 I i_sign_b $end
     $var wire 24 L i_man_a [23:0] $end
     $var wire 24 M i_man_b [23:0] $end
     $var wire 1 c i_compare $end
     $var wire 1 f o_sign_max $end
     $var wire 1 g o_sign_min $end
     $var wire 24 h o_man_max [23:0] $end
     $var wire 24 i o_man_min [23:0] $end
     $var wire 25 ,! w_a [24:0] $end
     $var wire 25 -! w_b [24:0] $end
     $var wire 25 .! w_max [24:0] $end
     $var wire 25 /! w_min [24:0] $end
    $upscope $end
    $scope module MAN_PRE_SWAP_BY_MAN_UNIT $end
     $var wire 32 =$ SIZE_MAN [31:0] $end
     $var wire 1 f i_sign_a $end
     $var wire 1 g i_sign_b $end
     $var wire 28 j i_man_a [27:0] $end
     $var wire 28 =! i_man_b [27:0] $end
     $var wire 1 r! i_compare $end
     $var wire 1 q! o_sign_max $end
     $var wire 1 s! o_sign_min $end
     $var wire 28 t! o_man_max [27:0] $end
     $var wire 28 u! o_man_min [27:0] $end
     $var wire 29 0! w_a [28:0] $end
     $var wire 29 F" w_b [28:0] $end
     $var wire 29 G" w_max [28:0] $end
     $var wire 29 H" w_min [28:0] $end
    $upscope $end
    $scope module NORMALIZATION_UNIT $end
     $var wire 32 <$ SIZE_LOPD [31:0] $end
     $var wire 32 =$ SIZE_DATA [31:0] $end
     $var wire 1 ?# i_overflow $end
     $var wire 1 p" i_zero_flag $end
     $var wire 5 o" i_one_position [4:0] $end
     $var wire 28 C# i_mantissa [27:0] $end
     $var wire 28 r" o_mantissa [27:0] $end
     $var wire 28 _" w_shift_left [27:0] $end
     $scope module SHF_left_28bit_unit $end
      $var wire 32 =$ SIZE_DATA [31:0] $end
      $var wire 32 <$ SIZE_SHIFT [31:0] $end
      $var wire 5 o" i_shift_number [4:0] $end
      $var wire 28 C# i_data [27:0] $end
      $var wire 28 _" o_data [27:0] $end
      $var wire 28 `" stage[0] [27:0] $end
      $var wire 28 a" stage[1] [27:0] $end
      $var wire 28 b" stage[2] [27:0] $end
      $var wire 28 c" stage[3] [27:0] $end
      $var wire 28 d" stage[4] [27:0] $end
      $var wire 28 e" stage[5] [27:0] $end
      $scope module GEN_SHIFT[0] $end
       $var wire 32 5$ SHIFT_AMT [31:0] $end
      $upscope $end
      $scope module GEN_SHIFT[1] $end
       $var wire 32 @$ SHIFT_AMT [31:0] $end
      $upscope $end
      $scope module GEN_SHIFT[2] $end
       $var wire 32 6$ SHIFT_AMT [31:0] $end
      $upscope $end
      $scope module GEN_SHIFT[3] $end
       $var wire 32 9$ SHIFT_AMT [31:0] $end
      $upscope $end
      $scope module GEN_SHIFT[4] $end
       $var wire 32 A$ SHIFT_AMT [31:0] $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module ROUNDING_UNIT $end
     $var wire 32 =$ SIZE_MAN [31:0] $end
     $var wire 32 ;$ SIZE_MAN_RESULT [31:0] $end
     $var wire 28 r" i_man [27:0] $end
     $var wire 24 A# o_man_result [23:0] $end
     $var wire 24 w# w_man_temp [23:0] $end
     $var wire 1 x# w_guard_bit $end
     $var wire 1 s" w_round_bit $end
     $var wire 1 y# w_sticky_bit $end
     $var wire 1 z# w_rounding_result $end
     $scope module INCREASE_ROUNDING $end
      $var wire 1 z# i_carry $end
      $var wire 28 t" i_data_a [27:0] $end
      $var wire 28 B$ i_data_b [27:0] $end
      $var wire 28 {# o_sum [27:0] $end
      $var wire 1 2# o_carry $end
      $var wire 8 3# w_c [7:0] $end
      $var wire 7 u" w_p [6:0] $end
      $var wire 7 |# w_g [6:0] $end
      $scope module CLA_4BIT_UNIT_0 $end
       $var wire 4 v" a [3:0] $end
       $var wire 4 >$ b [3:0] $end
       $var wire 1 4# cin $end
       $var wire 4 }# sum [3:0] $end
       $var wire 1 w" o_p $end
       $var wire 1 ~# o_g $end
       $var wire 4 >$ w_g [3:0] $end
       $var wire 4 v" w_p [3:0] $end
       $var wire 4 !$ w_c [3:0] $end
      $upscope $end
      $scope module CLA_BLOCK_GEN[1] $end
       $scope module CLA_4BIT_UNIT_1 $end
        $var wire 4 x" a [3:0] $end
        $var wire 4 >$ b [3:0] $end
        $var wire 1 5# cin $end
        $var wire 4 "$ sum [3:0] $end
        $var wire 1 y" o_p $end
        $var wire 1 #$ o_g $end
        $var wire 4 >$ w_g [3:0] $end
        $var wire 4 x" w_p [3:0] $end
        $var wire 4 $$ w_c [3:0] $end
       $upscope $end
      $upscope $end
      $scope module CLA_BLOCK_GEN[2] $end
       $scope module CLA_4BIT_UNIT_1 $end
        $var wire 4 z" a [3:0] $end
        $var wire 4 >$ b [3:0] $end
        $var wire 1 6# cin $end
        $var wire 4 %$ sum [3:0] $end
        $var wire 1 {" o_p $end
        $var wire 1 &$ o_g $end
        $var wire 4 >$ w_g [3:0] $end
        $var wire 4 z" w_p [3:0] $end
        $var wire 4 '$ w_c [3:0] $end
       $upscope $end
      $upscope $end
      $scope module CLA_BLOCK_GEN[3] $end
       $scope module CLA_4BIT_UNIT_1 $end
        $var wire 4 |" a [3:0] $end
        $var wire 4 >$ b [3:0] $end
        $var wire 1 7# cin $end
        $var wire 4 ($ sum [3:0] $end
        $var wire 1 }" o_p $end
        $var wire 1 )$ o_g $end
        $var wire 4 >$ w_g [3:0] $end
        $var wire 4 |" w_p [3:0] $end
        $var wire 4 *$ w_c [3:0] $end
       $upscope $end
      $upscope $end
      $scope module CLA_BLOCK_GEN[4] $end
       $scope module CLA_4BIT_UNIT_1 $end
        $var wire 4 ~" a [3:0] $end
        $var wire 4 >$ b [3:0] $end
        $var wire 1 8# cin $end
        $var wire 4 +$ sum [3:0] $end
        $var wire 1 !# o_p $end
        $var wire 1 ,$ o_g $end
        $var wire 4 >$ w_g [3:0] $end
        $var wire 4 ~" w_p [3:0] $end
        $var wire 4 -$ w_c [3:0] $end
       $upscope $end
      $upscope $end
      $scope module CLA_BLOCK_GEN[5] $end
       $scope module CLA_4BIT_UNIT_1 $end
        $var wire 4 "# a [3:0] $end
        $var wire 4 >$ b [3:0] $end
        $var wire 1 9# cin $end
        $var wire 4 .$ sum [3:0] $end
        $var wire 1 ## o_p $end
        $var wire 1 /$ o_g $end
        $var wire 4 >$ w_g [3:0] $end
        $var wire 4 "# w_p [3:0] $end
        $var wire 4 0$ w_c [3:0] $end
       $upscope $end
      $upscope $end
      $scope module CLA_BLOCK_GEN[6] $end
       $scope module CLA_4BIT_UNIT_1 $end
        $var wire 4 $# a [3:0] $end
        $var wire 4 >$ b [3:0] $end
        $var wire 1 :# cin $end
        $var wire 4 1$ sum [3:0] $end
        $var wire 1 %# o_p $end
        $var wire 1 2$ o_g $end
        $var wire 4 >$ w_g [3:0] $end
        $var wire 4 $# w_p [3:0] $end
        $var wire 4 3$ w_c [3:0] $end
       $upscope $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module SHF_RIGHT_28BIT_UNIT $end
     $var wire 32 =$ SIZE_DATA [31:0] $end
     $var wire 32 <$ SIZE_SHIFT [31:0] $end
     $var wire 5 4$ i_shift_number [4:0] $end
     $var wire 28 1! i_data [27:0] $end
     $var wire 28 =! o_data [27:0] $end
     $var wire 28 k! stage[0] [27:0] $end
     $var wire 28 l! stage[1] [27:0] $end
     $var wire 28 m! stage[2] [27:0] $end
     $var wire 28 n! stage[3] [27:0] $end
     $var wire 28 o! stage[4] [27:0] $end
     $var wire 28 p! stage[5] [27:0] $end
     $scope module GEN_SHIFT[0] $end
      $var wire 32 5$ SHIFT_AMT [31:0] $end
     $upscope $end
     $scope module GEN_SHIFT[1] $end
      $var wire 32 @$ SHIFT_AMT [31:0] $end
     $upscope $end
     $scope module GEN_SHIFT[2] $end
      $var wire 32 6$ SHIFT_AMT [31:0] $end
     $upscope $end
     $scope module GEN_SHIFT[3] $end
      $var wire 32 9$ SHIFT_AMT [31:0] $end
     $upscope $end
     $scope module GEN_SHIFT[4] $end
      $var wire 32 A$ SHIFT_AMT [31:0] $end
     $upscope $end
    $upscope $end
   $upscope $end
   $scope module ROM_UNIT_A $end
    $var wire 32 C$ DATA_WIDTH [31:0] $end
    $var wire 32 6$ ADDR_WIDTH [31:0] $end
    $var wire 4 G addr [3:0] $end
    $var wire 1 ;# clk $end
    $var wire 32 =# q [31:0] $end
    $var wire 32 # rom[0] [31:0] $end
    $var wire 32 $ rom[1] [31:0] $end
    $var wire 32 % rom[2] [31:0] $end
    $var wire 32 & rom[3] [31:0] $end
    $var wire 32 ' rom[4] [31:0] $end
    $var wire 32 ( rom[5] [31:0] $end
    $var wire 32 ) rom[6] [31:0] $end
    $var wire 32 * rom[7] [31:0] $end
    $var wire 32 + rom[8] [31:0] $end
    $var wire 32 , rom[9] [31:0] $end
    $var wire 32 - rom[10] [31:0] $end
    $var wire 32 . rom[11] [31:0] $end
    $var wire 32 / rom[12] [31:0] $end
    $var wire 32 0 rom[13] [31:0] $end
    $var wire 32 1 rom[14] [31:0] $end
    $var wire 32 2 rom[15] [31:0] $end
   $upscope $end
   $scope module ROM_UNIT_B $end
    $var wire 32 C$ DATA_WIDTH [31:0] $end
    $var wire 32 6$ ADDR_WIDTH [31:0] $end
    $var wire 4 G addr [3:0] $end
    $var wire 1 ;# clk $end
    $var wire 32 ># q [31:0] $end
    $var wire 32 3 rom[0] [31:0] $end
    $var wire 32 4 rom[1] [31:0] $end
    $var wire 32 5 rom[2] [31:0] $end
    $var wire 32 6 rom[3] [31:0] $end
    $var wire 32 7 rom[4] [31:0] $end
    $var wire 32 8 rom[5] [31:0] $end
    $var wire 32 9 rom[6] [31:0] $end
    $var wire 32 : rom[7] [31:0] $end
    $var wire 32 ; rom[8] [31:0] $end
    $var wire 32 < rom[9] [31:0] $end
    $var wire 32 = rom[10] [31:0] $end
    $var wire 32 > rom[11] [31:0] $end
    $var wire 32 ? rom[12] [31:0] $end
    $var wire 32 @ rom[13] [31:0] $end
    $var wire 32 A rom[14] [31:0] $end
    $var wire 32 B rom[15] [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


