<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Jul 22 15:41:23 2025" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="virtex7" DEVICE="7vx485t" NAME="design_1" PACKAGE="ffg1157" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk_0" SIGIS="clk" SIGNAME="External_Ports_aclk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M_AXI_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="M_AXI_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M_AXI_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="M_AXI_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="M_AXI_0_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M_AXI_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M_AXI_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_0_arready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M_AXI_0_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M_AXI_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_0_arvalid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M_AXI_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="M_AXI_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M_AXI_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="M_AXI_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="M_AXI_0_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M_AXI_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M_AXI_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_0_awready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M_AXI_0_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M_AXI_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_0_awvalid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_0_bready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M_AXI_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_0_bvalid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="M_AXI_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_0_rlast" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_0_rready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M_AXI_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_0_rvalid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M_AXI_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_0_wlast" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_0_wready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M_AXI_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_0_wvalid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S_AXI_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S_AXI_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_0_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_arready" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_0_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_arvalid" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S_AXI_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S_AXI_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_0_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_awready" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_0_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_awvalid" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_bready" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_bvalid" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_rlast" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_rready" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_rvalid" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_wlast" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_wready" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_wvalid" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="axi_vip_0_M_AXI" DATAWIDTH="32" NAME="M_AXI_0" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_0_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_0_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_0_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_0_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_0_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_0_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_0_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_0_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="M_AXI_0_arregion"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_0_arsize"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_0_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_0_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_0_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_0_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_0_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_0_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_0_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_0_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_0_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="M_AXI_0_awregion"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_0_awsize"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_0_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_0_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_0_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_0_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_0_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_0_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_0_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_0_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_0_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_0_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_0_wvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_0" DATAWIDTH="32" NAME="S_AXI_0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_0_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_0_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_0_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_0_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_0_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_0_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_0_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_0_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="S_AXI_0_arregion"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_0_arsize"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_0_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_0_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_0_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_0_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_0_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_0_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_0_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_0_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_0_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="S_AXI_0_awregion"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_0_awsize"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_0_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_0_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_0_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_0_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_0_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_0_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_0_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_0_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_0_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_0_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_0_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="8" FULLNAME="/axi_vip_0" HWVERSION="1.1" INSTANCE="axi_vip_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_vip_0_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_vip_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="S_AXI_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="M_AXI_0_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_vip_0_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_0" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
