use alloc::{boxed::Box, format, vec};

use arm32_cpu::{Cpu, Memory, Mode, reg};

use wie_util::{Result, WieError};

use crate::engine::{ArmEngine, ArmRegister, EngineRunResult, MemoryPermission};

pub struct Arm32CpuEngine {
    cpu: Cpu,
    mem: EmulatedMemory,
}

impl Arm32CpuEngine {
    pub fn new() -> Self {
        Self {
            cpu: Cpu::new(),
            mem: EmulatedMemory::new(),
        }
    }

    fn read_svc_result(&mut self) -> Result<EngineRunResult> {
        let lr = self.cpu.reg_get(Mode::Supervisor, reg::LR);
        let spsr = self.cpu.reg_get(Mode::Supervisor, reg::SPSR);

        let svc_address = lr.checked_sub(2).ok_or(WieError::InvalidMemoryAccess(lr))?;
        let mut svc_bytes = [0u8; 2];
        self.mem.read_range(svc_address, 2, &mut svc_bytes)?;
        let instruction = u16::from_le_bytes(svc_bytes);
        if instruction & 0xff00 != 0xdf00 {
            return Err(WieError::FatalError(format!(
                "Invalid Thumb SVC instruction {instruction:#06x} at {svc_address:#x}"
            )));
        }

        let category = instruction as u32 & 0xff;

        Ok(EngineRunResult::Svc { category, lr, spsr })
    }
}

impl ArmEngine for Arm32CpuEngine {
    fn run(&mut self, end: u32, mut count: u32) -> Result<EngineRunResult> {
        loop {
            // Phase 8.24 — interpreter dispatch hot path. The old loop read PC
            // once here and then again inside is_svc_exception() for *every*
            // guest instruction. Inotia 2's graphics loops execute millions of
            // Thumb instructions between presents, so that redundant register
            // lookup is measurable interpreter overhead. Reuse the already-read
            // PC and only touch CPSR on the exceptional vector address itself.
            let pc = self.cpu.reg_get(Mode::User, reg::PC);

            if pc == 0x08 && (self.cpu.reg_get(Mode::User, reg::CPSR) & 0x1f) == 0x13 {
                return self.read_svc_result();
            }

            if pc < 0x1000 {
                return Err(WieError::InvalidMemoryAccess(pc));
            }

            if pc == end {
                return Ok(EngineRunResult::End);
            }

            if count == 0 {
                return Ok(EngineRunResult::CountExhausted);
            }

            let mut arm32cpu_memory = self.mem.as_arm32cpu_memory();

            if !(self.cpu.step(&mut arm32cpu_memory)) {
                return Err(WieError::FatalError("Undefined instruction".into()));
            }
            count -= 1;

            if let Some(x) = arm32cpu_memory.memory_error() {
                return Err(WieError::InvalidMemoryAccess(x));
            }
        }
    }

    fn reg_write(&mut self, reg: ArmRegister, value: u32) {
        if reg == ArmRegister::PC && value % 2 == 1 {
            self.cpu.reg_set(Mode::User, reg.into_armv4t(), value - 1);

            let cpsr = self.cpu.reg_get(Mode::User, reg::CPSR);
            self.cpu.reg_set(Mode::User, reg::CPSR, cpsr | (1 << 5)); // T bit

            return;
        }
        self.cpu.reg_set(Mode::User, reg.into_armv4t(), value);
    }

    fn reg_read(&self, reg: ArmRegister) -> u32 {
        self.cpu.reg_get(Mode::User, reg.into_armv4t())
    }

    fn mem_map(&mut self, address: u32, size: usize, _permission: MemoryPermission) {
        self.mem.map(address, size);
    }

    fn mem_write(&mut self, address: u32, data: &[u8]) -> Result<()> {
        self.mem.write_range(address, data)
    }

    fn mem_read(&mut self, address: u32, size: usize, result: &mut [u8]) -> Result<usize> {
        self.mem.read_range(address, size, result)
    }

    fn is_mapped(&self, address: u32, size: usize) -> bool {
        self.mem.is_mapped(address, size)
    }
}

impl ArmRegister {
    fn into_armv4t(self) -> u8 {
        match self {
            ArmRegister::R0 => 0,
            ArmRegister::R1 => 1,
            ArmRegister::R2 => 2,
            ArmRegister::R3 => 3,
            ArmRegister::R4 => 4,
            ArmRegister::R5 => 5,
            ArmRegister::R6 => 6,
            ArmRegister::R7 => 7,
            ArmRegister::R8 => 8,
            ArmRegister::SB => 9,
            ArmRegister::SL => 10,
            ArmRegister::FP => 11,
            ArmRegister::IP => 12,
            ArmRegister::SP => reg::SP,
            ArmRegister::LR => reg::LR,
            ArmRegister::PC => reg::PC,
            ArmRegister::Cpsr => reg::CPSR,
        }
    }
}

const TOTAL_MEMORY: u64 = 0x100000000;
const PAGE_SIZE: usize = 0x10000;
const PAGE_MASK: u32 = (PAGE_SIZE - 1) as _;

struct EmulatedMemory {
    pages: Box<[Option<Box<[u8; PAGE_SIZE]>>]>,
}

impl EmulatedMemory {
    fn new() -> Self {
        Self {
            pages: vec![None; (TOTAL_MEMORY / PAGE_SIZE as u64) as usize].into_boxed_slice(),
        }
    }

    fn as_arm32cpu_memory(&mut self) -> Arm32CpuMemory<'_> {
        Arm32CpuMemory::new(self)
    }

    fn map(&mut self, address: u32, size: usize) {
        let page_start = address & !PAGE_MASK;
        let page_end = (address + size as u32 + PAGE_MASK) & !PAGE_MASK;

        for page in (page_start..page_end).step_by(PAGE_SIZE) {
            let page_data = &mut self.pages[page as usize / PAGE_SIZE];
            if page_data.is_none() {
                *page_data = Some(Box::new([0; PAGE_SIZE]));
            }
        }
    }

    fn read_range(&self, address: u32, size: usize, result: &mut [u8]) -> Result<usize> {
        let mut remaining_size = size;
        let mut current_address = address;

        while remaining_size > 0 {
            let page_address = current_address & !PAGE_MASK;
            let page_data = self.pages[page_address as usize / PAGE_SIZE]
                .as_ref()
                .ok_or(WieError::InvalidMemoryAccess(current_address))?;
            let offset = (current_address - page_address) as usize;
            let available_bytes = (PAGE_SIZE - offset).min(remaining_size);

            result[size - remaining_size..size - remaining_size + available_bytes].copy_from_slice(&page_data[offset..offset + available_bytes]);
            remaining_size -= available_bytes;
            current_address += available_bytes as u32;
        }

        Ok(size)
    }

    fn write_range(&mut self, address: u32, data: &[u8]) -> Result<()> {
        let mut current_address = address;
        let mut data_index = 0;

        while data_index < data.len() {
            let page_address = current_address & !PAGE_MASK;
            let page_data = self.pages[page_address as usize / PAGE_SIZE]
                .as_mut()
                .ok_or(WieError::InvalidMemoryAccess(current_address))?;
            let offset = (current_address - page_address) as usize;
            let available_bytes = (PAGE_SIZE - offset).min(data.len() - data_index);

            page_data[offset..offset + available_bytes].copy_from_slice(&data[data_index..data_index + available_bytes]);
            data_index += available_bytes;
            current_address += available_bytes as u32;
        }

        Ok(())
    }

    fn is_mapped(&self, address: u32, size: usize) -> bool {
        let page_start = address & !PAGE_MASK;
        let page_end = (address + size as u32 + PAGE_MASK) & !PAGE_MASK;

        if self.pages[page_start as usize / PAGE_SIZE].is_none() {
            return false;
        }

        for page in (page_start..page_end).step_by(PAGE_SIZE) {
            if self.pages[page as usize / PAGE_SIZE].is_none() {
                return false;
            }
        }

        true
    }
}

struct Arm32CpuMemory<'a> {
    emulated_memory: &'a mut EmulatedMemory,
    // [PHASE8_22_ARM_MEMORY_FASTPATH] Memory callbacks already receive &mut self, so interior
    // mutability is unnecessary. Keeping the error slot as a plain Option
    // removes RefCell borrow checks from every guest memory access.
    memory_error: Option<u32>,
}

impl<'a> Arm32CpuMemory<'a> {
    fn new(emulated_memory: &'a mut EmulatedMemory) -> Self {
        Self {
            emulated_memory,
            memory_error: None,
        }
    }

    #[inline(always)]
    fn memory_error(&self) -> Option<u32> {
        self.memory_error
    }

    #[inline(always)]
    fn get_page(&mut self, addr: u32) -> Option<&mut [u8; PAGE_SIZE]> {
        // `addr` is u32 and PAGE_SIZE is 64 KiB, so this index is always in
        // 0..65536, exactly matching the fixed page table. Avoid a redundant
        // bounds check in the hottest interpreter path.
        let page_index = (addr >> 16) as usize;
        let page_data = unsafe { self.emulated_memory.pages.get_unchecked_mut(page_index) }.as_mut();

        if let Some(x) = page_data {
            Some(x)
        } else {
            self.memory_error = Some(addr);
            None
        }
    }
}

impl Memory for Arm32CpuMemory<'_> {
    #[inline(always)]
    fn r8(&mut self, addr: u32) -> u8 {
        let offset = (addr & PAGE_MASK) as usize;
        match self.get_page(addr) {
            Some(data) => data[offset],
            None => 0,
        }
    }

    #[inline(always)]
    fn r16(&mut self, addr: u32) -> u16 {
        let offset = (addr & PAGE_MASK) as usize;
        if offset <= PAGE_SIZE - 2 {
            let Some(data) = self.get_page(addr) else { return 0; };
            // Guest memory is little-endian; unaligned halfword access is
            // permitted by the emulator and maps efficiently to WASM loads.
            let raw = unsafe { core::ptr::read_unaligned(data.as_ptr().add(offset).cast::<u16>()) };
            return u16::from_le(raw);
        }

        // Rare page-crossing access: preserve exact old semantics without
        // indexing past the 64 KiB page.
        let b0 = self.r8(addr) as u16;
        let b1 = self.r8(addr.wrapping_add(1)) as u16;
        b0 | (b1 << 8)
    }

    #[inline(always)]
    fn r32(&mut self, addr: u32) -> u32 {
        let offset = (addr & PAGE_MASK) as usize;
        if offset <= PAGE_SIZE - 4 {
            let Some(data) = self.get_page(addr) else { return 0; };
            let raw = unsafe { core::ptr::read_unaligned(data.as_ptr().add(offset).cast::<u32>()) };
            return u32::from_le(raw);
        }

        let b0 = self.r8(addr) as u32;
        let b1 = self.r8(addr.wrapping_add(1)) as u32;
        let b2 = self.r8(addr.wrapping_add(2)) as u32;
        let b3 = self.r8(addr.wrapping_add(3)) as u32;
        b0 | (b1 << 8) | (b2 << 16) | (b3 << 24)
    }

    #[inline(always)]
    fn w8(&mut self, addr: u32, val: u8) {
        let offset = (addr & PAGE_MASK) as usize;
        if let Some(data) = self.get_page(addr) {
            data[offset] = val;
        }
    }

    #[inline(always)]
    fn w16(&mut self, addr: u32, val: u16) {
        let offset = (addr & PAGE_MASK) as usize;
        if offset <= PAGE_SIZE - 2 {
            let Some(data) = self.get_page(addr) else { return; };
            unsafe {
                core::ptr::write_unaligned(data.as_mut_ptr().add(offset).cast::<u16>(), val.to_le());
            }
            return;
        }

        self.w8(addr, val as u8);
        self.w8(addr.wrapping_add(1), (val >> 8) as u8);
    }

    #[inline(always)]
    fn w32(&mut self, addr: u32, val: u32) {
        let offset = (addr & PAGE_MASK) as usize;
        if offset <= PAGE_SIZE - 4 {
            let Some(data) = self.get_page(addr) else { return; };
            unsafe {
                core::ptr::write_unaligned(data.as_mut_ptr().add(offset).cast::<u32>(), val.to_le());
            }
            return;
        }

        self.w8(addr, val as u8);
        self.w8(addr.wrapping_add(1), (val >> 8) as u8);
        self.w8(addr.wrapping_add(2), (val >> 16) as u8);
        self.w8(addr.wrapping_add(3), (val >> 24) as u8);
    }
}

#[cfg(test)]
mod tests {
    use alloc::boxed::Box;
    use core::mem::size_of;

    use arm32_cpu::Memory;

    use super::EmulatedMemory;

    #[test]
    fn page_table_is_heap_allocated() {
        assert_eq!(size_of::<EmulatedMemory>(), size_of::<Box<[Option<Box<[u8; super::PAGE_SIZE]>>]>>());
    }

    #[test]
    fn test_memory_basic() {
        let mut memory = EmulatedMemory::new();

        memory.map(0x10000, 0x1000);
        memory.map(0x11000, 0x1000);
        memory.map(0x20000, 0x10000);

        memory.write_range(0x10000, &[123; 0x1000]).unwrap();

        let mut buf = [0; 0x1000];
        memory.read_range(0x10000, 0x1000, &mut buf).unwrap();
        assert_eq!(buf, [123; 0x1000]);

        memory.write_range(0x10900, &[100; 0x1000]).unwrap();

        memory.read_range(0x10900, 0x1000, &mut buf).unwrap();
        assert_eq!(buf, [100; 0x1000]);

        let mut arm32cpu_memory = memory.as_arm32cpu_memory();

        let r8 = arm32cpu_memory.r8(0x10000);
        assert_eq!(r8, 123);

        let r16 = arm32cpu_memory.r16(0x10000);
        assert_eq!(r16, 123 | (123 << 8));

        let r32 = arm32cpu_memory.r32(0x10000);
        assert_eq!(r32, 123 | (123 << 8) | (123 << 16) | (123 << 24));

        arm32cpu_memory.w8(0x10000, 12);
        let r8 = arm32cpu_memory.r8(0x10000);
        assert_eq!(r8, 12);

        arm32cpu_memory.w16(0x10000, 0x1234);
        let r16 = arm32cpu_memory.r16(0x10000);
        assert_eq!(r16, 0x1234);

        arm32cpu_memory.w32(0x10000, 0x12345678);
        let r32 = arm32cpu_memory.r32(0x10000);
        assert_eq!(r32, 0x12345678);
    }

    #[test]
    fn test_memory_cross_page_word_access() {
        let mut memory = EmulatedMemory::new();
        memory.map(0x10000, 0x20000);

        let mut arm32cpu_memory = memory.as_arm32cpu_memory();
        arm32cpu_memory.w16(0x1ffff, 0x1234);
        assert_eq!(arm32cpu_memory.r16(0x1ffff), 0x1234);

        arm32cpu_memory.w32(0x1fffe, 0x89abcdef);
        assert_eq!(arm32cpu_memory.r32(0x1fffe), 0x89abcdef);
    }

    #[test]
    fn test_memory_unmapped_read() {
        let mut memory = EmulatedMemory::new();

        memory.map(0x10000, 0x10000);

        let mut buf = [0; 0x1000];
        assert!(memory.read_range(0x1f500, 0x1000, &mut buf).is_err());
    }

    #[test]
    fn test_memory_unmapped_write() {
        let mut memory = EmulatedMemory::new();

        memory.map(0x10000, 0x10000);

        assert!(memory.write_range(0x1f500, &[12; 0x1000]).is_err());
    }
}
