Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Nov 13 15:25:09 2016
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_drc -file sd_drc_routed.rpt -pb sd_drc_routed.pb -rpx sd_drc_routed.rpx
| Design       : sd
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 1          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net inst_enigma/inst_mess_gen/ff_elem0/ff_d_inst/set is a gated clock net sourced by a combinational pin inst_enigma/inst_mess_gen/ff_elem0/ff_d_inst/dout_reg_LDC_i_1/O, cell inst_enigma/inst_mess_gen/ff_elem0/ff_d_inst/dout_reg_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


