{
    "Project": "Modules",
    "Configurations": [
        {
          "Name": "Quokka",
          "ClockFrequency": 50000000
        }
    ],
    "RTL": {
        "TemplatesPath": "../RTL.HDL/templates",
        "Vendor": "intel",
        "Device": "generic"
    },
    "HDL": "Verilog",
    "ProjectLocation": "../RTL.HDL/Verilog/generated"
}