

================================================================
== Vitis HLS Report for 'fft_stage_1'
================================================================
* Date:           Fri Dec  9 11:05:06 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      210|  10.000 ns|  1.050 us|    2|  210|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_fu_74    |fft_stage_1_Pipeline_SKIP_X_SKIP_Y    |        2|      153|  10.000 ns|   0.765 us|    2|  153|       no|
        |grp_fft_stage_1_Pipeline_VITIS_LOOP_66_2_fu_88  |fft_stage_1_Pipeline_VITIS_LOOP_66_2  |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_63_1  |        0|      208|    5 ~ 13|          -|          -|  0 ~ 16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      56|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    40|    3808|    3792|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     232|    -|
|Register         |        -|     -|      98|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    40|    3906|    4080|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_fu_74    |fft_stage_1_Pipeline_SKIP_X_SKIP_Y    |        0|  40|  3718|  3457|    0|
    |grp_fft_stage_1_Pipeline_VITIS_LOOP_66_2_fu_88  |fft_stage_1_Pipeline_VITIS_LOOP_66_2  |        0|   0|    90|   305|    0|
    |mul_7ns_7ns_14_1_1_U98                          |mul_7ns_7ns_14_1_1                    |        0|   0|     0|    30|    0|
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                      |        0|  40|  3808|  3792|    0|
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_122_p2             |         +|   0|  0|  16|           9|           2|
    |add_ln63_fu_180_p2               |         +|   0|  0|  15|           8|           1|
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_175_p2            |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1039_fu_108_p2            |      icmp|   0|  0|  10|           7|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  56|          34|          14|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |I_address0  |  14|          3|   12|         36|
    |I_address1  |  14|          3|   12|         36|
    |I_ce0       |  14|          3|    1|          3|
    |I_ce1       |  14|          3|    1|          3|
    |X_address0  |  14|          3|   12|         36|
    |X_address1  |  14|          3|   12|         36|
    |X_ce0       |  14|          3|    1|          3|
    |X_ce1       |  14|          3|    1|          3|
    |X_d0        |  14|          3|   32|         96|
    |X_d1        |  14|          3|   32|         96|
    |X_we0       |  14|          3|    1|          3|
    |X_we1       |  14|          3|    1|          3|
    |ap_NS_fsm   |  37|          7|    1|          7|
    |ap_done     |   9|          2|    1|          2|
    |ap_return   |   9|          2|   32|         64|
    |x1_fu_64    |   9|          2|    8|         16|
    +------------+----+-----------+-----+-----------+
    |Total       | 232|         49|  160|        443|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |   6|   0|    6|          0|
    |ap_done_reg                                                  |   1|   0|    1|          0|
    |ap_return_preg                                               |  32|   0|   32|          0|
    |bound_reg_230                                                |  14|   0|   14|          0|
    |empty_reg_208                                                |   8|   0|    8|          0|
    |grp_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_fu_74_ap_start_reg    |   1|   0|    1|          0|
    |grp_fft_stage_1_Pipeline_VITIS_LOOP_66_2_fu_88_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1039_reg_204                                          |   1|   0|    1|          0|
    |tmp_s_reg_243                                                |   6|   0|   12|          6|
    |trunc_ln1027_reg_235                                         |   6|   0|    6|          0|
    |trunc_ln_reg_225                                             |   7|   0|    7|          0|
    |x1_fu_64                                                     |   8|   0|    8|          0|
    |zext_ln1027_4_reg_220                                        |   7|   0|   11|          4|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  98|   0|  108|         10|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   fft_stage.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   fft_stage.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   fft_stage.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   fft_stage.1|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|   fft_stage.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   fft_stage.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   fft_stage.1|  return value|
|ap_return    |  out|   32|  ap_ctrl_hs|   fft_stage.1|  return value|
|I_address0   |  out|   12|   ap_memory|             I|         array|
|I_ce0        |  out|    1|   ap_memory|             I|         array|
|I_q0         |   in|   32|   ap_memory|             I|         array|
|I_address1   |  out|   12|   ap_memory|             I|         array|
|I_ce1        |  out|    1|   ap_memory|             I|         array|
|I_q1         |   in|   32|   ap_memory|             I|         array|
|X_address0   |  out|   12|   ap_memory|             X|         array|
|X_ce0        |  out|    1|   ap_memory|             X|         array|
|X_we0        |  out|    1|   ap_memory|             X|         array|
|X_d0         |  out|   32|   ap_memory|             X|         array|
|X_address1   |  out|   12|   ap_memory|             X|         array|
|X_ce1        |  out|    1|   ap_memory|             X|         array|
|X_we1        |  out|    1|   ap_memory|             X|         array|
|X_d1         |  out|   32|   ap_memory|             X|         array|
|p_read       |   in|   32|     ap_none|        p_read|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

