
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[RFC,v2,27/31] KVM: arm64: Emulate TLBI VMALLS12E1(IS) instruction - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [RFC,v2,27/31] KVM: arm64: Emulate TLBI VMALLS12E1(IS) instruction</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=174677">Jintack Lim</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Oct. 3, 2017, 3:11 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1507000273-3735-25-git-send-email-jintack.lim@linaro.org&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9981485/mbox/"
   >mbox</a>
|
   <a href="/patch/9981485/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9981485/">/patch/9981485/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	A0E6D60384 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  3 Oct 2017 03:13:58 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 938E528822
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  3 Oct 2017 03:13:58 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 882852882A; Tue,  3 Oct 2017 03:13:58 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.5 required=2.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID, DKIM_VALID_AU, RCVD_IN_DNSWL_HI,
	RCVD_IN_SORBS_SPAM autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 139EC28822
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  3 Oct 2017 03:13:57 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1752111AbdJCDNz (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Mon, 2 Oct 2017 23:13:55 -0400
Received: from mail-it0-f41.google.com ([209.85.214.41]:48039 &quot;EHLO
	mail-it0-f41.google.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751985AbdJCDMJ (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Mon, 2 Oct 2017 23:12:09 -0400
Received: by mail-it0-f41.google.com with SMTP id 85so9983156ith.2
	for &lt;linux-kernel@vger.kernel.org&gt;;
	Mon, 02 Oct 2017 20:12:09 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=from:to:cc:subject:date:message-id:in-reply-to:references;
	bh=0hlZ54J8ebIUKCvKzdLNVVdVUIohO+ihRkFoYuA5VAw=;
	b=Foxgp4AGL2YJwhsg65Aof1zka6YTSgOKrvOFJPrP3Kj7mMuVo6FgsOj3gh16U+HRXo
	uAZ9xLm6QSsG3Lc6BDcRUUjwpwstgwjlC4Jl4Sm84qV9llL1n8u01cLVYN7u35M+w0rl
	oFZn8S89ZbcR8Ydffu4V0ZFt7yAW4ZCkUqaBU=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to
	:references;
	bh=0hlZ54J8ebIUKCvKzdLNVVdVUIohO+ihRkFoYuA5VAw=;
	b=i1h8HmhKZxydB5tklJOQs0NHadAGMjqVmSKZsib2g562HDSpOV5Sk/VODBt+fYqYT0
	Afl+DVMFa/9iq+l/PL9aW+vjcR8OoPn1opQndAb2t/Es75B6V7c/FKa3sV3sUsSChYaG
	vu/UtaiFhbgm3Xanw5/Zv6grbzpzl4jidsGGcFZ+3V9P2lpitfyOaZ9y+55oTqQ7C2tD
	61FQEVbHFxB2hHAWomM+z9ZiwbAMXzhQTO8AZ6ceAHmc/70dfc91GfQ5zyCqRECF0wTE
	ny6brQsd6wtAijupRkKGoiIGEiDrlqk/v/XZMycgheRUmAs7kH4YV7JMkR+vPlqTXXtL
	Kebw==
X-Gm-Message-State: AHPjjUjHLeMwqfILkgltFBy+CkyCZBOOz86trPO+B99EUoSSKCPTijnL
	zcN+UWiPtCSlCr4QTHzqUy5s5A==
X-Google-Smtp-Source: AOwi7QC/+LZncvzRAogk6cEbCUV19S8acqPwsZC2AzLFSgZAp7qUJgzJnNvyQmAXFumYC4xzxMO4QQ==
X-Received: by 10.36.13.82 with SMTP id 79mr23709997itx.129.1507000328861;
	Mon, 02 Oct 2017 20:12:08 -0700 (PDT)
Received: from node.jintackl-qv28633.kvmarm-pg0.wisc.cloudlab.us
	(c220g1-031126.wisc.cloudlab.us. [128.104.222.76])
	by smtp.gmail.com with ESMTPSA id
	h84sm5367193iod.72.2017.10.02.20.12.07
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128);
	Mon, 02 Oct 2017 20:12:08 -0700 (PDT)
From: Jintack Lim &lt;jintack.lim@linaro.org&gt;
To: christoffer.dall@linaro.org, marc.zyngier@arm.com,
	kvmarm@lists.cs.columbia.edu
Cc: jintack@cs.columbia.edu, pbonzini@redhat.com, rkrcmar@redhat.com,
	catalin.marinas@arm.com, will.deacon@arm.com,
	linux@armlinux.org.uk, mark.rutland@arm.com,
	linux-arm-kernel@lists.infradead.org, kvm@vger.kernel.org,
	linux-kernel@vger.kernel.org, Jintack Lim &lt;jintack.lim@linaro.org&gt;
Subject: [RFC PATCH v2 27/31] KVM: arm64: Emulate TLBI VMALLS12E1(IS)
	instruction
Date: Mon,  2 Oct 2017 22:11:09 -0500
Message-Id: &lt;1507000273-3735-25-git-send-email-jintack.lim@linaro.org&gt;
X-Mailer: git-send-email 1.9.1
In-Reply-To: &lt;1507000273-3735-1-git-send-email-jintack.lim@linaro.org&gt;
References: &lt;1507000273-3735-1-git-send-email-jintack.lim@linaro.org&gt;
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=174677">Jintack Lim</a> - Oct. 3, 2017, 3:11 a.m.</div>
<pre class="content">
Based on the same principle as TLBI ALLE1(IS) emulation, we clear the
mappings in the shadow stage-2 page tables and invalidate TLB entries.
But this time we do it only for the current VMID from the guest
hypervisor&#39;s perspective, not for all VMIDs.
<span class="signed-off-by">
Signed-off-by: Jintack Lim &lt;jintack.lim@linaro.org&gt;</span>
---
 arch/arm64/include/asm/kvm_mmu.h |  2 ++
 arch/arm64/kvm/mmu-nested.c      | 23 +++++++++++++++++++++++
 arch/arm64/kvm/sys_regs.c        | 33 +++++++++++++++++++++++++++++++--
 3 files changed, 56 insertions(+), 2 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/arm64/include/asm/kvm_mmu.h b/arch/arm64/include/asm/kvm_mmu.h</span>
<span class="p_header">index 239bb89..6681be1 100644</span>
<span class="p_header">--- a/arch/arm64/include/asm/kvm_mmu.h</span>
<span class="p_header">+++ b/arch/arm64/include/asm/kvm_mmu.h</span>
<span class="p_chunk">@@ -345,6 +345,8 @@</span> <span class="p_context"> int kvm_s2_handle_perm_fault(struct kvm_vcpu *vcpu, phys_addr_t fault_ipa,</span>
 void kvm_nested_s2_clear(struct kvm *kvm);
 void kvm_nested_s2_flush(struct kvm *kvm);
 int kvm_inject_s2_fault(struct kvm_vcpu *vcpu, u64 esr_el2);
<span class="p_add">+bool kvm_nested_s2_clear_curr_vmid(struct kvm_vcpu *vcpu, phys_addr_t start,</span>
<span class="p_add">+				   u64 size);</span>
 
 static inline u64 kvm_get_vttbr(struct kvm_s2_vmid *vmid,
 				struct kvm_s2_mmu *mmu)
<span class="p_header">diff --git a/arch/arm64/kvm/mmu-nested.c b/arch/arm64/kvm/mmu-nested.c</span>
<span class="p_header">index a440d7b..2189f2b 100644</span>
<span class="p_header">--- a/arch/arm64/kvm/mmu-nested.c</span>
<span class="p_header">+++ b/arch/arm64/kvm/mmu-nested.c</span>
<span class="p_chunk">@@ -349,6 +349,29 @@</span> <span class="p_context"> static struct kvm_nested_s2_mmu *lookup_nested_mmu(struct kvm_vcpu *vcpu,</span>
 	return NULL;
 }
 
<span class="p_add">+/*</span>
<span class="p_add">+ * Clear mappings in the shadow stage 2 page tables for the current VMID from</span>
<span class="p_add">+ * the perspective of the guest hypervisor.</span>
<span class="p_add">+ * This function expects kvm-&gt;mmu_lock to be held.</span>
<span class="p_add">+ */</span>
<span class="p_add">+bool kvm_nested_s2_clear_curr_vmid(struct kvm_vcpu *vcpu, phys_addr_t start,</span>
<span class="p_add">+				   u64 size)</span>
<span class="p_add">+{</span>
<span class="p_add">+	struct kvm_nested_s2_mmu *nested_mmu;</span>
<span class="p_add">+	u64 vttbr = vcpu_sys_reg(vcpu, VTTBR_EL2);</span>
<span class="p_add">+</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * Look up a mmu that is used for the current VMID from the guest</span>
<span class="p_add">+	 * hypervisor&#39;s view.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	nested_mmu = lookup_nested_mmu(vcpu, vttbr);</span>
<span class="p_add">+	if (!nested_mmu)</span>
<span class="p_add">+		return false;</span>
<span class="p_add">+</span>
<span class="p_add">+	kvm_unmap_stage2_range(vcpu-&gt;kvm, &amp;nested_mmu-&gt;mmu, start, size);</span>
<span class="p_add">+	return true;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 /**
  * create_nested_mmu - create mmu for the given virtual VMID
  *
<span class="p_header">diff --git a/arch/arm64/kvm/sys_regs.c b/arch/arm64/kvm/sys_regs.c</span>
<span class="p_header">index 5a82de9..5fd47ad 100644</span>
<span class="p_header">--- a/arch/arm64/kvm/sys_regs.c</span>
<span class="p_header">+++ b/arch/arm64/kvm/sys_regs.c</span>
<span class="p_chunk">@@ -1820,6 +1820,35 @@</span> <span class="p_context"> static bool handle_alle1is(struct kvm_vcpu *vcpu, struct sys_reg_params *p,</span>
 	return true;
 }
 
<span class="p_add">+static bool handle_vmalls12e1is(struct kvm_vcpu *vcpu, struct sys_reg_params *p,</span>
<span class="p_add">+				const struct sys_reg_desc *r)</span>
<span class="p_add">+{</span>
<span class="p_add">+	u64 vttbr;</span>
<span class="p_add">+	struct kvm_s2_mmu *mmu;</span>
<span class="p_add">+	bool ret;</span>
<span class="p_add">+</span>
<span class="p_add">+	spin_lock(&amp;vcpu-&gt;kvm-&gt;mmu_lock);</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * Clear mappings in the shadow page tables and invalidate the stage</span>
<span class="p_add">+	 * 1 and 2 TLB entries via kvm_tlb_flush_vmid_ipa() for the current</span>
<span class="p_add">+	 * VMID.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	ret = kvm_nested_s2_clear_curr_vmid(vcpu, 0, KVM_PHYS_SIZE);</span>
<span class="p_add">+	spin_unlock(&amp;vcpu-&gt;kvm-&gt;mmu_lock);</span>
<span class="p_add">+</span>
<span class="p_add">+	if (!ret) {</span>
<span class="p_add">+		/*</span>
<span class="p_add">+		 * Invalidate TLB entries explicitly for the case that the</span>
<span class="p_add">+		 * current VMID is for the host OS in the VM; we don&#39;t manage</span>
<span class="p_add">+		 * shadow stage 2 page tables for it.</span>
<span class="p_add">+		 */</span>
<span class="p_add">+		mmu = &amp;vcpu-&gt;kvm-&gt;arch.mmu;</span>
<span class="p_add">+		vttbr = kvm_get_vttbr(&amp;mmu-&gt;vmid, mmu);</span>
<span class="p_add">+		kvm_call_hyp(__kvm_tlb_flush_vmid, vttbr);</span>
<span class="p_add">+	}</span>
<span class="p_add">+	return true;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 /*
  * AT instruction emulation
  *
<span class="p_chunk">@@ -1907,14 +1936,14 @@</span> <span class="p_context"> static bool handle_alle1is(struct kvm_vcpu *vcpu, struct sys_reg_params *p,</span>
 	SYS_INSN_TO_DESC(TLBI_VAE2IS, handle_vae2, NULL),
 	SYS_INSN_TO_DESC(TLBI_ALLE1IS, handle_alle1is, NULL),
 	SYS_INSN_TO_DESC(TLBI_VALE2IS, handle_vae2, NULL),
<span class="p_del">-	SYS_INSN_TO_DESC(TLBI_VMALLS12E1IS, NULL, NULL),</span>
<span class="p_add">+	SYS_INSN_TO_DESC(TLBI_VMALLS12E1IS, handle_vmalls12e1is, NULL),</span>
 	SYS_INSN_TO_DESC(TLBI_IPAS2E1, NULL, NULL),
 	SYS_INSN_TO_DESC(TLBI_IPAS2LE1, NULL, NULL),
 	SYS_INSN_TO_DESC(TLBI_ALLE2, handle_alle2, NULL),
 	SYS_INSN_TO_DESC(TLBI_VAE2, handle_vae2, NULL),
 	SYS_INSN_TO_DESC(TLBI_ALLE1, handle_alle1is, NULL),
 	SYS_INSN_TO_DESC(TLBI_VALE2, handle_vae2, NULL),
<span class="p_del">-	SYS_INSN_TO_DESC(TLBI_VMALLS12E1, NULL, NULL),</span>
<span class="p_add">+	SYS_INSN_TO_DESC(TLBI_VMALLS12E1, handle_vmalls12e1is, NULL),</span>
 };
 
 #define reg_to_match_value(x)						\

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



