vendor_name = ModelSim
source_file = 1, E:/Programming/GitHub/HC1-16-Bit/src/seven_segment.vhd
source_file = 1, E:/Programming/GitHub/HC1-16-Bit/src/memory_unit.vhd
source_file = 1, E:/Programming/GitHub/HC1-16-Bit/src/instruction_register.vhd
source_file = 1, E:/Programming/GitHub/HC1-16-Bit/src/default-program-simulation.vwf
source_file = 1, E:/Programming/GitHub/HC1-16-Bit/src/cpu.vhd
source_file = 1, E:/Programming/GitHub/HC1-16-Bit/src/control_unit.vhd
source_file = 1, E:/Programming/GitHub/HC1-16-Bit/src/arithmetic_logic_unit.vhd
source_file = 1, E:/Programming/GitHub/HC1-16-Bit/src/accumulator.vhd
source_file = 1, E:/Programming/GitHub/HC1-16-Bit/src/program_counter.vhd
source_file = 1, E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd
source_file = 1, E:/Programming/GitHub/HC1-16-Bit/src/clock_divider.vhd
source_file = 1, E:/Programming/GitHub/HC1-16-Bit/db/HC1.cbx.xml
source_file = 1, e:/th/quartus ii/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/th/quartus ii/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/th/quartus ii/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/th/quartus ii/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = HC1
instance = comp, \CLOCK|a[18]\, CLOCK|a[18], HC1, 1
instance = comp, \CLOCK|a[13]\, CLOCK|a[13], HC1, 1
instance = comp, \CLOCK|Add1~0\, CLOCK|Add1~0, HC1, 1
instance = comp, \CLOCK|Add1~6\, CLOCK|Add1~6, HC1, 1
instance = comp, \CLOCK|Add1~10\, CLOCK|Add1~10, HC1, 1
instance = comp, \CLOCK|Add1~12\, CLOCK|Add1~12, HC1, 1
instance = comp, \CLOCK|Add1~18\, CLOCK|Add1~18, HC1, 1
instance = comp, \CLOCK|Add1~26\, CLOCK|Add1~26, HC1, 1
instance = comp, \CLOCK|Add1~28\, CLOCK|Add1~28, HC1, 1
instance = comp, \CLOCK|Add1~30\, CLOCK|Add1~30, HC1, 1
instance = comp, \CLOCK|Add1~32\, CLOCK|Add1~32, HC1, 1
instance = comp, \CLOCK|Add1~38\, CLOCK|Add1~38, HC1, 1
instance = comp, \CLOCK|a[13]~31\, CLOCK|a[13]~31, HC1, 1
instance = comp, \CLOCK|a[18]~41\, CLOCK|a[18]~41, HC1, 1
instance = comp, \CLOCK|Add1~40\, CLOCK|Add1~40, HC1, 1
instance = comp, \CPUNIT|ALU|Add1~14\, CPUNIT|ALU|Add1~14, HC1, 1
instance = comp, \CPUNIT|ALU|Add1~18\, CPUNIT|ALU|Add1~18, HC1, 1
instance = comp, \CPUNIT|PC|Add0~0\, CPUNIT|PC|Add0~0, HC1, 1
instance = comp, \CPUNIT|PC|Add0~2\, CPUNIT|PC|Add0~2, HC1, 1
instance = comp, \CPUNIT|CTRL|nextState~14\, CPUNIT|CTRL|nextState~14, HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][12]~34\, CPUNIT|MEM|ram[5][12]~34, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector9~1\, CPUNIT|CTRL|Selector9~1, HC1, 1
instance = comp, \CLOCK|a[1]\, CLOCK|a[1], HC1, 1
instance = comp, \CLOCK|a[4]\, CLOCK|a[4], HC1, 1
instance = comp, \CPUNIT|ACC|Equal3~1\, CPUNIT|ACC|Equal3~1, HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][14]\, CPUNIT|MEM|ram[5][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][14]\, CPUNIT|MEM|ram[10][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][14]\, CPUNIT|MEM|ram[3][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][14]\, CPUNIT|MEM|ram[14][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][14]\, CPUNIT|MEM|ram[13][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][14]\, CPUNIT|MEM|ram[12][14], HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~7\, CPUNIT|MEM|Mux1~7, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][14]\, CPUNIT|MEM|ram[15][14], HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~8\, CPUNIT|MEM|Mux1~8, HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][14]\, CPUNIT|MEM|ram[21][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][14]\, CPUNIT|MEM|ram[22][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][14]\, CPUNIT|MEM|ram[30][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][14]\, CPUNIT|MEM|ram[24][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][14]\, CPUNIT|MEM|ram[20][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][14]\, CPUNIT|MEM|ram[16][14], HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~14\, CPUNIT|MEM|Mux1~14, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][14]\, CPUNIT|MEM|ram[28][14], HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~15\, CPUNIT|MEM|Mux1~15, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][15]\, CPUNIT|MEM|ram[11][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][15]\, CPUNIT|MEM|ram[6][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][15]\, CPUNIT|MEM|ram[3][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][15]\, CPUNIT|MEM|ram[13][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][15]\, CPUNIT|MEM|ram[22][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][15]\, CPUNIT|MEM|ram[24][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][15]\, CPUNIT|MEM|ram[16][15], HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~14\, CPUNIT|MEM|Mux0~14, HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][15]\, CPUNIT|MEM|ram[27][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][15]\, CPUNIT|MEM|ram[23][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][15]\, CPUNIT|MEM|ram[19][15], HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~17\, CPUNIT|MEM|Mux0~17, HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][15]\, CPUNIT|MEM|ram[31][15], HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~18\, CPUNIT|MEM|Mux0~18, HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][12]\, CPUNIT|MEM|ram[6][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][12]\, CPUNIT|MEM|ram[5][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][12]\, CPUNIT|MEM|ram[10][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][12]\, CPUNIT|MEM|ram[1][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][12]\, CPUNIT|MEM|ram[26][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][12]\, CPUNIT|MEM|ram[22][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][12]\, CPUNIT|MEM|ram[24][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][12]\, CPUNIT|MEM|ram[20][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][12]\, CPUNIT|MEM|ram[27][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][12]\, CPUNIT|MEM|ram[31][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][13]\, CPUNIT|MEM|ram[10][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][13]\, CPUNIT|MEM|ram[9][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][13]\, CPUNIT|MEM|ram[6][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][13]\, CPUNIT|MEM|ram[1][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][13]\, CPUNIT|MEM|ram[26][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][13]\, CPUNIT|MEM|ram[21][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][13]\, CPUNIT|MEM|ram[20][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][13]\, CPUNIT|MEM|ram[24][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][13]\, CPUNIT|MEM|ram[27][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][13]\, CPUNIT|MEM|ram[23][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][7]\, CPUNIT|MEM|ram[6][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][7]\, CPUNIT|MEM|ram[5][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][7]\, CPUNIT|MEM|ram[4][7], HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~0\, CPUNIT|MEM|Mux8~0, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][7]\, CPUNIT|MEM|ram[7][7], HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~1\, CPUNIT|MEM|Mux8~1, HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][7]\, CPUNIT|MEM|ram[9][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][7]\, CPUNIT|MEM|ram[10][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][7]\, CPUNIT|MEM|ram[8][7], HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~2\, CPUNIT|MEM|Mux8~2, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][7]\, CPUNIT|MEM|ram[11][7], HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~3\, CPUNIT|MEM|Mux8~3, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][7]\, CPUNIT|MEM|ram[1][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][7]\, CPUNIT|MEM|ram[2][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][7]\, CPUNIT|MEM|ram[0][7], HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~4\, CPUNIT|MEM|Mux8~4, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][7]\, CPUNIT|MEM|ram[3][7], HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~5\, CPUNIT|MEM|Mux8~5, HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~6\, CPUNIT|MEM|Mux8~6, HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][7]\, CPUNIT|MEM|ram[14][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][7]\, CPUNIT|MEM|ram[13][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][7]\, CPUNIT|MEM|ram[12][7], HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~7\, CPUNIT|MEM|Mux8~7, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][7]\, CPUNIT|MEM|ram[15][7], HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~8\, CPUNIT|MEM|Mux8~8, HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~9\, CPUNIT|MEM|Mux8~9, HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][7]\, CPUNIT|MEM|ram[26][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][7]\, CPUNIT|MEM|ram[28][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][7]\, CPUNIT|MEM|ram[23][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][7]\, CPUNIT|MEM|ram[27][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][7]\, CPUNIT|MEM|ram[19][7], HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~17\, CPUNIT|MEM|Mux8~17, HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][7]\, CPUNIT|MEM|ram[31][7], HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~18\, CPUNIT|MEM|Mux8~18, HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][6]\, CPUNIT|MEM|ram[10][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][6]\, CPUNIT|MEM|ram[9][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][6]\, CPUNIT|MEM|ram[8][6], HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~0\, CPUNIT|MEM|Mux9~0, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][6]\, CPUNIT|MEM|ram[11][6], HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~1\, CPUNIT|MEM|Mux9~1, HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][6]\, CPUNIT|MEM|ram[5][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][6]\, CPUNIT|MEM|ram[2][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][6]\, CPUNIT|MEM|ram[1][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][6]\, CPUNIT|MEM|ram[22][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][6]\, CPUNIT|MEM|ram[26][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][6]\, CPUNIT|MEM|ram[18][6], HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~10\, CPUNIT|MEM|Mux9~10, HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][6]\, CPUNIT|MEM|ram[30][6], HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~11\, CPUNIT|MEM|Mux9~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][6]\, CPUNIT|MEM|ram[25][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][6]\, CPUNIT|MEM|ram[21][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][6]\, CPUNIT|MEM|ram[17][6], HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~12\, CPUNIT|MEM|Mux9~12, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][6]\, CPUNIT|MEM|ram[29][6], HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~13\, CPUNIT|MEM|Mux9~13, HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][6]\, CPUNIT|MEM|ram[20][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][6]\, CPUNIT|MEM|ram[24][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][6]\, CPUNIT|MEM|ram[16][6], HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~14\, CPUNIT|MEM|Mux9~14, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][6]\, CPUNIT|MEM|ram[28][6], HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~15\, CPUNIT|MEM|Mux9~15, HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~16\, CPUNIT|MEM|Mux9~16, HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][6]\, CPUNIT|MEM|ram[27][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][6]\, CPUNIT|MEM|ram[23][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][6]\, CPUNIT|MEM|ram[19][6], HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~17\, CPUNIT|MEM|Mux9~17, HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][6]\, CPUNIT|MEM|ram[31][6], HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~18\, CPUNIT|MEM|Mux9~18, HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~19\, CPUNIT|MEM|Mux9~19, HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][5]\, CPUNIT|MEM|ram[6][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][5]\, CPUNIT|MEM|ram[5][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][5]\, CPUNIT|MEM|ram[4][5], HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~0\, CPUNIT|MEM|Mux10~0, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][5]\, CPUNIT|MEM|ram[7][5], HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~1\, CPUNIT|MEM|Mux10~1, HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][5]\, CPUNIT|MEM|ram[9][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][5]\, CPUNIT|MEM|ram[10][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][5]\, CPUNIT|MEM|ram[8][5], HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~2\, CPUNIT|MEM|Mux10~2, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][5]\, CPUNIT|MEM|ram[11][5], HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~3\, CPUNIT|MEM|Mux10~3, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][5]\, CPUNIT|MEM|ram[1][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][5]\, CPUNIT|MEM|ram[2][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][5]\, CPUNIT|MEM|ram[0][5], HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~4\, CPUNIT|MEM|Mux10~4, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][5]\, CPUNIT|MEM|ram[3][5], HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~5\, CPUNIT|MEM|Mux10~5, HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~6\, CPUNIT|MEM|Mux10~6, HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][5]\, CPUNIT|MEM|ram[14][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][5]\, CPUNIT|MEM|ram[13][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][5]\, CPUNIT|MEM|ram[12][5], HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~7\, CPUNIT|MEM|Mux10~7, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][5]\, CPUNIT|MEM|ram[15][5], HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~8\, CPUNIT|MEM|Mux10~8, HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~9\, CPUNIT|MEM|Mux10~9, HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][5]\, CPUNIT|MEM|ram[25][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][5]\, CPUNIT|MEM|ram[17][5], HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~10\, CPUNIT|MEM|Mux10~10, HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][5]\, CPUNIT|MEM|ram[30][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][5]\, CPUNIT|MEM|ram[24][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][5]\, CPUNIT|MEM|ram[23][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][5]\, CPUNIT|MEM|ram[27][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][0]\, CPUNIT|MEM|ram[10][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][0]\, CPUNIT|MEM|ram[9][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][0]\, CPUNIT|MEM|ram[5][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][0]\, CPUNIT|MEM|ram[2][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][0]\, CPUNIT|MEM|ram[1][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][0]\, CPUNIT|MEM|ram[13][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][0]\, CPUNIT|MEM|ram[22][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][0]\, CPUNIT|MEM|ram[26][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][0]\, CPUNIT|MEM|ram[28][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][0]\, CPUNIT|MEM|ram[23][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][2]\, CPUNIT|MEM|ram[10][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][2]\, CPUNIT|MEM|ram[9][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][2]\, CPUNIT|MEM|ram[2][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][2]\, CPUNIT|MEM|ram[13][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][2]\, CPUNIT|MEM|ram[14][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][2]\, CPUNIT|MEM|ram[12][2], HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~7\, CPUNIT|MEM|Mux13~7, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][2]\, CPUNIT|MEM|ram[15][2], HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~8\, CPUNIT|MEM|Mux13~8, HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][2]\, CPUNIT|MEM|ram[22][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][2]\, CPUNIT|MEM|ram[26][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][2]\, CPUNIT|MEM|ram[18][2], HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~10\, CPUNIT|MEM|Mux13~10, HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][2]\, CPUNIT|MEM|ram[30][2], HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~11\, CPUNIT|MEM|Mux13~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][2]\, CPUNIT|MEM|ram[25][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][2]\, CPUNIT|MEM|ram[31][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][4]\, CPUNIT|MEM|ram[9][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][4]\, CPUNIT|MEM|ram[5][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][4]\, CPUNIT|MEM|ram[1][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][4]\, CPUNIT|MEM|ram[3][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][4]\, CPUNIT|MEM|ram[30][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][4]\, CPUNIT|MEM|ram[21][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][4]\, CPUNIT|MEM|ram[24][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][4]\, CPUNIT|MEM|ram[27][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][4]\, CPUNIT|MEM|ram[23][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][4]\, CPUNIT|MEM|ram[19][4], HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~17\, CPUNIT|MEM|Mux11~17, HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][4]\, CPUNIT|MEM|ram[31][4], HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~18\, CPUNIT|MEM|Mux11~18, HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][1]\, CPUNIT|MEM|ram[6][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][1]\, CPUNIT|MEM|ram[10][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][1]\, CPUNIT|MEM|ram[2][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][1]\, CPUNIT|MEM|ram[3][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][1]\, CPUNIT|MEM|ram[21][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][1]\, CPUNIT|MEM|ram[25][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][1]\, CPUNIT|MEM|ram[17][1], HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~10\, CPUNIT|MEM|Mux14~10, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][1]\, CPUNIT|MEM|ram[29][1], HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~11\, CPUNIT|MEM|Mux14~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][1]\, CPUNIT|MEM|ram[30][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][1]\, CPUNIT|MEM|ram[27][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][3]\, CPUNIT|MEM|ram[6][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][3]\, CPUNIT|MEM|ram[5][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][3]\, CPUNIT|MEM|ram[4][3], HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~0\, CPUNIT|MEM|Mux12~0, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][3]\, CPUNIT|MEM|ram[7][3], HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~1\, CPUNIT|MEM|Mux12~1, HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][3]\, CPUNIT|MEM|ram[10][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][3]\, CPUNIT|MEM|ram[11][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][3]\, CPUNIT|MEM|ram[3][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][3]\, CPUNIT|MEM|ram[14][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][3]\, CPUNIT|MEM|ram[13][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][3]\, CPUNIT|MEM|ram[25][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][3]\, CPUNIT|MEM|ram[26][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][3]\, CPUNIT|MEM|ram[22][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][3]\, CPUNIT|MEM|ram[27][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][11]\, CPUNIT|MEM|ram[9][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][11]\, CPUNIT|MEM|ram[2][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][11]\, CPUNIT|MEM|ram[14][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][11]\, CPUNIT|MEM|ram[22][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][11]\, CPUNIT|MEM|ram[26][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][11]\, CPUNIT|MEM|ram[23][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][10]\, CPUNIT|MEM|ram[5][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][10]\, CPUNIT|MEM|ram[10][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][10]\, CPUNIT|MEM|ram[13][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][10]\, CPUNIT|MEM|ram[15][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][10]\, CPUNIT|MEM|ram[25][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][10]\, CPUNIT|MEM|ram[22][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][10]\, CPUNIT|MEM|ram[23][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][10]\, CPUNIT|MEM|ram[27][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][9]\, CPUNIT|MEM|ram[9][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][9]\, CPUNIT|MEM|ram[6][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][9]\, CPUNIT|MEM|ram[3][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][9]\, CPUNIT|MEM|ram[14][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][9]\, CPUNIT|MEM|ram[22][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][9]\, CPUNIT|MEM|ram[26][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][9]\, CPUNIT|MEM|ram[18][9], HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~10\, CPUNIT|MEM|Mux6~10, HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][9]\, CPUNIT|MEM|ram[30][9], HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~11\, CPUNIT|MEM|Mux6~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][9]\, CPUNIT|MEM|ram[25][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][9]\, CPUNIT|MEM|ram[21][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][9]\, CPUNIT|MEM|ram[17][9], HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~12\, CPUNIT|MEM|Mux6~12, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][9]\, CPUNIT|MEM|ram[29][9], HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~13\, CPUNIT|MEM|Mux6~13, HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][9]\, CPUNIT|MEM|ram[20][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][9]\, CPUNIT|MEM|ram[24][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][9]\, CPUNIT|MEM|ram[16][9], HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~14\, CPUNIT|MEM|Mux6~14, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][9]\, CPUNIT|MEM|ram[28][9], HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~15\, CPUNIT|MEM|Mux6~15, HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~16\, CPUNIT|MEM|Mux6~16, HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][9]\, CPUNIT|MEM|ram[27][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][9]\, CPUNIT|MEM|ram[23][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][9]\, CPUNIT|MEM|ram[19][9], HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~17\, CPUNIT|MEM|Mux6~17, HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][9]\, CPUNIT|MEM|ram[31][9], HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~18\, CPUNIT|MEM|Mux6~18, HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~19\, CPUNIT|MEM|Mux6~19, HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][8]\, CPUNIT|MEM|ram[6][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][8]\, CPUNIT|MEM|ram[5][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][8]\, CPUNIT|MEM|ram[4][8], HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~0\, CPUNIT|MEM|Mux7~0, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][8]\, CPUNIT|MEM|ram[7][8], HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~1\, CPUNIT|MEM|Mux7~1, HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][8]\, CPUNIT|MEM|ram[9][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][8]\, CPUNIT|MEM|ram[10][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][8]\, CPUNIT|MEM|ram[8][8], HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~2\, CPUNIT|MEM|Mux7~2, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][8]\, CPUNIT|MEM|ram[11][8], HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~3\, CPUNIT|MEM|Mux7~3, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][8]\, CPUNIT|MEM|ram[1][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][8]\, CPUNIT|MEM|ram[2][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][8]\, CPUNIT|MEM|ram[0][8], HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~4\, CPUNIT|MEM|Mux7~4, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][8]\, CPUNIT|MEM|ram[3][8], HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~5\, CPUNIT|MEM|Mux7~5, HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~6\, CPUNIT|MEM|Mux7~6, HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][8]\, CPUNIT|MEM|ram[14][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][8]\, CPUNIT|MEM|ram[13][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][8]\, CPUNIT|MEM|ram[12][8], HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~7\, CPUNIT|MEM|Mux7~7, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][8]\, CPUNIT|MEM|ram[15][8], HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~8\, CPUNIT|MEM|Mux7~8, HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~9\, CPUNIT|MEM|Mux7~9, HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][8]\, CPUNIT|MEM|ram[21][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][8]\, CPUNIT|MEM|ram[25][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][8]\, CPUNIT|MEM|ram[17][8], HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~10\, CPUNIT|MEM|Mux7~10, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][8]\, CPUNIT|MEM|ram[29][8], HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~11\, CPUNIT|MEM|Mux7~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][8]\, CPUNIT|MEM|ram[22][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][8]\, CPUNIT|MEM|ram[30][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][8]\, CPUNIT|MEM|ram[27][8], HC1, 1
instance = comp, \CPUNIT|ALU|aluOut~1\, CPUNIT|ALU|aluOut~1, HC1, 1
instance = comp, \CPUNIT|ALU|aluOut~5\, CPUNIT|ALU|aluOut~5, HC1, 1
instance = comp, \CPUNIT|CTRL|state.NOP_MEM\, CPUNIT|CTRL|state.NOP_MEM, HC1, 1
instance = comp, \CPUNIT|PC|holdAddress[1]\, CPUNIT|PC|holdAddress[1], HC1, 1
instance = comp, \CPUNIT|CTRL|Selector5~0\, CPUNIT|CTRL|Selector5~0, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector4~0\, CPUNIT|CTRL|Selector4~0, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector10~0\, CPUNIT|CTRL|Selector10~0, HC1, 1
instance = comp, \CPUNIT|PC|holdAddress~0\, CPUNIT|PC|holdAddress~0, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector8~4\, CPUNIT|CTRL|Selector8~4, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][7]~76\, CPUNIT|MEM|ram[7][7]~76, HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][7]~77\, CPUNIT|MEM|ram[8][7]~77, HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][7]~78\, CPUNIT|MEM|ram[2][7]~78, HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][7]~79\, CPUNIT|MEM|ram[0][7]~79, HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][7]~80\, CPUNIT|MEM|ram[12][7]~80, HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][7]~83\, CPUNIT|MEM|ram[19][7]~83, HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][6]~84\, CPUNIT|MEM|ram[10][6]~84, HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][6]~85\, CPUNIT|MEM|ram[8][6]~85, HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][6]~89\, CPUNIT|MEM|ram[16][6]~89, HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][6]~90\, CPUNIT|MEM|ram[19][6]~90, HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][5]~91\, CPUNIT|MEM|ram[6][5]~91, HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][5]~92\, CPUNIT|MEM|ram[5][5]~92, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][5]~93\, CPUNIT|MEM|ram[7][5]~93, HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][5]~94\, CPUNIT|MEM|ram[10][5]~94, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][5]~95\, CPUNIT|MEM|ram[11][5]~95, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][5]~96\, CPUNIT|MEM|ram[1][5]~96, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][5]~97\, CPUNIT|MEM|ram[3][5]~97, HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][5]~98\, CPUNIT|MEM|ram[14][5]~98, HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][5]~99\, CPUNIT|MEM|ram[12][5]~99, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][5]~100\, CPUNIT|MEM|ram[15][5]~100, HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][0]~103\, CPUNIT|MEM|ram[10][0]~103, HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][0]~105\, CPUNIT|MEM|ram[5][0]~105, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][0]~108\, CPUNIT|MEM|ram[1][0]~108, HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][0]~109\, CPUNIT|MEM|ram[13][0]~109, HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][2]~113\, CPUNIT|MEM|ram[10][2]~113, HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][2]~114\, CPUNIT|MEM|ram[9][2]~114, HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][2]~122\, CPUNIT|MEM|ram[13][2]~122, HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][2]~123\, CPUNIT|MEM|ram[14][2]~123, HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][2]~124\, CPUNIT|MEM|ram[12][2]~124, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][2]~125\, CPUNIT|MEM|ram[15][2]~125, HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][4]~129\, CPUNIT|MEM|ram[9][4]~129, HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][4]~131\, CPUNIT|MEM|ram[5][4]~131, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][4]~135\, CPUNIT|MEM|ram[1][4]~135, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][4]~136\, CPUNIT|MEM|ram[3][4]~136, HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][1]~141\, CPUNIT|MEM|ram[6][1]~141, HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][1]~144\, CPUNIT|MEM|ram[10][1]~144, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][1]~147\, CPUNIT|MEM|ram[3][1]~147, HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][3]~151\, CPUNIT|MEM|ram[6][3]~151, HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][3]~152\, CPUNIT|MEM|ram[5][3]~152, HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][3]~153\, CPUNIT|MEM|ram[4][3]~153, HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][3]~155\, CPUNIT|MEM|ram[10][3]~155, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][3]~157\, CPUNIT|MEM|ram[11][3]~157, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][3]~159\, CPUNIT|MEM|ram[3][3]~159, HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][3]~160\, CPUNIT|MEM|ram[14][3]~160, HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][3]~161\, CPUNIT|MEM|ram[13][3]~161, HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][0]~feeder\, CPUNIT|MEM|ram[2][0]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][0]~feeder\, CPUNIT|MEM|ram[23][0]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][0]~feeder\, CPUNIT|MEM|ram[28][0]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][0]~feeder\, CPUNIT|MEM|ram[22][0]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][2]~feeder\, CPUNIT|MEM|ram[30][2]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][2]~feeder\, CPUNIT|MEM|ram[26][2]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][2]~feeder\, CPUNIT|MEM|ram[25][2]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][2]~feeder\, CPUNIT|MEM|ram[2][2]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][3]~feeder\, CPUNIT|MEM|ram[22][3]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][3]~feeder\, CPUNIT|MEM|ram[26][3]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][3]~feeder\, CPUNIT|MEM|ram[25][3]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][4]~feeder\, CPUNIT|MEM|ram[23][4]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][4]~feeder\, CPUNIT|MEM|ram[21][4]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][5]~feeder\, CPUNIT|MEM|ram[9][5]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][5]~feeder\, CPUNIT|MEM|ram[30][5]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][5]~feeder\, CPUNIT|MEM|ram[2][5]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][5]~feeder\, CPUNIT|MEM|ram[24][5]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][6]~feeder\, CPUNIT|MEM|ram[21][6]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][6]~feeder\, CPUNIT|MEM|ram[24][6]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][6]~feeder\, CPUNIT|MEM|ram[31][6]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][6]~feeder\, CPUNIT|MEM|ram[23][6]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][7]~feeder\, CPUNIT|MEM|ram[27][7]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][7]~feeder\, CPUNIT|MEM|ram[1][7]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][7]~feeder\, CPUNIT|MEM|ram[13][7]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][8]~feeder\, CPUNIT|MEM|ram[25][8]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][9]~feeder\, CPUNIT|MEM|ram[21][9]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][9]~feeder\, CPUNIT|MEM|ram[3][9]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][9]~feeder\, CPUNIT|MEM|ram[23][9]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][11]~feeder\, CPUNIT|MEM|ram[22][11]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][11]~feeder\, CPUNIT|MEM|ram[23][11]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][13]~feeder\, CPUNIT|MEM|ram[24][13]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][13]~feeder\, CPUNIT|MEM|ram[21][13]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][13]~feeder\, CPUNIT|MEM|ram[1][13]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][13]~feeder\, CPUNIT|MEM|ram[6][13]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][14]~feeder\, CPUNIT|MEM|ram[21][14]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][14]~feeder\, CPUNIT|MEM|ram[5][14]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][15]~feeder\, CPUNIT|MEM|ram[24][15]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][15]~feeder\, CPUNIT|MEM|ram[11][15]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][15]~feeder\, CPUNIT|MEM|ram[19][15]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][15]~feeder\, CPUNIT|MEM|ram[13][15]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][15]~feeder\, CPUNIT|MEM|ram[22][15]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][15]~feeder\, CPUNIT|MEM|ram[6][15]~feeder, HC1, 1
instance = comp, \KEY[0]~I\, KEY[0], HC1, 1
instance = comp, \CPUNIT|CTRL|Selector9~2\, CPUNIT|CTRL|Selector9~2, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector11~0\, CPUNIT|CTRL|Selector11~0, HC1, 1
instance = comp, \KEY[3]~clk_delay_ctrl\, KEY[3]~clk_delay_ctrl, HC1, 1
instance = comp, \KEY[3]~clkctrl\, KEY[3]~clkctrl, HC1, 1
instance = comp, \CPUNIT|CTRL|state.NOP_IR\, CPUNIT|CTRL|state.NOP_IR, HC1, 1
instance = comp, \CPUNIT|CTRL|state.CTRL_LOAD_IR~feeder\, CPUNIT|CTRL|state.CTRL_LOAD_IR~feeder, HC1, 1
instance = comp, \CPUNIT|CTRL|state.CTRL_LOAD_IR\, CPUNIT|CTRL|state.CTRL_LOAD_IR, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[1]~feeder\, CPUNIT|ACC|holdAccOut[1]~feeder, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector6~0\, CPUNIT|CTRL|Selector6~0, HC1, 1
instance = comp, \CPUNIT|ALU|aluOut~7\, CPUNIT|ALU|aluOut~7, HC1, 1
instance = comp, \CPUNIT|PC|address[3]~3\, CPUNIT|PC|address[3]~3, HC1, 1
instance = comp, \KEY[3]~I\, KEY[3], HC1, 1
instance = comp, \CPUNIT|MEM|readAddress[3]\, CPUNIT|MEM|readAddress[3], HC1, 1
instance = comp, \CPUNIT|ALU|aluOut~6\, CPUNIT|ALU|aluOut~6, HC1, 1
instance = comp, \CPUNIT|PC|Add0~4\, CPUNIT|PC|Add0~4, HC1, 1
instance = comp, \CPUNIT|ALU|aluOut~2\, CPUNIT|ALU|aluOut~2, HC1, 1
instance = comp, \SW[2]~I\, SW[2], HC1, 1
instance = comp, \CPUNIT|ALU|Add0~0\, CPUNIT|ALU|Add0~0, HC1, 1
instance = comp, \CPUNIT|ALU|Add0~2\, CPUNIT|ALU|Add0~2, HC1, 1
instance = comp, \CPUNIT|ALU|Add0~4\, CPUNIT|ALU|Add0~4, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[0]~feeder\, CPUNIT|ACC|holdAccOut[0]~feeder, HC1, 1
instance = comp, \SW[0]~I\, SW[0], HC1, 1
instance = comp, \CPUNIT|ALU|aluOut~0\, CPUNIT|ALU|aluOut~0, HC1, 1
instance = comp, \CPUNIT|ALU|Add1~0\, CPUNIT|ALU|Add1~0, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~21\, CPUNIT|ACC|holdAccOut~21, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~22\, CPUNIT|ACC|holdAccOut~22, HC1, 1
instance = comp, \SW[14]~I\, SW[14], HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~50\, CPUNIT|ACC|holdAccOut~50, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~51\, CPUNIT|ACC|holdAccOut~51, HC1, 1
instance = comp, \CPUNIT|ALU|aluOut~12\, CPUNIT|ALU|aluOut~12, HC1, 1
instance = comp, \SW[12]~I\, SW[12], HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[11]~feeder\, CPUNIT|ACC|holdAccOut[11]~feeder, HC1, 1
instance = comp, \CPUNIT|ALU|aluOut~11\, CPUNIT|ALU|aluOut~11, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[4]~feeder\, CPUNIT|ACC|holdAccOut[4]~feeder, HC1, 1
instance = comp, \SW[4]~I\, SW[4], HC1, 1
instance = comp, \CPUNIT|ALU|aluOut~4\, CPUNIT|ALU|aluOut~4, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[3]~feeder\, CPUNIT|ACC|holdAccOut[3]~feeder, HC1, 1
instance = comp, \CPUNIT|ALU|Add1~4\, CPUNIT|ALU|Add1~4, HC1, 1
instance = comp, \CPUNIT|ALU|Add1~6\, CPUNIT|ALU|Add1~6, HC1, 1
instance = comp, \CPUNIT|ALU|aluOut~3\, CPUNIT|ALU|aluOut~3, HC1, 1
instance = comp, \SW[3]~I\, SW[3], HC1, 1
instance = comp, \CPUNIT|ALU|Add0~6\, CPUNIT|ALU|Add0~6, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~27\, CPUNIT|ACC|holdAccOut~27, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~28\, CPUNIT|ACC|holdAccOut~28, HC1, 1
instance = comp, \CPUNIT|CTRL|nextState~13\, CPUNIT|CTRL|nextState~13, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector4~1\, CPUNIT|CTRL|Selector4~1, HC1, 1
instance = comp, \CPUNIT|CTRL|state.ACC_ALU_SUB\, CPUNIT|CTRL|state.ACC_ALU_SUB, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector3~0\, CPUNIT|CTRL|Selector3~0, HC1, 1
instance = comp, \CPUNIT|CTRL|state.ACC_ALU_ADD\, CPUNIT|CTRL|state.ACC_ALU_ADD, HC1, 1
instance = comp, \CPUNIT|CTRL|WideOr10~0\, CPUNIT|CTRL|WideOr10~0, HC1, 1
instance = comp, \CPUNIT|CTRL|WideOr10\, CPUNIT|CTRL|WideOr10, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[3]\, CPUNIT|ACC|holdAccOut[3], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[3]~feeder\, CPUNIT|ACC|accOut[3]~feeder, HC1, 1
instance = comp, \CPUNIT|ACC|accOut[3]\, CPUNIT|ACC|accOut[3], HC1, 1
instance = comp, \CPUNIT|ALU|Add1~8\, CPUNIT|ALU|Add1~8, HC1, 1
instance = comp, \CPUNIT|ALU|Add0~8\, CPUNIT|ALU|Add0~8, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~29\, CPUNIT|ACC|holdAccOut~29, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~30\, CPUNIT|ACC|holdAccOut~30, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[4]\, CPUNIT|ACC|holdAccOut[4], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[4]\, CPUNIT|ACC|accOut[4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][12]~46\, CPUNIT|MEM|ram[22][12]~46, HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][12]~52\, CPUNIT|MEM|ram[22][12]~52, HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][12]~53\, CPUNIT|MEM|ram[22][12]~53, HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][4]\, CPUNIT|MEM|ram[22][4], HC1, 1
instance = comp, \CPUNIT|CTRL|Selector1~0\, CPUNIT|CTRL|Selector1~0, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector1~1\, CPUNIT|CTRL|Selector1~1, HC1, 1
instance = comp, \CPUNIT|CTRL|state.MEM_STORE\, CPUNIT|CTRL|state.MEM_STORE, HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][12]~43\, CPUNIT|MEM|ram[10][12]~43, HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][12]~54\, CPUNIT|MEM|ram[18][12]~54, HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][4]\, CPUNIT|MEM|ram[18][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][12]~51\, CPUNIT|MEM|ram[26][12]~51, HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][4]\, CPUNIT|MEM|ram[26][4], HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~10\, CPUNIT|MEM|Mux11~10, HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~11\, CPUNIT|MEM|Mux11~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][4]~feeder\, CPUNIT|MEM|ram[28][4]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][12]~40\, CPUNIT|MEM|ram[12][12]~40, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][12]~58\, CPUNIT|MEM|ram[28][12]~58, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][4]\, CPUNIT|MEM|ram[28][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][12]~56\, CPUNIT|MEM|ram[20][12]~56, HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][4]\, CPUNIT|MEM|ram[20][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][12]~57\, CPUNIT|MEM|ram[16][12]~57, HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][4]\, CPUNIT|MEM|ram[16][4], HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~14\, CPUNIT|MEM|Mux11~14, HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~15\, CPUNIT|MEM|Mux11~15, HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][12]~49\, CPUNIT|MEM|ram[25][12]~49, HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][4]\, CPUNIT|MEM|ram[25][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][4]\, CPUNIT|MEM|ram[29][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][4]~140\, CPUNIT|MEM|ram[17][4]~140, HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][12]~50\, CPUNIT|MEM|ram[17][12]~50, HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][4]\, CPUNIT|MEM|ram[17][4], HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~12\, CPUNIT|MEM|Mux11~12, HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~13\, CPUNIT|MEM|Mux11~13, HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~16\, CPUNIT|MEM|Mux11~16, HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~19\, CPUNIT|MEM|Mux11~19, HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][4]~137\, CPUNIT|MEM|ram[13][4]~137, HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][12]~37\, CPUNIT|MEM|ram[31][12]~37, HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][12]~70\, CPUNIT|MEM|ram[13][12]~70, HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][4]\, CPUNIT|MEM|ram[13][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][4]~139\, CPUNIT|MEM|ram[15][4]~139, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][12]~72\, CPUNIT|MEM|ram[15][12]~72, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][4]\, CPUNIT|MEM|ram[15][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][12]~35\, CPUNIT|MEM|ram[30][12]~35, HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][12]~71\, CPUNIT|MEM|ram[12][12]~71, HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][4]\, CPUNIT|MEM|ram[12][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][4]~138\, CPUNIT|MEM|ram[14][4]~138, HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][12]~69\, CPUNIT|MEM|ram[14][12]~69, HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][4]\, CPUNIT|MEM|ram[14][4], HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~7\, CPUNIT|MEM|Mux11~7, HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~8\, CPUNIT|MEM|Mux11~8, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][4]~130\, CPUNIT|MEM|ram[11][4]~130, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][12]~41\, CPUNIT|MEM|ram[1][12]~41, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][12]~66\, CPUNIT|MEM|ram[11][12]~66, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][4]\, CPUNIT|MEM|ram[11][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][12]~65\, CPUNIT|MEM|ram[8][12]~65, HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][4]\, CPUNIT|MEM|ram[8][4], HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~0\, CPUNIT|MEM|Mux11~0, HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][4]~128\, CPUNIT|MEM|ram[10][4]~128, HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][12]~64\, CPUNIT|MEM|ram[10][12]~64, HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][4]\, CPUNIT|MEM|ram[10][4], HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~1\, CPUNIT|MEM|Mux11~1, HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][12]~44\, CPUNIT|MEM|ram[2][12]~44, HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][4]\, CPUNIT|MEM|ram[2][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][12]~68\, CPUNIT|MEM|ram[0][12]~68, HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][4]\, CPUNIT|MEM|ram[0][4], HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~4\, CPUNIT|MEM|Mux11~4, HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~5\, CPUNIT|MEM|Mux11~5, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][4]~134\, CPUNIT|MEM|ram[7][4]~134, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][12]~39\, CPUNIT|MEM|ram[7][12]~39, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][4]\, CPUNIT|MEM|ram[7][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][4]~132\, CPUNIT|MEM|ram[6][4]~132, HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][12]~36\, CPUNIT|MEM|ram[6][12]~36, HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][4]\, CPUNIT|MEM|ram[6][4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][4]~133\, CPUNIT|MEM|ram[4][4]~133, HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][12]~38\, CPUNIT|MEM|ram[4][12]~38, HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][4]\, CPUNIT|MEM|ram[4][4], HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~2\, CPUNIT|MEM|Mux11~2, HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~3\, CPUNIT|MEM|Mux11~3, HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~6\, CPUNIT|MEM|Mux11~6, HC1, 1
instance = comp, \CPUNIT|MEM|Mux11~9\, CPUNIT|MEM|Mux11~9, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[4]~5\, CPUNIT|ACC|holdAccOut[4]~5, HC1, 1
instance = comp, \CPUNIT|IR|irOut[4]~feeder\, CPUNIT|IR|irOut[4]~feeder, HC1, 1
instance = comp, \CPUNIT|IR|irOut[4]\, CPUNIT|IR|irOut[4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][12]~73\, CPUNIT|MEM|ram[29][12]~73, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][10]\, CPUNIT|MEM|ram[29][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][12]~47\, CPUNIT|MEM|ram[21][12]~47, HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][12]~48\, CPUNIT|MEM|ram[21][12]~48, HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][10]\, CPUNIT|MEM|ram[21][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][10]\, CPUNIT|MEM|ram[17][10], HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~10\, CPUNIT|MEM|Mux5~10, HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~11\, CPUNIT|MEM|Mux5~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][12]~61\, CPUNIT|MEM|ram[19][12]~61, HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][10]\, CPUNIT|MEM|ram[19][10], HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~17\, CPUNIT|MEM|Mux5~17, HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][12]~75\, CPUNIT|MEM|ram[31][12]~75, HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][10]\, CPUNIT|MEM|ram[31][10], HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~18\, CPUNIT|MEM|Mux5~18, HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][12]~74\, CPUNIT|MEM|ram[30][12]~74, HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][10]\, CPUNIT|MEM|ram[30][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][10]\, CPUNIT|MEM|ram[26][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][10]\, CPUNIT|MEM|ram[18][10], HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~12\, CPUNIT|MEM|Mux5~12, HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~13\, CPUNIT|MEM|Mux5~13, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][10]~feeder\, CPUNIT|MEM|ram[28][10]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][10]\, CPUNIT|MEM|ram[28][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][12]~55\, CPUNIT|MEM|ram[24][12]~55, HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][10]\, CPUNIT|MEM|ram[24][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][10]~feeder\, CPUNIT|MEM|ram[20][10]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][10]\, CPUNIT|MEM|ram[20][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][10]\, CPUNIT|MEM|ram[16][10], HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~14\, CPUNIT|MEM|Mux5~14, HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~15\, CPUNIT|MEM|Mux5~15, HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~16\, CPUNIT|MEM|Mux5~16, HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~19\, CPUNIT|MEM|Mux5~19, HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][10]\, CPUNIT|MEM|ram[14][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][10]\, CPUNIT|MEM|ram[12][10], HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~7\, CPUNIT|MEM|Mux5~7, HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~8\, CPUNIT|MEM|Mux5~8, HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][10]\, CPUNIT|MEM|ram[6][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][10]\, CPUNIT|MEM|ram[7][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][10]\, CPUNIT|MEM|ram[4][10], HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~0\, CPUNIT|MEM|Mux5~0, HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~1\, CPUNIT|MEM|Mux5~1, HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][12]~63\, CPUNIT|MEM|ram[9][12]~63, HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][10]\, CPUNIT|MEM|ram[9][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][10]\, CPUNIT|MEM|ram[11][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][10]\, CPUNIT|MEM|ram[8][10], HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~2\, CPUNIT|MEM|Mux5~2, HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~3\, CPUNIT|MEM|Mux5~3, HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][10]~feeder\, CPUNIT|MEM|ram[2][10]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][10]\, CPUNIT|MEM|ram[2][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][10]\, CPUNIT|MEM|ram[0][10], HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~4\, CPUNIT|MEM|Mux5~4, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][12]~45\, CPUNIT|MEM|ram[3][12]~45, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][10]\, CPUNIT|MEM|ram[3][10], HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][12]~67\, CPUNIT|MEM|ram[1][12]~67, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][10]\, CPUNIT|MEM|ram[1][10], HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~5\, CPUNIT|MEM|Mux5~5, HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~6\, CPUNIT|MEM|Mux5~6, HC1, 1
instance = comp, \CPUNIT|MEM|Mux5~9\, CPUNIT|MEM|Mux5~9, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[10]~11\, CPUNIT|ACC|holdAccOut[10]~11, HC1, 1
instance = comp, \SW[10]~I\, SW[10], HC1, 1
instance = comp, \CPUNIT|ALU|aluOut~10\, CPUNIT|ALU|aluOut~10, HC1, 1
instance = comp, \CPUNIT|ALU|aluOut~9\, CPUNIT|ALU|aluOut~9, HC1, 1
instance = comp, \CPUNIT|ALU|aluOut~8\, CPUNIT|ALU|aluOut~8, HC1, 1
instance = comp, \SW[8]~I\, SW[8], HC1, 1
instance = comp, \CPUNIT|ALU|Add0~14\, CPUNIT|ALU|Add0~14, HC1, 1
instance = comp, \CPUNIT|ALU|Add0~16\, CPUNIT|ALU|Add0~16, HC1, 1
instance = comp, \CPUNIT|ALU|Add1~10\, CPUNIT|ALU|Add1~10, HC1, 1
instance = comp, \CPUNIT|ALU|Add1~12\, CPUNIT|ALU|Add1~12, HC1, 1
instance = comp, \CPUNIT|ALU|Add1~16\, CPUNIT|ALU|Add1~16, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~37\, CPUNIT|ACC|holdAccOut~37, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~38\, CPUNIT|ACC|holdAccOut~38, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[8]\, CPUNIT|ACC|holdAccOut[8], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[8]~feeder\, CPUNIT|ACC|accOut[8]~feeder, HC1, 1
instance = comp, \CPUNIT|ACC|accOut[8]\, CPUNIT|ACC|accOut[8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][8]~feeder\, CPUNIT|MEM|ram[28][8]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][8]\, CPUNIT|MEM|ram[28][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][8]\, CPUNIT|MEM|ram[24][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][8]\, CPUNIT|MEM|ram[20][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][8]\, CPUNIT|MEM|ram[16][8], HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~14\, CPUNIT|MEM|Mux7~14, HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~15\, CPUNIT|MEM|Mux7~15, HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][8]\, CPUNIT|MEM|ram[26][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][8]\, CPUNIT|MEM|ram[18][8], HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~12\, CPUNIT|MEM|Mux7~12, HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~13\, CPUNIT|MEM|Mux7~13, HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~16\, CPUNIT|MEM|Mux7~16, HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][8]\, CPUNIT|MEM|ram[31][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][12]~59\, CPUNIT|MEM|ram[23][12]~59, HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][8]\, CPUNIT|MEM|ram[23][8], HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][8]\, CPUNIT|MEM|ram[19][8], HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~17\, CPUNIT|MEM|Mux7~17, HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~18\, CPUNIT|MEM|Mux7~18, HC1, 1
instance = comp, \CPUNIT|MEM|Mux7~19\, CPUNIT|MEM|Mux7~19, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[8]~9\, CPUNIT|ACC|holdAccOut[8]~9, HC1, 1
instance = comp, \CPUNIT|ALU|Add0~18\, CPUNIT|ALU|Add0~18, HC1, 1
instance = comp, \SW[9]~I\, SW[9], HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~39\, CPUNIT|ACC|holdAccOut~39, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~40\, CPUNIT|ACC|holdAccOut~40, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[9]\, CPUNIT|ACC|holdAccOut[9], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[9]~feeder\, CPUNIT|ACC|accOut[9]~feeder, HC1, 1
instance = comp, \CPUNIT|ACC|accOut[9]\, CPUNIT|ACC|accOut[9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][9]\, CPUNIT|MEM|ram[10][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][9]\, CPUNIT|MEM|ram[11][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][9]\, CPUNIT|MEM|ram[8][9], HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~0\, CPUNIT|MEM|Mux6~0, HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~1\, CPUNIT|MEM|Mux6~1, HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][9]\, CPUNIT|MEM|ram[2][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][9]\, CPUNIT|MEM|ram[1][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][9]\, CPUNIT|MEM|ram[0][9], HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~4\, CPUNIT|MEM|Mux6~4, HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~5\, CPUNIT|MEM|Mux6~5, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][9]~feeder\, CPUNIT|MEM|ram[7][9]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][9]\, CPUNIT|MEM|ram[7][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][12]~62\, CPUNIT|MEM|ram[5][12]~62, HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][9]\, CPUNIT|MEM|ram[5][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][9]\, CPUNIT|MEM|ram[4][9], HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~2\, CPUNIT|MEM|Mux6~2, HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~3\, CPUNIT|MEM|Mux6~3, HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~6\, CPUNIT|MEM|Mux6~6, HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][9]\, CPUNIT|MEM|ram[13][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][9]\, CPUNIT|MEM|ram[15][9], HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][9]\, CPUNIT|MEM|ram[12][9], HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~7\, CPUNIT|MEM|Mux6~7, HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~8\, CPUNIT|MEM|Mux6~8, HC1, 1
instance = comp, \CPUNIT|MEM|Mux6~9\, CPUNIT|MEM|Mux6~9, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[9]~10\, CPUNIT|ACC|holdAccOut[9]~10, HC1, 1
instance = comp, \CPUNIT|ALU|Add1~20\, CPUNIT|ALU|Add1~20, HC1, 1
instance = comp, \CPUNIT|ALU|Add0~20\, CPUNIT|ALU|Add0~20, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~41\, CPUNIT|ACC|holdAccOut~41, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~42\, CPUNIT|ACC|holdAccOut~42, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[10]\, CPUNIT|ACC|holdAccOut[10], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[10]~feeder\, CPUNIT|ACC|accOut[10]~feeder, HC1, 1
instance = comp, \CPUNIT|ACC|accOut[10]\, CPUNIT|ACC|accOut[10], HC1, 1
instance = comp, \CPUNIT|ALU|Add1~22\, CPUNIT|ALU|Add1~22, HC1, 1
instance = comp, \SW[11]~I\, SW[11], HC1, 1
instance = comp, \CPUNIT|ALU|Add0~22\, CPUNIT|ALU|Add0~22, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~43\, CPUNIT|ACC|holdAccOut~43, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~44\, CPUNIT|ACC|holdAccOut~44, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[11]\, CPUNIT|ACC|holdAccOut[11], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[11]~feeder\, CPUNIT|ACC|accOut[11]~feeder, HC1, 1
instance = comp, \CPUNIT|ACC|accOut[11]\, CPUNIT|ACC|accOut[11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][11]~feeder\, CPUNIT|MEM|ram[31][11]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][11]\, CPUNIT|MEM|ram[31][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][12]~42\, CPUNIT|MEM|ram[31][12]~42, HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][12]~60\, CPUNIT|MEM|ram[27][12]~60, HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][11]\, CPUNIT|MEM|ram[27][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][11]\, CPUNIT|MEM|ram[19][11], HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~17\, CPUNIT|MEM|Mux4~17, HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~18\, CPUNIT|MEM|Mux4~18, HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][11]\, CPUNIT|MEM|ram[30][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][11]\, CPUNIT|MEM|ram[18][11], HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~10\, CPUNIT|MEM|Mux4~10, HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~11\, CPUNIT|MEM|Mux4~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][11]~feeder\, CPUNIT|MEM|ram[28][11]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][11]\, CPUNIT|MEM|ram[28][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][11]\, CPUNIT|MEM|ram[20][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][11]~feeder\, CPUNIT|MEM|ram[24][11]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][11]\, CPUNIT|MEM|ram[24][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][11]\, CPUNIT|MEM|ram[16][11], HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~14\, CPUNIT|MEM|Mux4~14, HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~15\, CPUNIT|MEM|Mux4~15, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][11]\, CPUNIT|MEM|ram[29][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][11]\, CPUNIT|MEM|ram[25][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][11]\, CPUNIT|MEM|ram[17][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][11]\, CPUNIT|MEM|ram[21][11], HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~12\, CPUNIT|MEM|Mux4~12, HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~13\, CPUNIT|MEM|Mux4~13, HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~16\, CPUNIT|MEM|Mux4~16, HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~19\, CPUNIT|MEM|Mux4~19, HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][11]~feeder\, CPUNIT|MEM|ram[10][11]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][11]\, CPUNIT|MEM|ram[10][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][11]\, CPUNIT|MEM|ram[11][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][11]\, CPUNIT|MEM|ram[8][11], HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~0\, CPUNIT|MEM|Mux4~0, HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~1\, CPUNIT|MEM|Mux4~1, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][11]~feeder\, CPUNIT|MEM|ram[15][11]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][11]\, CPUNIT|MEM|ram[15][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][11]\, CPUNIT|MEM|ram[13][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][11]\, CPUNIT|MEM|ram[12][11], HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~7\, CPUNIT|MEM|Mux4~7, HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~8\, CPUNIT|MEM|Mux4~8, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][11]~feeder\, CPUNIT|MEM|ram[7][11]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][11]\, CPUNIT|MEM|ram[7][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][11]\, CPUNIT|MEM|ram[5][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][11]\, CPUNIT|MEM|ram[4][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][11]\, CPUNIT|MEM|ram[6][11], HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~2\, CPUNIT|MEM|Mux4~2, HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~3\, CPUNIT|MEM|Mux4~3, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][11]\, CPUNIT|MEM|ram[3][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][11]\, CPUNIT|MEM|ram[0][11], HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][11]\, CPUNIT|MEM|ram[1][11], HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~4\, CPUNIT|MEM|Mux4~4, HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~5\, CPUNIT|MEM|Mux4~5, HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~6\, CPUNIT|MEM|Mux4~6, HC1, 1
instance = comp, \CPUNIT|MEM|Mux4~9\, CPUNIT|MEM|Mux4~9, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[11]~12\, CPUNIT|ACC|holdAccOut[11]~12, HC1, 1
instance = comp, \CPUNIT|ALU|Add1~24\, CPUNIT|ALU|Add1~24, HC1, 1
instance = comp, \CPUNIT|ALU|Add0~24\, CPUNIT|ALU|Add0~24, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~45\, CPUNIT|ACC|holdAccOut~45, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~46\, CPUNIT|ACC|holdAccOut~46, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[12]\, CPUNIT|ACC|holdAccOut[12], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[12]\, CPUNIT|ACC|accOut[12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][12]\, CPUNIT|MEM|ram[23][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][12]\, CPUNIT|MEM|ram[19][12], HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~17\, CPUNIT|MEM|Mux3~17, HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~18\, CPUNIT|MEM|Mux3~18, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][12]~feeder\, CPUNIT|MEM|ram[29][12]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][12]\, CPUNIT|MEM|ram[29][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][12]\, CPUNIT|MEM|ram[21][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][12]\, CPUNIT|MEM|ram[25][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][12]\, CPUNIT|MEM|ram[17][12], HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~10\, CPUNIT|MEM|Mux3~10, HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~11\, CPUNIT|MEM|Mux3~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][12]\, CPUNIT|MEM|ram[28][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][12]\, CPUNIT|MEM|ram[16][12], HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~14\, CPUNIT|MEM|Mux3~14, HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~15\, CPUNIT|MEM|Mux3~15, HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][12]\, CPUNIT|MEM|ram[30][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][12]\, CPUNIT|MEM|ram[18][12], HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~12\, CPUNIT|MEM|Mux3~12, HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~13\, CPUNIT|MEM|Mux3~13, HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~16\, CPUNIT|MEM|Mux3~16, HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~19\, CPUNIT|MEM|Mux3~19, HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][12]\, CPUNIT|MEM|ram[14][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][12]\, CPUNIT|MEM|ram[15][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][12]\, CPUNIT|MEM|ram[13][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][12]\, CPUNIT|MEM|ram[12][12], HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~7\, CPUNIT|MEM|Mux3~7, HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~8\, CPUNIT|MEM|Mux3~8, HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][12]~feeder\, CPUNIT|MEM|ram[2][12]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][12]\, CPUNIT|MEM|ram[2][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][12]\, CPUNIT|MEM|ram[0][12], HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~4\, CPUNIT|MEM|Mux3~4, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][12]\, CPUNIT|MEM|ram[3][12], HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~5\, CPUNIT|MEM|Mux3~5, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][12]\, CPUNIT|MEM|ram[11][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][12]\, CPUNIT|MEM|ram[9][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][12]\, CPUNIT|MEM|ram[8][12], HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~2\, CPUNIT|MEM|Mux3~2, HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~3\, CPUNIT|MEM|Mux3~3, HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~6\, CPUNIT|MEM|Mux3~6, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][12]\, CPUNIT|MEM|ram[7][12], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][12]\, CPUNIT|MEM|ram[4][12], HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~0\, CPUNIT|MEM|Mux3~0, HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~1\, CPUNIT|MEM|Mux3~1, HC1, 1
instance = comp, \CPUNIT|MEM|Mux3~9\, CPUNIT|MEM|Mux3~9, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[12]~13\, CPUNIT|ACC|holdAccOut[12]~13, HC1, 1
instance = comp, \CPUNIT|ALU|Add1~26\, CPUNIT|ALU|Add1~26, HC1, 1
instance = comp, \CPUNIT|ALU|Add1~28\, CPUNIT|ALU|Add1~28, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[13]~feeder\, CPUNIT|ACC|holdAccOut[13]~feeder, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~47\, CPUNIT|ACC|holdAccOut~47, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~48\, CPUNIT|ACC|holdAccOut~48, HC1, 1
instance = comp, \CPUNIT|ALU|Add0~26\, CPUNIT|ALU|Add0~26, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~49\, CPUNIT|ACC|holdAccOut~49, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[13]\, CPUNIT|ACC|holdAccOut[13], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[13]~feeder\, CPUNIT|ACC|accOut[13]~feeder, HC1, 1
instance = comp, \CPUNIT|ACC|accOut[13]\, CPUNIT|ACC|accOut[13], HC1, 1
instance = comp, \CPUNIT|ALU|Add0~28\, CPUNIT|ALU|Add0~28, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~52\, CPUNIT|ACC|holdAccOut~52, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[14]\, CPUNIT|ACC|holdAccOut[14], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[14]\, CPUNIT|ACC|accOut[14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][14]~feeder\, CPUNIT|MEM|ram[29][14]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][14]\, CPUNIT|MEM|ram[29][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][14]\, CPUNIT|MEM|ram[25][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][14]\, CPUNIT|MEM|ram[17][14], HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~10\, CPUNIT|MEM|Mux1~10, HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~11\, CPUNIT|MEM|Mux1~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][14]~feeder\, CPUNIT|MEM|ram[31][14]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][14]\, CPUNIT|MEM|ram[31][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][14]~feeder\, CPUNIT|MEM|ram[27][14]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][14]\, CPUNIT|MEM|ram[27][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][14]\, CPUNIT|MEM|ram[19][14], HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~17\, CPUNIT|MEM|Mux1~17, HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][14]\, CPUNIT|MEM|ram[23][14], HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~18\, CPUNIT|MEM|Mux1~18, HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][14]\, CPUNIT|MEM|ram[18][14], HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~12\, CPUNIT|MEM|Mux1~12, HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][14]\, CPUNIT|MEM|ram[26][14], HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~13\, CPUNIT|MEM|Mux1~13, HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~16\, CPUNIT|MEM|Mux1~16, HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~19\, CPUNIT|MEM|Mux1~19, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][14]\, CPUNIT|MEM|ram[1][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][14]\, CPUNIT|MEM|ram[2][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][14]\, CPUNIT|MEM|ram[0][14], HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~4\, CPUNIT|MEM|Mux1~4, HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~5\, CPUNIT|MEM|Mux1~5, HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][14]\, CPUNIT|MEM|ram[9][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][14]\, CPUNIT|MEM|ram[11][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][14]\, CPUNIT|MEM|ram[8][14], HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~2\, CPUNIT|MEM|Mux1~2, HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~3\, CPUNIT|MEM|Mux1~3, HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~6\, CPUNIT|MEM|Mux1~6, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][14]\, CPUNIT|MEM|ram[7][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][14]\, CPUNIT|MEM|ram[6][14], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][14]\, CPUNIT|MEM|ram[4][14], HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~0\, CPUNIT|MEM|Mux1~0, HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~1\, CPUNIT|MEM|Mux1~1, HC1, 1
instance = comp, \CPUNIT|MEM|Mux1~9\, CPUNIT|MEM|Mux1~9, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[14]~15\, CPUNIT|ACC|holdAccOut[14]~15, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~18\, CPUNIT|ACC|holdAccOut~18, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~19\, CPUNIT|ACC|holdAccOut~19, HC1, 1
instance = comp, \CPUNIT|ALU|Add0~30\, CPUNIT|ALU|Add0~30, HC1, 1
instance = comp, \CPUNIT|ALU|Add1~30\, CPUNIT|ALU|Add1~30, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~20\, CPUNIT|ACC|holdAccOut~20, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[15]\, CPUNIT|ACC|holdAccOut[15], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[15]\, CPUNIT|ACC|accOut[15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][15]\, CPUNIT|MEM|ram[30][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][15]\, CPUNIT|MEM|ram[18][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][15]~feeder\, CPUNIT|MEM|ram[26][15]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][15]\, CPUNIT|MEM|ram[26][15], HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~10\, CPUNIT|MEM|Mux0~10, HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~11\, CPUNIT|MEM|Mux0~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][15]~feeder\, CPUNIT|MEM|ram[28][15]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][15]\, CPUNIT|MEM|ram[28][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][15]\, CPUNIT|MEM|ram[20][15], HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~15\, CPUNIT|MEM|Mux0~15, HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][15]\, CPUNIT|MEM|ram[25][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][15]\, CPUNIT|MEM|ram[29][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][15]\, CPUNIT|MEM|ram[21][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][15]\, CPUNIT|MEM|ram[17][15], HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~12\, CPUNIT|MEM|Mux0~12, HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~13\, CPUNIT|MEM|Mux0~13, HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~16\, CPUNIT|MEM|Mux0~16, HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~19\, CPUNIT|MEM|Mux0~19, HC1, 1
instance = comp, \CPUNIT|MEM|ram[10][15]\, CPUNIT|MEM|ram[10][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][15]\, CPUNIT|MEM|ram[9][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][15]\, CPUNIT|MEM|ram[8][15], HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~0\, CPUNIT|MEM|Mux0~0, HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~1\, CPUNIT|MEM|Mux0~1, HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][15]\, CPUNIT|MEM|ram[12][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][15]\, CPUNIT|MEM|ram[14][15], HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~7\, CPUNIT|MEM|Mux0~7, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][15]~feeder\, CPUNIT|MEM|ram[15][15]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][15]\, CPUNIT|MEM|ram[15][15], HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~8\, CPUNIT|MEM|Mux0~8, HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][15]~feeder\, CPUNIT|MEM|ram[5][15]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][15]\, CPUNIT|MEM|ram[5][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][15]\, CPUNIT|MEM|ram[7][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][15]\, CPUNIT|MEM|ram[4][15], HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~2\, CPUNIT|MEM|Mux0~2, HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~3\, CPUNIT|MEM|Mux0~3, HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][15]\, CPUNIT|MEM|ram[2][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][15]\, CPUNIT|MEM|ram[0][15], HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][15]~feeder\, CPUNIT|MEM|ram[1][15]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][15]\, CPUNIT|MEM|ram[1][15], HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~4\, CPUNIT|MEM|Mux0~4, HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~5\, CPUNIT|MEM|Mux0~5, HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~6\, CPUNIT|MEM|Mux0~6, HC1, 1
instance = comp, \CPUNIT|MEM|Mux0~9\, CPUNIT|MEM|Mux0~9, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[15]~0\, CPUNIT|ACC|holdAccOut[15]~0, HC1, 1
instance = comp, \CPUNIT|IR|Equal0~0\, CPUNIT|IR|Equal0~0, HC1, 1
instance = comp, \CPUNIT|IR|legacySel\, CPUNIT|IR|legacySel, HC1, 1
instance = comp, \CPUNIT|IR|opCode[3]\, CPUNIT|IR|opCode[3], HC1, 1
instance = comp, \CPUNIT|CTRL|Selector2~0\, CPUNIT|CTRL|Selector2~0, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector2~1\, CPUNIT|CTRL|Selector2~1, HC1, 1
instance = comp, \CPUNIT|CTRL|state.ACC_MEM\, CPUNIT|CTRL|state.ACC_MEM, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[0]\, CPUNIT|ACC|holdAccOut[0], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[0]\, CPUNIT|ACC|accOut[0], HC1, 1
instance = comp, \CPUNIT|ALU|Add1~2\, CPUNIT|ALU|Add1~2, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~25\, CPUNIT|ACC|holdAccOut~25, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~26\, CPUNIT|ACC|holdAccOut~26, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[2]\, CPUNIT|ACC|holdAccOut[2], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[2]~feeder\, CPUNIT|ACC|accOut[2]~feeder, HC1, 1
instance = comp, \CPUNIT|ACC|accOut[2]\, CPUNIT|ACC|accOut[2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][2]\, CPUNIT|MEM|ram[27][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][2]\, CPUNIT|MEM|ram[19][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][2]\, CPUNIT|MEM|ram[23][2], HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~17\, CPUNIT|MEM|Mux13~17, HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~18\, CPUNIT|MEM|Mux13~18, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][2]~feeder\, CPUNIT|MEM|ram[28][2]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][2]\, CPUNIT|MEM|ram[28][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][2]\, CPUNIT|MEM|ram[20][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][2]\, CPUNIT|MEM|ram[24][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][2]~127\, CPUNIT|MEM|ram[16][2]~127, HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][2]\, CPUNIT|MEM|ram[16][2], HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~14\, CPUNIT|MEM|Mux13~14, HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~15\, CPUNIT|MEM|Mux13~15, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][2]\, CPUNIT|MEM|ram[29][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][2]\, CPUNIT|MEM|ram[21][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][2]~126\, CPUNIT|MEM|ram[17][2]~126, HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][2]\, CPUNIT|MEM|ram[17][2], HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~12\, CPUNIT|MEM|Mux13~12, HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~13\, CPUNIT|MEM|Mux13~13, HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~16\, CPUNIT|MEM|Mux13~16, HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~19\, CPUNIT|MEM|Mux13~19, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][2]~116\, CPUNIT|MEM|ram[11][2]~116, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][2]\, CPUNIT|MEM|ram[11][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][2]~115\, CPUNIT|MEM|ram[8][2]~115, HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][2]\, CPUNIT|MEM|ram[8][2], HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~0\, CPUNIT|MEM|Mux13~0, HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~1\, CPUNIT|MEM|Mux13~1, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][2]~121\, CPUNIT|MEM|ram[3][2]~121, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][2]\, CPUNIT|MEM|ram[3][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][2]~120\, CPUNIT|MEM|ram[1][2]~120, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][2]\, CPUNIT|MEM|ram[1][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][2]\, CPUNIT|MEM|ram[0][2], HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~4\, CPUNIT|MEM|Mux13~4, HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~5\, CPUNIT|MEM|Mux13~5, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][2]~feeder\, CPUNIT|MEM|ram[7][2]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][2]\, CPUNIT|MEM|ram[7][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][2]~117\, CPUNIT|MEM|ram[5][2]~117, HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][2]\, CPUNIT|MEM|ram[5][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][2]~118\, CPUNIT|MEM|ram[6][2]~118, HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][2]\, CPUNIT|MEM|ram[6][2], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][2]~119\, CPUNIT|MEM|ram[4][2]~119, HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][2]\, CPUNIT|MEM|ram[4][2], HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~2\, CPUNIT|MEM|Mux13~2, HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~3\, CPUNIT|MEM|Mux13~3, HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~6\, CPUNIT|MEM|Mux13~6, HC1, 1
instance = comp, \CPUNIT|MEM|Mux13~9\, CPUNIT|MEM|Mux13~9, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[2]~3\, CPUNIT|ACC|holdAccOut[2]~3, HC1, 1
instance = comp, \CPUNIT|IR|irOut[2]\, CPUNIT|IR|irOut[2], HC1, 1
instance = comp, \CPUNIT|PC|holdAddress~2\, CPUNIT|PC|holdAddress~2, HC1, 1
instance = comp, \CPUNIT|CTRL|state.RESET_STATE~feeder\, CPUNIT|CTRL|state.RESET_STATE~feeder, HC1, 1
instance = comp, \CPUNIT|CTRL|state.RESET_STATE\, CPUNIT|CTRL|state.RESET_STATE, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector8~1\, CPUNIT|CTRL|Selector8~1, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector8~2\, CPUNIT|CTRL|Selector8~2, HC1, 1
instance = comp, \CPUNIT|ACC|Equal3~3\, CPUNIT|ACC|Equal3~3, HC1, 1
instance = comp, \CPUNIT|ACC|Equal3~2\, CPUNIT|ACC|Equal3~2, HC1, 1
instance = comp, \CPUNIT|ACC|Equal3~0\, CPUNIT|ACC|Equal3~0, HC1, 1
instance = comp, \CPUNIT|ACC|Equal3~4\, CPUNIT|ACC|Equal3~4, HC1, 1
instance = comp, \CPUNIT|ACC|posFlag~0\, CPUNIT|ACC|posFlag~0, HC1, 1
instance = comp, \CPUNIT|ACC|posFlag~_Duplicate_1feeder\, CPUNIT|ACC|posFlag~_Duplicate_1feeder, HC1, 1
instance = comp, \CPUNIT|ACC|posFlag~_Duplicate_1\, CPUNIT|ACC|posFlag~_Duplicate_1, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector8~0\, CPUNIT|CTRL|Selector8~0, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector8~3\, CPUNIT|CTRL|Selector8~3, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector8~5\, CPUNIT|CTRL|Selector8~5, HC1, 1
instance = comp, \CPUNIT|CTRL|state.NOP_PC\, CPUNIT|CTRL|state.NOP_PC, HC1, 1
instance = comp, \CPUNIT|CTRL|WideOr6\, CPUNIT|CTRL|WideOr6, HC1, 1
instance = comp, \CPUNIT|PC|holdAddress[2]\, CPUNIT|PC|holdAddress[2], HC1, 1
instance = comp, \CPUNIT|CTRL|WideOr7~0\, CPUNIT|CTRL|WideOr7~0, HC1, 1
instance = comp, \CPUNIT|PC|address[2]~2\, CPUNIT|PC|address[2]~2, HC1, 1
instance = comp, \CPUNIT|MEM|readAddress[2]\, CPUNIT|MEM|readAddress[2], HC1, 1
instance = comp, \CPUNIT|ALU|Add0~10\, CPUNIT|ALU|Add0~10, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~31\, CPUNIT|ACC|holdAccOut~31, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~32\, CPUNIT|ACC|holdAccOut~32, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[5]\, CPUNIT|ACC|holdAccOut[5], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[5]\, CPUNIT|ACC|accOut[5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][5]\, CPUNIT|MEM|ram[31][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][5]~102\, CPUNIT|MEM|ram[19][5]~102, HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][5]\, CPUNIT|MEM|ram[19][5], HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~17\, CPUNIT|MEM|Mux10~17, HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~18\, CPUNIT|MEM|Mux10~18, HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][5]\, CPUNIT|MEM|ram[21][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][5]\, CPUNIT|MEM|ram[29][5], HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~11\, CPUNIT|MEM|Mux10~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][5]\, CPUNIT|MEM|ram[26][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][5]\, CPUNIT|MEM|ram[18][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][5]~feeder\, CPUNIT|MEM|ram[22][5]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][5]\, CPUNIT|MEM|ram[22][5], HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~12\, CPUNIT|MEM|Mux10~12, HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~13\, CPUNIT|MEM|Mux10~13, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][5]\, CPUNIT|MEM|ram[28][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][5]~feeder\, CPUNIT|MEM|ram[20][5]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][5]\, CPUNIT|MEM|ram[20][5], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][5]~101\, CPUNIT|MEM|ram[16][5]~101, HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][5]\, CPUNIT|MEM|ram[16][5], HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~14\, CPUNIT|MEM|Mux10~14, HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~15\, CPUNIT|MEM|Mux10~15, HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~16\, CPUNIT|MEM|Mux10~16, HC1, 1
instance = comp, \CPUNIT|MEM|Mux10~19\, CPUNIT|MEM|Mux10~19, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[5]~6\, CPUNIT|ACC|holdAccOut[5]~6, HC1, 1
instance = comp, \CPUNIT|IR|opCode~2\, CPUNIT|IR|opCode~2, HC1, 1
instance = comp, \CPUNIT|IR|opCode[0]\, CPUNIT|IR|opCode[0], HC1, 1
instance = comp, \CPUNIT|CTRL|Selector5~1\, CPUNIT|CTRL|Selector5~1, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector5~2\, CPUNIT|CTRL|Selector5~2, HC1, 1
instance = comp, \CPUNIT|CTRL|state.ACC_ALU_NAND\, CPUNIT|CTRL|state.ACC_ALU_NAND, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[15]~16\, CPUNIT|ACC|holdAccOut[15]~16, HC1, 1
instance = comp, \CPUNIT|ALU|Add0~12\, CPUNIT|ALU|Add0~12, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~33\, CPUNIT|ACC|holdAccOut~33, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~34\, CPUNIT|ACC|holdAccOut~34, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[6]\, CPUNIT|ACC|holdAccOut[6], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[6]~feeder\, CPUNIT|ACC|accOut[6]~feeder, HC1, 1
instance = comp, \CPUNIT|ACC|accOut[6]\, CPUNIT|ACC|accOut[6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][6]\, CPUNIT|MEM|ram[3][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][6]\, CPUNIT|MEM|ram[0][6], HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~4\, CPUNIT|MEM|Mux9~4, HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~5\, CPUNIT|MEM|Mux9~5, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][6]\, CPUNIT|MEM|ram[7][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][6]~86\, CPUNIT|MEM|ram[6][6]~86, HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][6]\, CPUNIT|MEM|ram[6][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][6]\, CPUNIT|MEM|ram[4][6], HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~2\, CPUNIT|MEM|Mux9~2, HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~3\, CPUNIT|MEM|Mux9~3, HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~6\, CPUNIT|MEM|Mux9~6, HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][6]\, CPUNIT|MEM|ram[13][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][6]\, CPUNIT|MEM|ram[15][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][6]~87\, CPUNIT|MEM|ram[14][6]~87, HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][6]\, CPUNIT|MEM|ram[14][6], HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][6]~88\, CPUNIT|MEM|ram[12][6]~88, HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][6]\, CPUNIT|MEM|ram[12][6], HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~7\, CPUNIT|MEM|Mux9~7, HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~8\, CPUNIT|MEM|Mux9~8, HC1, 1
instance = comp, \CPUNIT|MEM|Mux9~9\, CPUNIT|MEM|Mux9~9, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[6]~7\, CPUNIT|ACC|holdAccOut[6]~7, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~35\, CPUNIT|ACC|holdAccOut~35, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~36\, CPUNIT|ACC|holdAccOut~36, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[7]\, CPUNIT|ACC|holdAccOut[7], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[7]\, CPUNIT|ACC|accOut[7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][7]~feeder\, CPUNIT|MEM|ram[21][7]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][7]\, CPUNIT|MEM|ram[21][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][7]\, CPUNIT|MEM|ram[29][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][7]\, CPUNIT|MEM|ram[25][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][7]\, CPUNIT|MEM|ram[17][7], HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~10\, CPUNIT|MEM|Mux8~10, HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~11\, CPUNIT|MEM|Mux8~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][7]\, CPUNIT|MEM|ram[30][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][7]~81\, CPUNIT|MEM|ram[18][7]~81, HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][7]\, CPUNIT|MEM|ram[18][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][7]~feeder\, CPUNIT|MEM|ram[22][7]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][7]\, CPUNIT|MEM|ram[22][7], HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~12\, CPUNIT|MEM|Mux8~12, HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~13\, CPUNIT|MEM|Mux8~13, HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][7]\, CPUNIT|MEM|ram[24][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][7]~feeder\, CPUNIT|MEM|ram[20][7]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][7]\, CPUNIT|MEM|ram[20][7], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][7]~82\, CPUNIT|MEM|ram[16][7]~82, HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][7]\, CPUNIT|MEM|ram[16][7], HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~14\, CPUNIT|MEM|Mux8~14, HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~15\, CPUNIT|MEM|Mux8~15, HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~16\, CPUNIT|MEM|Mux8~16, HC1, 1
instance = comp, \CPUNIT|MEM|Mux8~19\, CPUNIT|MEM|Mux8~19, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[7]~8\, CPUNIT|ACC|holdAccOut[7]~8, HC1, 1
instance = comp, \CPUNIT|IR|opCode~0\, CPUNIT|IR|opCode~0, HC1, 1
instance = comp, \CPUNIT|IR|opCode[2]\, CPUNIT|IR|opCode[2], HC1, 1
instance = comp, \CPUNIT|CTRL|Mux4~0\, CPUNIT|CTRL|Mux4~0, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector9~0\, CPUNIT|CTRL|Selector9~0, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector6~1\, CPUNIT|CTRL|Selector6~1, HC1, 1
instance = comp, \CPUNIT|CTRL|state.ACC_inEnter\, CPUNIT|CTRL|state.ACC_inEnter, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[15]~17\, CPUNIT|ACC|holdAccOut[15]~17, HC1, 1
instance = comp, \SW[1]~I\, SW[1], HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~23\, CPUNIT|ACC|holdAccOut~23, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut~24\, CPUNIT|ACC|holdAccOut~24, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[1]\, CPUNIT|ACC|holdAccOut[1], HC1, 1
instance = comp, \CPUNIT|ACC|accOut[1]\, CPUNIT|ACC|accOut[1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][1]\, CPUNIT|MEM|ram[7][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][1]~feeder\, CPUNIT|MEM|ram[5][1]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][1]\, CPUNIT|MEM|ram[5][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][1]~142\, CPUNIT|MEM|ram[4][1]~142, HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][1]\, CPUNIT|MEM|ram[4][1], HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~0\, CPUNIT|MEM|Mux14~0, HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~1\, CPUNIT|MEM|Mux14~1, HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][1]~148\, CPUNIT|MEM|ram[14][1]~148, HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][1]\, CPUNIT|MEM|ram[14][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][1]~150\, CPUNIT|MEM|ram[15][1]~150, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][1]\, CPUNIT|MEM|ram[15][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][1]~149\, CPUNIT|MEM|ram[13][1]~149, HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][1]\, CPUNIT|MEM|ram[13][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][1]\, CPUNIT|MEM|ram[12][1], HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~7\, CPUNIT|MEM|Mux14~7, HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~8\, CPUNIT|MEM|Mux14~8, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][1]~146\, CPUNIT|MEM|ram[1][1]~146, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][1]\, CPUNIT|MEM|ram[1][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][1]\, CPUNIT|MEM|ram[0][1], HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~4\, CPUNIT|MEM|Mux14~4, HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~5\, CPUNIT|MEM|Mux14~5, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][1]~145\, CPUNIT|MEM|ram[11][1]~145, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][1]\, CPUNIT|MEM|ram[11][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][1]~143\, CPUNIT|MEM|ram[9][1]~143, HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][1]\, CPUNIT|MEM|ram[9][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][1]\, CPUNIT|MEM|ram[8][1], HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~2\, CPUNIT|MEM|Mux14~2, HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~3\, CPUNIT|MEM|Mux14~3, HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~6\, CPUNIT|MEM|Mux14~6, HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~9\, CPUNIT|MEM|Mux14~9, HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][1]~feeder\, CPUNIT|MEM|ram[23][1]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][1]\, CPUNIT|MEM|ram[23][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][1]\, CPUNIT|MEM|ram[31][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][1]\, CPUNIT|MEM|ram[19][1], HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~17\, CPUNIT|MEM|Mux14~17, HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~18\, CPUNIT|MEM|Mux14~18, HC1, 1
instance = comp, \CPUNIT|MEM|ram[26][1]\, CPUNIT|MEM|ram[26][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][1]\, CPUNIT|MEM|ram[18][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][1]\, CPUNIT|MEM|ram[22][1], HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~12\, CPUNIT|MEM|Mux14~12, HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~13\, CPUNIT|MEM|Mux14~13, HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][1]~feeder\, CPUNIT|MEM|ram[24][1]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][1]\, CPUNIT|MEM|ram[24][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][1]\, CPUNIT|MEM|ram[28][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][1]\, CPUNIT|MEM|ram[20][1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][1]\, CPUNIT|MEM|ram[16][1], HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~14\, CPUNIT|MEM|Mux14~14, HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~15\, CPUNIT|MEM|Mux14~15, HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~16\, CPUNIT|MEM|Mux14~16, HC1, 1
instance = comp, \CPUNIT|MEM|Mux14~19\, CPUNIT|MEM|Mux14~19, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[1]~2\, CPUNIT|ACC|holdAccOut[1]~2, HC1, 1
instance = comp, \CPUNIT|IR|irOut[1]\, CPUNIT|IR|irOut[1], HC1, 1
instance = comp, \CPUNIT|PC|address[1]~0\, CPUNIT|PC|address[1]~0, HC1, 1
instance = comp, \CPUNIT|MEM|readAddress[1]\, CPUNIT|MEM|readAddress[1], HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][3]~162\, CPUNIT|MEM|ram[15][3]~162, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][3]\, CPUNIT|MEM|ram[15][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][3]\, CPUNIT|MEM|ram[12][3], HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~7\, CPUNIT|MEM|Mux12~7, HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~8\, CPUNIT|MEM|Mux12~8, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][3]~158\, CPUNIT|MEM|ram[1][3]~158, HC1, 1
instance = comp, \CPUNIT|MEM|ram[1][3]\, CPUNIT|MEM|ram[1][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][3]~feeder\, CPUNIT|MEM|ram[2][3]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][3]\, CPUNIT|MEM|ram[2][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][3]\, CPUNIT|MEM|ram[0][3], HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~4\, CPUNIT|MEM|Mux12~4, HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~5\, CPUNIT|MEM|Mux12~5, HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][3]~154\, CPUNIT|MEM|ram[9][3]~154, HC1, 1
instance = comp, \CPUNIT|MEM|ram[9][3]\, CPUNIT|MEM|ram[9][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][3]~156\, CPUNIT|MEM|ram[8][3]~156, HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][3]\, CPUNIT|MEM|ram[8][3], HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~2\, CPUNIT|MEM|Mux12~2, HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~3\, CPUNIT|MEM|Mux12~3, HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~6\, CPUNIT|MEM|Mux12~6, HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~9\, CPUNIT|MEM|Mux12~9, HC1, 1
instance = comp, \CPUNIT|MEM|ram[23][3]\, CPUNIT|MEM|ram[23][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][3]\, CPUNIT|MEM|ram[31][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][3]\, CPUNIT|MEM|ram[19][3], HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~17\, CPUNIT|MEM|Mux12~17, HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~18\, CPUNIT|MEM|Mux12~18, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][3]~feeder\, CPUNIT|MEM|ram[29][3]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][3]\, CPUNIT|MEM|ram[29][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][3]\, CPUNIT|MEM|ram[21][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][3]~163\, CPUNIT|MEM|ram[17][3]~163, HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][3]\, CPUNIT|MEM|ram[17][3], HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~10\, CPUNIT|MEM|Mux12~10, HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~11\, CPUNIT|MEM|Mux12~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][3]\, CPUNIT|MEM|ram[30][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][3]\, CPUNIT|MEM|ram[18][3], HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~12\, CPUNIT|MEM|Mux12~12, HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~13\, CPUNIT|MEM|Mux12~13, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][3]\, CPUNIT|MEM|ram[28][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][3]\, CPUNIT|MEM|ram[24][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][3]\, CPUNIT|MEM|ram[20][3], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][3]\, CPUNIT|MEM|ram[16][3], HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~14\, CPUNIT|MEM|Mux12~14, HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~15\, CPUNIT|MEM|Mux12~15, HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~16\, CPUNIT|MEM|Mux12~16, HC1, 1
instance = comp, \CPUNIT|MEM|Mux12~19\, CPUNIT|MEM|Mux12~19, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[3]~4\, CPUNIT|ACC|holdAccOut[3]~4, HC1, 1
instance = comp, \CPUNIT|IR|irOut[3]\, CPUNIT|IR|irOut[3], HC1, 1
instance = comp, \CPUNIT|PC|Add0~6\, CPUNIT|PC|Add0~6, HC1, 1
instance = comp, \CPUNIT|PC|holdAddress~3\, CPUNIT|PC|holdAddress~3, HC1, 1
instance = comp, \CPUNIT|PC|holdAddress[3]\, CPUNIT|PC|holdAddress[3], HC1, 1
instance = comp, \CPUNIT|PC|Add0~8\, CPUNIT|PC|Add0~8, HC1, 1
instance = comp, \CPUNIT|PC|holdAddress~4\, CPUNIT|PC|holdAddress~4, HC1, 1
instance = comp, \CPUNIT|PC|holdAddress[4]\, CPUNIT|PC|holdAddress[4], HC1, 1
instance = comp, \CPUNIT|PC|address[4]~4\, CPUNIT|PC|address[4]~4, HC1, 1
instance = comp, \CPUNIT|MEM|readAddress[4]\, CPUNIT|MEM|readAddress[4], HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][13]~feeder\, CPUNIT|MEM|ram[30][13]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][13]\, CPUNIT|MEM|ram[30][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[22][13]\, CPUNIT|MEM|ram[22][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][13]\, CPUNIT|MEM|ram[18][13], HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~10\, CPUNIT|MEM|Mux2~10, HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~11\, CPUNIT|MEM|Mux2~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][13]\, CPUNIT|MEM|ram[31][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][13]\, CPUNIT|MEM|ram[19][13], HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~17\, CPUNIT|MEM|Mux2~17, HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~18\, CPUNIT|MEM|Mux2~18, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][13]~feeder\, CPUNIT|MEM|ram[29][13]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][13]\, CPUNIT|MEM|ram[29][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][13]\, CPUNIT|MEM|ram[25][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][13]\, CPUNIT|MEM|ram[17][13], HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~12\, CPUNIT|MEM|Mux2~12, HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~13\, CPUNIT|MEM|Mux2~13, HC1, 1
instance = comp, \CPUNIT|MEM|ram[28][13]\, CPUNIT|MEM|ram[28][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][13]\, CPUNIT|MEM|ram[16][13], HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~14\, CPUNIT|MEM|Mux2~14, HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~15\, CPUNIT|MEM|Mux2~15, HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~16\, CPUNIT|MEM|Mux2~16, HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~19\, CPUNIT|MEM|Mux2~19, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][13]~feeder\, CPUNIT|MEM|ram[15][13]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][13]\, CPUNIT|MEM|ram[15][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[13][13]\, CPUNIT|MEM|ram[13][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][13]\, CPUNIT|MEM|ram[14][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][13]\, CPUNIT|MEM|ram[12][13], HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~7\, CPUNIT|MEM|Mux2~7, HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~8\, CPUNIT|MEM|Mux2~8, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][13]\, CPUNIT|MEM|ram[11][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][13]\, CPUNIT|MEM|ram[8][13], HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~0\, CPUNIT|MEM|Mux2~0, HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~1\, CPUNIT|MEM|Mux2~1, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][13]\, CPUNIT|MEM|ram[3][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[2][13]\, CPUNIT|MEM|ram[2][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][13]\, CPUNIT|MEM|ram[0][13], HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~4\, CPUNIT|MEM|Mux2~4, HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~5\, CPUNIT|MEM|Mux2~5, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][13]~feeder\, CPUNIT|MEM|ram[7][13]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][13]\, CPUNIT|MEM|ram[7][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[5][13]\, CPUNIT|MEM|ram[5][13], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][13]\, CPUNIT|MEM|ram[4][13], HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~2\, CPUNIT|MEM|Mux2~2, HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~3\, CPUNIT|MEM|Mux2~3, HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~6\, CPUNIT|MEM|Mux2~6, HC1, 1
instance = comp, \CPUNIT|MEM|Mux2~9\, CPUNIT|MEM|Mux2~9, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[13]~14\, CPUNIT|ACC|holdAccOut[13]~14, HC1, 1
instance = comp, \CPUNIT|IR|opCode~1\, CPUNIT|IR|opCode~1, HC1, 1
instance = comp, \CPUNIT|IR|opCode[1]\, CPUNIT|IR|opCode[1], HC1, 1
instance = comp, \CPUNIT|ACC|zeroFlag~_Duplicate_1\, CPUNIT|ACC|zeroFlag~_Duplicate_1, HC1, 1
instance = comp, \CPUNIT|CTRL|nextState~17\, CPUNIT|CTRL|nextState~17, HC1, 1
instance = comp, \CPUNIT|CTRL|nextState~18\, CPUNIT|CTRL|nextState~18, HC1, 1
instance = comp, \CPUNIT|CTRL|nextState~15\, CPUNIT|CTRL|nextState~15, HC1, 1
instance = comp, \CPUNIT|CTRL|nextState~16\, CPUNIT|CTRL|nextState~16, HC1, 1
instance = comp, \CPUNIT|CTRL|Selector7~0\, CPUNIT|CTRL|Selector7~0, HC1, 1
instance = comp, \CPUNIT|CTRL|state.JUMP_PC_MEM\, CPUNIT|CTRL|state.JUMP_PC_MEM, HC1, 1
instance = comp, \CPUNIT|PC|holdAddress~1\, CPUNIT|PC|holdAddress~1, HC1, 1
instance = comp, \CPUNIT|PC|holdAddress[0]\, CPUNIT|PC|holdAddress[0], HC1, 1
instance = comp, \CPUNIT|PC|address[0]~1\, CPUNIT|PC|address[0]~1, HC1, 1
instance = comp, \CPUNIT|MEM|readAddress[0]\, CPUNIT|MEM|readAddress[0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][0]~110\, CPUNIT|MEM|ram[15][0]~110, HC1, 1
instance = comp, \CPUNIT|MEM|ram[15][0]\, CPUNIT|MEM|ram[15][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[12][0]\, CPUNIT|MEM|ram[12][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[14][0]\, CPUNIT|MEM|ram[14][0], HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~7\, CPUNIT|MEM|Mux15~7, HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~8\, CPUNIT|MEM|Mux15~8, HC1, 1
instance = comp, \CPUNIT|MEM|ram[11][0]\, CPUNIT|MEM|ram[11][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][0]~104\, CPUNIT|MEM|ram[8][0]~104, HC1, 1
instance = comp, \CPUNIT|MEM|ram[8][0]\, CPUNIT|MEM|ram[8][0], HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~0\, CPUNIT|MEM|Mux15~0, HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~1\, CPUNIT|MEM|Mux15~1, HC1, 1
instance = comp, \CPUNIT|MEM|ram[3][0]\, CPUNIT|MEM|ram[3][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[0][0]\, CPUNIT|MEM|ram[0][0], HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~4\, CPUNIT|MEM|Mux15~4, HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~5\, CPUNIT|MEM|Mux15~5, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][0]~107\, CPUNIT|MEM|ram[7][0]~107, HC1, 1
instance = comp, \CPUNIT|MEM|ram[7][0]\, CPUNIT|MEM|ram[7][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][0]~feeder\, CPUNIT|MEM|ram[6][0]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[6][0]\, CPUNIT|MEM|ram[6][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][0]~106\, CPUNIT|MEM|ram[4][0]~106, HC1, 1
instance = comp, \CPUNIT|MEM|ram[4][0]\, CPUNIT|MEM|ram[4][0], HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~2\, CPUNIT|MEM|Mux15~2, HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~3\, CPUNIT|MEM|Mux15~3, HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~6\, CPUNIT|MEM|Mux15~6, HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~9\, CPUNIT|MEM|Mux15~9, HC1, 1
instance = comp, \CPUNIT|MEM|ram[30][0]\, CPUNIT|MEM|ram[30][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][0]~111\, CPUNIT|MEM|ram[18][0]~111, HC1, 1
instance = comp, \CPUNIT|MEM|ram[18][0]\, CPUNIT|MEM|ram[18][0], HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~10\, CPUNIT|MEM|Mux15~10, HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~11\, CPUNIT|MEM|Mux15~11, HC1, 1
instance = comp, \CPUNIT|MEM|ram[27][0]\, CPUNIT|MEM|ram[27][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[31][0]\, CPUNIT|MEM|ram[31][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[19][0]\, CPUNIT|MEM|ram[19][0], HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~17\, CPUNIT|MEM|Mux15~17, HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~18\, CPUNIT|MEM|Mux15~18, HC1, 1
instance = comp, \CPUNIT|MEM|ram[20][0]\, CPUNIT|MEM|ram[20][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][0]~feeder\, CPUNIT|MEM|ram[24][0]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[24][0]\, CPUNIT|MEM|ram[24][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[16][0]\, CPUNIT|MEM|ram[16][0], HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~14\, CPUNIT|MEM|Mux15~14, HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~15\, CPUNIT|MEM|Mux15~15, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][0]~feeder\, CPUNIT|MEM|ram[29][0]~feeder, HC1, 1
instance = comp, \CPUNIT|MEM|ram[29][0]\, CPUNIT|MEM|ram[29][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[25][0]\, CPUNIT|MEM|ram[25][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[21][0]\, CPUNIT|MEM|ram[21][0], HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][0]~112\, CPUNIT|MEM|ram[17][0]~112, HC1, 1
instance = comp, \CPUNIT|MEM|ram[17][0]\, CPUNIT|MEM|ram[17][0], HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~12\, CPUNIT|MEM|Mux15~12, HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~13\, CPUNIT|MEM|Mux15~13, HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~16\, CPUNIT|MEM|Mux15~16, HC1, 1
instance = comp, \CPUNIT|MEM|Mux15~19\, CPUNIT|MEM|Mux15~19, HC1, 1
instance = comp, \CPUNIT|ACC|holdAccOut[0]~1\, CPUNIT|ACC|holdAccOut[0]~1, HC1, 1
instance = comp, \CPUNIT|IR|irOut[0]\, CPUNIT|IR|irOut[0], HC1, 1
instance = comp, \CPUNIT|CTRL|Selector9~3\, CPUNIT|CTRL|Selector9~3, HC1, 1
instance = comp, \CPUNIT|CTRL|state.NOP_OUT\, CPUNIT|CTRL|state.NOP_OUT, HC1, 1
instance = comp, \CPUNIT|CTRL|ledWait\, CPUNIT|CTRL|ledWait, HC1, 1
instance = comp, \CLOCK|q~_Duplicate_1\, CLOCK|q~_Duplicate_1, HC1, 1
instance = comp, \CLOCK|a[6]~17\, CLOCK|a[6]~17, HC1, 1
instance = comp, \CLOCK|a[7]~19\, CLOCK|a[7]~19, HC1, 1
instance = comp, \CLOCK|a[7]\, CLOCK|a[7], HC1, 1
instance = comp, \CLOCK|a[6]\, CLOCK|a[6], HC1, 1
instance = comp, \CLOCK|a[0]~51\, CLOCK|a[0]~51, HC1, 1
instance = comp, \CLOCK|a[0]\, CLOCK|a[0], HC1, 1
instance = comp, \CLOCK|Add1~2\, CLOCK|Add1~2, HC1, 1
instance = comp, \CLOCK|a[2]\, CLOCK|a[2], HC1, 1
instance = comp, \CLOCK|Add1~4\, CLOCK|Add1~4, HC1, 1
instance = comp, \CLOCK|Add1~8\, CLOCK|Add1~8, HC1, 1
instance = comp, \CLOCK|a[5]\, CLOCK|a[5], HC1, 1
instance = comp, \CLOCK|Add1~14\, CLOCK|Add1~14, HC1, 1
instance = comp, \CLOCK|a[8]~21\, CLOCK|a[8]~21, HC1, 1
instance = comp, \CLOCK|a[9]~23\, CLOCK|a[9]~23, HC1, 1
instance = comp, \CLOCK|a[9]\, CLOCK|a[9], HC1, 1
instance = comp, \CLOCK|Add1~16\, CLOCK|Add1~16, HC1, 1
instance = comp, \CLOCK|a[10]~25\, CLOCK|a[10]~25, HC1, 1
instance = comp, \CLOCK|a[10]\, CLOCK|a[10], HC1, 1
instance = comp, \CLOCK|Add1~20\, CLOCK|Add1~20, HC1, 1
instance = comp, \CLOCK|a[11]~27\, CLOCK|a[11]~27, HC1, 1
instance = comp, \CLOCK|a[11]\, CLOCK|a[11], HC1, 1
instance = comp, \CLOCK|Add1~22\, CLOCK|Add1~22, HC1, 1
instance = comp, \CLOCK|Add1~24\, CLOCK|Add1~24, HC1, 1
instance = comp, \CLOCK|a[12]~29\, CLOCK|a[12]~29, HC1, 1
instance = comp, \CLOCK|a[14]~33\, CLOCK|a[14]~33, HC1, 1
instance = comp, \CLOCK|a[15]~35\, CLOCK|a[15]~35, HC1, 1
instance = comp, \CLOCK|a[16]~37\, CLOCK|a[16]~37, HC1, 1
instance = comp, \CLOCK|a[17]~39\, CLOCK|a[17]~39, HC1, 1
instance = comp, \CLOCK|a[17]\, CLOCK|a[17], HC1, 1
instance = comp, \CLOCK|a[16]\, CLOCK|a[16], HC1, 1
instance = comp, \CLOCK|a[14]\, CLOCK|a[14], HC1, 1
instance = comp, \CLOCK|Add1~34\, CLOCK|Add1~34, HC1, 1
instance = comp, \CLOCK|Add1~36\, CLOCK|Add1~36, HC1, 1
instance = comp, \CLOCK|a[19]~43\, CLOCK|a[19]~43, HC1, 1
instance = comp, \CLOCK|a[20]~45\, CLOCK|a[20]~45, HC1, 1
instance = comp, \CLOCK|a[21]~47\, CLOCK|a[21]~47, HC1, 1
instance = comp, \CLOCK|a[21]\, CLOCK|a[21], HC1, 1
instance = comp, \CLOCK|Add1~42\, CLOCK|Add1~42, HC1, 1
instance = comp, \CLOCK|a[22]~49\, CLOCK|a[22]~49, HC1, 1
instance = comp, \CLOCK|a[22]\, CLOCK|a[22], HC1, 1
instance = comp, \CLOCK|a[20]\, CLOCK|a[20], HC1, 1
instance = comp, \CLOCK|a[19]\, CLOCK|a[19], HC1, 1
instance = comp, \CLOCK|a[15]\, CLOCK|a[15], HC1, 1
instance = comp, \CLOCK|a[12]\, CLOCK|a[12], HC1, 1
instance = comp, \CLOCK|a[8]\, CLOCK|a[8], HC1, 1
instance = comp, \CLOCK|a[3]\, CLOCK|a[3], HC1, 1
instance = comp, \CLOCK|LessThan0~0\, CLOCK|LessThan0~0, HC1, 1
instance = comp, \CLOCK|LessThan0~1\, CLOCK|LessThan0~1, HC1, 1
instance = comp, \CLOCK|LessThan0~2\, CLOCK|LessThan0~2, HC1, 1
instance = comp, \CLOCK|LessThan0~3\, CLOCK|LessThan0~3, HC1, 1
instance = comp, \CLOCK|LessThan0~4\, CLOCK|LessThan0~4, HC1, 1
instance = comp, \CLOCK|LessThan0~5\, CLOCK|LessThan0~5, HC1, 1
instance = comp, \CLOCK|LessThan0~6\, CLOCK|LessThan0~6, HC1, 1
instance = comp, \CLOCK|LessThan0~7\, CLOCK|LessThan0~7, HC1, 1
instance = comp, \CLOCK|q~0\, CLOCK|q~0, HC1, 1
instance = comp, \CLOCK_50~I\, CLOCK_50, HC1, 1
instance = comp, \CLOCK_50~clkctrl\, CLOCK_50~clkctrl, HC1, 1
instance = comp, \CLOCK|q~clkctrl\, CLOCK|q~clkctrl, HC1, 1
instance = comp, \InputDisp0|Mux6~0\, InputDisp0|Mux6~0, HC1, 1
instance = comp, \InputDisp0|Mux5~0\, InputDisp0|Mux5~0, HC1, 1
instance = comp, \InputDisp0|Mux4~0\, InputDisp0|Mux4~0, HC1, 1
instance = comp, \InputDisp0|Mux3~0\, InputDisp0|Mux3~0, HC1, 1
instance = comp, \InputDisp0|Mux2~0\, InputDisp0|Mux2~0, HC1, 1
instance = comp, \InputDisp0|Mux1~0\, InputDisp0|Mux1~0, HC1, 1
instance = comp, \InputDisp0|Mux0~0\, InputDisp0|Mux0~0, HC1, 1
instance = comp, \SW[7]~I\, SW[7], HC1, 1
instance = comp, \SW[5]~I\, SW[5], HC1, 1
instance = comp, \SW[6]~I\, SW[6], HC1, 1
instance = comp, \InputDisp1|Mux6~0\, InputDisp1|Mux6~0, HC1, 1
instance = comp, \InputDisp1|Mux5~0\, InputDisp1|Mux5~0, HC1, 1
instance = comp, \InputDisp1|Mux4~0\, InputDisp1|Mux4~0, HC1, 1
instance = comp, \InputDisp1|Mux3~0\, InputDisp1|Mux3~0, HC1, 1
instance = comp, \InputDisp1|Mux2~0\, InputDisp1|Mux2~0, HC1, 1
instance = comp, \InputDisp1|Mux1~0\, InputDisp1|Mux1~0, HC1, 1
instance = comp, \InputDisp1|Mux0~0\, InputDisp1|Mux0~0, HC1, 1
instance = comp, \InputDisp2|Mux6~0\, InputDisp2|Mux6~0, HC1, 1
instance = comp, \InputDisp2|Mux5~0\, InputDisp2|Mux5~0, HC1, 1
instance = comp, \InputDisp2|Mux4~0\, InputDisp2|Mux4~0, HC1, 1
instance = comp, \InputDisp2|Mux3~0\, InputDisp2|Mux3~0, HC1, 1
instance = comp, \InputDisp2|Mux2~0\, InputDisp2|Mux2~0, HC1, 1
instance = comp, \InputDisp2|Mux1~0\, InputDisp2|Mux1~0, HC1, 1
instance = comp, \InputDisp2|Mux0~0\, InputDisp2|Mux0~0, HC1, 1
instance = comp, \SW[15]~I\, SW[15], HC1, 1
instance = comp, \SW[13]~I\, SW[13], HC1, 1
instance = comp, \InputDisp3|Mux6~0\, InputDisp3|Mux6~0, HC1, 1
instance = comp, \InputDisp3|Mux5~0\, InputDisp3|Mux5~0, HC1, 1
instance = comp, \InputDisp3|Mux4~0\, InputDisp3|Mux4~0, HC1, 1
instance = comp, \InputDisp3|Mux3~0\, InputDisp3|Mux3~0, HC1, 1
instance = comp, \InputDisp3|Mux2~0\, InputDisp3|Mux2~0, HC1, 1
instance = comp, \InputDisp3|Mux1~0\, InputDisp3|Mux1~0, HC1, 1
instance = comp, \InputDisp3|Mux0~0\, InputDisp3|Mux0~0, HC1, 1
instance = comp, \OutputDisp0|Mux6~2\, OutputDisp0|Mux6~2, HC1, 1
instance = comp, \OutputDisp0|Mux6~3\, OutputDisp0|Mux6~3, HC1, 1
instance = comp, \OutputDisp0|Mux5~2\, OutputDisp0|Mux5~2, HC1, 1
instance = comp, \OutputDisp0|Mux5~3\, OutputDisp0|Mux5~3, HC1, 1
instance = comp, \OutputDisp0|Mux4~2\, OutputDisp0|Mux4~2, HC1, 1
instance = comp, \OutputDisp0|Mux4~3\, OutputDisp0|Mux4~3, HC1, 1
instance = comp, \OutputDisp0|Mux3~2\, OutputDisp0|Mux3~2, HC1, 1
instance = comp, \OutputDisp0|Mux3~3\, OutputDisp0|Mux3~3, HC1, 1
instance = comp, \OutputDisp0|Mux2~2\, OutputDisp0|Mux2~2, HC1, 1
instance = comp, \OutputDisp0|Mux2~3\, OutputDisp0|Mux2~3, HC1, 1
instance = comp, \OutputDisp0|Mux1~2\, OutputDisp0|Mux1~2, HC1, 1
instance = comp, \OutputDisp0|Mux1~3\, OutputDisp0|Mux1~3, HC1, 1
instance = comp, \OutputDisp0|Mux0~2\, OutputDisp0|Mux0~2, HC1, 1
instance = comp, \OutputDisp0|Mux0~3\, OutputDisp0|Mux0~3, HC1, 1
instance = comp, \OutputDisp1|Mux6~2\, OutputDisp1|Mux6~2, HC1, 1
instance = comp, \OutputDisp1|Mux6~3\, OutputDisp1|Mux6~3, HC1, 1
instance = comp, \OutputDisp1|Mux5~2\, OutputDisp1|Mux5~2, HC1, 1
instance = comp, \OutputDisp1|Mux5~3\, OutputDisp1|Mux5~3, HC1, 1
instance = comp, \OutputDisp1|Mux4~2\, OutputDisp1|Mux4~2, HC1, 1
instance = comp, \OutputDisp1|Mux4~3\, OutputDisp1|Mux4~3, HC1, 1
instance = comp, \OutputDisp1|Mux3~2\, OutputDisp1|Mux3~2, HC1, 1
instance = comp, \OutputDisp1|Mux3~3\, OutputDisp1|Mux3~3, HC1, 1
instance = comp, \OutputDisp1|Mux2~2\, OutputDisp1|Mux2~2, HC1, 1
instance = comp, \OutputDisp1|Mux2~3\, OutputDisp1|Mux2~3, HC1, 1
instance = comp, \OutputDisp1|Mux1~2\, OutputDisp1|Mux1~2, HC1, 1
instance = comp, \OutputDisp1|Mux1~3\, OutputDisp1|Mux1~3, HC1, 1
instance = comp, \OutputDisp1|Mux0~2\, OutputDisp1|Mux0~2, HC1, 1
instance = comp, \OutputDisp1|Mux0~3\, OutputDisp1|Mux0~3, HC1, 1
instance = comp, \OutputDisp2|Mux6~2\, OutputDisp2|Mux6~2, HC1, 1
instance = comp, \OutputDisp2|Mux6~3\, OutputDisp2|Mux6~3, HC1, 1
instance = comp, \OutputDisp2|Mux5~2\, OutputDisp2|Mux5~2, HC1, 1
instance = comp, \OutputDisp2|Mux5~3\, OutputDisp2|Mux5~3, HC1, 1
instance = comp, \OutputDisp2|Mux4~2\, OutputDisp2|Mux4~2, HC1, 1
instance = comp, \OutputDisp2|Mux4~3\, OutputDisp2|Mux4~3, HC1, 1
instance = comp, \OutputDisp2|Mux3~2\, OutputDisp2|Mux3~2, HC1, 1
instance = comp, \OutputDisp2|Mux3~3\, OutputDisp2|Mux3~3, HC1, 1
instance = comp, \OutputDisp2|Mux2~2\, OutputDisp2|Mux2~2, HC1, 1
instance = comp, \OutputDisp2|Mux2~3\, OutputDisp2|Mux2~3, HC1, 1
instance = comp, \OutputDisp2|Mux1~2\, OutputDisp2|Mux1~2, HC1, 1
instance = comp, \OutputDisp2|Mux1~3\, OutputDisp2|Mux1~3, HC1, 1
instance = comp, \OutputDisp2|Mux0~2\, OutputDisp2|Mux0~2, HC1, 1
instance = comp, \OutputDisp2|Mux0~3\, OutputDisp2|Mux0~3, HC1, 1
instance = comp, \OutputDisp3|Mux6~2\, OutputDisp3|Mux6~2, HC1, 1
instance = comp, \OutputDisp3|Mux6~3\, OutputDisp3|Mux6~3, HC1, 1
instance = comp, \OutputDisp3|Mux5~2\, OutputDisp3|Mux5~2, HC1, 1
instance = comp, \OutputDisp3|Mux5~3\, OutputDisp3|Mux5~3, HC1, 1
instance = comp, \OutputDisp3|Mux4~2\, OutputDisp3|Mux4~2, HC1, 1
instance = comp, \OutputDisp3|Mux4~3\, OutputDisp3|Mux4~3, HC1, 1
instance = comp, \OutputDisp3|Mux3~2\, OutputDisp3|Mux3~2, HC1, 1
instance = comp, \OutputDisp3|Mux3~3\, OutputDisp3|Mux3~3, HC1, 1
instance = comp, \OutputDisp3|Mux2~2\, OutputDisp3|Mux2~2, HC1, 1
instance = comp, \OutputDisp3|Mux2~3\, OutputDisp3|Mux2~3, HC1, 1
instance = comp, \OutputDisp3|Mux1~2\, OutputDisp3|Mux1~2, HC1, 1
instance = comp, \OutputDisp3|Mux1~3\, OutputDisp3|Mux1~3, HC1, 1
instance = comp, \OutputDisp3|Mux0~2\, OutputDisp3|Mux0~2, HC1, 1
instance = comp, \OutputDisp3|Mux0~3\, OutputDisp3|Mux0~3, HC1, 1
instance = comp, \SW[16]~I\, SW[16], HC1, 1
instance = comp, \SW[17]~I\, SW[17], HC1, 1
instance = comp, \LEDR[0]~I\, LEDR[0], HC1, 1
instance = comp, \LEDR[1]~I\, LEDR[1], HC1, 1
instance = comp, \LEDR[2]~I\, LEDR[2], HC1, 1
instance = comp, \LEDR[3]~I\, LEDR[3], HC1, 1
instance = comp, \LEDR[4]~I\, LEDR[4], HC1, 1
instance = comp, \LEDR[5]~I\, LEDR[5], HC1, 1
instance = comp, \LEDR[6]~I\, LEDR[6], HC1, 1
instance = comp, \LEDR[7]~I\, LEDR[7], HC1, 1
instance = comp, \LEDR[8]~I\, LEDR[8], HC1, 1
instance = comp, \LEDR[9]~I\, LEDR[9], HC1, 1
instance = comp, \LEDR[10]~I\, LEDR[10], HC1, 1
instance = comp, \LEDR[11]~I\, LEDR[11], HC1, 1
instance = comp, \LEDR[12]~I\, LEDR[12], HC1, 1
instance = comp, \LEDR[13]~I\, LEDR[13], HC1, 1
instance = comp, \LEDR[14]~I\, LEDR[14], HC1, 1
instance = comp, \LEDR[15]~I\, LEDR[15], HC1, 1
instance = comp, \LEDR[16]~I\, LEDR[16], HC1, 1
instance = comp, \LEDR[17]~I\, LEDR[17], HC1, 1
instance = comp, \LEDG[0]~I\, LEDG[0], HC1, 1
instance = comp, \LEDG[1]~I\, LEDG[1], HC1, 1
instance = comp, \LEDG[2]~I\, LEDG[2], HC1, 1
instance = comp, \LEDG[3]~I\, LEDG[3], HC1, 1
instance = comp, \LEDG[4]~I\, LEDG[4], HC1, 1
instance = comp, \LEDG[5]~I\, LEDG[5], HC1, 1
instance = comp, \LEDG[6]~I\, LEDG[6], HC1, 1
instance = comp, \LEDG[7]~I\, LEDG[7], HC1, 1
instance = comp, \HEX0[6]~I\, HEX0[6], HC1, 1
instance = comp, \HEX0[5]~I\, HEX0[5], HC1, 1
instance = comp, \HEX0[4]~I\, HEX0[4], HC1, 1
instance = comp, \HEX0[3]~I\, HEX0[3], HC1, 1
instance = comp, \HEX0[2]~I\, HEX0[2], HC1, 1
instance = comp, \HEX0[1]~I\, HEX0[1], HC1, 1
instance = comp, \HEX0[0]~I\, HEX0[0], HC1, 1
instance = comp, \HEX1[6]~I\, HEX1[6], HC1, 1
instance = comp, \HEX1[5]~I\, HEX1[5], HC1, 1
instance = comp, \HEX1[4]~I\, HEX1[4], HC1, 1
instance = comp, \HEX1[3]~I\, HEX1[3], HC1, 1
instance = comp, \HEX1[2]~I\, HEX1[2], HC1, 1
instance = comp, \HEX1[1]~I\, HEX1[1], HC1, 1
instance = comp, \HEX1[0]~I\, HEX1[0], HC1, 1
instance = comp, \HEX2[6]~I\, HEX2[6], HC1, 1
instance = comp, \HEX2[5]~I\, HEX2[5], HC1, 1
instance = comp, \HEX2[4]~I\, HEX2[4], HC1, 1
instance = comp, \HEX2[3]~I\, HEX2[3], HC1, 1
instance = comp, \HEX2[2]~I\, HEX2[2], HC1, 1
instance = comp, \HEX2[1]~I\, HEX2[1], HC1, 1
instance = comp, \HEX2[0]~I\, HEX2[0], HC1, 1
instance = comp, \HEX3[6]~I\, HEX3[6], HC1, 1
instance = comp, \HEX3[5]~I\, HEX3[5], HC1, 1
instance = comp, \HEX3[4]~I\, HEX3[4], HC1, 1
instance = comp, \HEX3[3]~I\, HEX3[3], HC1, 1
instance = comp, \HEX3[2]~I\, HEX3[2], HC1, 1
instance = comp, \HEX3[1]~I\, HEX3[1], HC1, 1
instance = comp, \HEX3[0]~I\, HEX3[0], HC1, 1
instance = comp, \HEX4[6]~I\, HEX4[6], HC1, 1
instance = comp, \HEX4[5]~I\, HEX4[5], HC1, 1
instance = comp, \HEX4[4]~I\, HEX4[4], HC1, 1
instance = comp, \HEX4[3]~I\, HEX4[3], HC1, 1
instance = comp, \HEX4[2]~I\, HEX4[2], HC1, 1
instance = comp, \HEX4[1]~I\, HEX4[1], HC1, 1
instance = comp, \HEX4[0]~I\, HEX4[0], HC1, 1
instance = comp, \HEX5[6]~I\, HEX5[6], HC1, 1
instance = comp, \HEX5[5]~I\, HEX5[5], HC1, 1
instance = comp, \HEX5[4]~I\, HEX5[4], HC1, 1
instance = comp, \HEX5[3]~I\, HEX5[3], HC1, 1
instance = comp, \HEX5[2]~I\, HEX5[2], HC1, 1
instance = comp, \HEX5[1]~I\, HEX5[1], HC1, 1
instance = comp, \HEX5[0]~I\, HEX5[0], HC1, 1
instance = comp, \HEX6[6]~I\, HEX6[6], HC1, 1
instance = comp, \HEX6[5]~I\, HEX6[5], HC1, 1
instance = comp, \HEX6[4]~I\, HEX6[4], HC1, 1
instance = comp, \HEX6[3]~I\, HEX6[3], HC1, 1
instance = comp, \HEX6[2]~I\, HEX6[2], HC1, 1
instance = comp, \HEX6[1]~I\, HEX6[1], HC1, 1
instance = comp, \HEX6[0]~I\, HEX6[0], HC1, 1
instance = comp, \HEX7[6]~I\, HEX7[6], HC1, 1
instance = comp, \HEX7[5]~I\, HEX7[5], HC1, 1
instance = comp, \HEX7[4]~I\, HEX7[4], HC1, 1
instance = comp, \HEX7[3]~I\, HEX7[3], HC1, 1
instance = comp, \HEX7[2]~I\, HEX7[2], HC1, 1
instance = comp, \HEX7[1]~I\, HEX7[1], HC1, 1
instance = comp, \HEX7[0]~I\, HEX7[0], HC1, 1
instance = comp, \KEY[1]~I\, KEY[1], HC1, 1
instance = comp, \KEY[2]~I\, KEY[2], HC1, 1
