regmap	,	V_18
wcove_gpio_irq_handler	,	F_24
parent	,	V_77
ENOMEM	,	V_80
regmap_bulk_read	,	F_25
dev_get_drvdata	,	F_34
ngpio	,	V_92
regmap_irq_chip	,	V_81
virq	,	V_54
hwirq	,	V_50
wcove_update_irq_mask	,	F_2
set_config	,	V_90
regmap_irq_get_virq	,	F_41
" gpio-%-2d %s %s %s %s ctlo=%2x,%s %s\n"	,	L_4
wcove_irqchip	,	V_96
PIN_CONFIG_DRIVE_PUSH_PULL	,	V_34
direction_output	,	V_86
bank	,	V_5
dev	,	V_58
devm_request_threaded_irq	,	F_42
"in "	,	L_6
CTLI_INTCNT_NE	,	V_45
"Failed to get virq by irq %d\n"	,	L_18
GROUP0_NR_IRQS	,	V_14
pinconf_to_config_param	,	F_15
val	,	V_27
wcove_gpio_set	,	F_13
WCOVE_VGPIO_NUM	,	V_93
regmap_read	,	F_11
wcove_gpio_get	,	F_12
IRQ_HANDLED	,	V_63
CTLO_DRV_OD	,	V_33
"Failed to add gpiochip: %d\n"	,	L_16
CTRL_IN	,	V_8
pr_err	,	F_31
"Failed to request irq %d\n"	,	L_19
GFP_KERNEL	,	V_79
device	,	V_76
irq_data	,	V_37
irq_mask	,	V_68
ENODEV	,	V_78
IRQ_NONE	,	V_59
wcove_irq_mask	,	F_23
IRQ_TYPE_NONE	,	V_39
reg_type	,	V_3
mutex_init	,	F_38
wcove_gpio_dir_out	,	F_9
GROUP1_NR_IRQS	,	V_16
gpiochip_get_data	,	F_7
seq_printf	,	F_32
mutex_unlock	,	F_21
IRQ_TYPE_EDGE_BOTH	,	V_41
for_each_set_bit	,	F_27
"       "	,	L_15
irq_data_get_irq_chip_data	,	F_17
get	,	V_88
CTLI_INTCNT_PE	,	V_43
"unmask"	,	L_13
CTLO_DRV_MASK	,	V_32
"pending"	,	L_14
UPDATE_IRQ_TYPE	,	V_48
ENOTSUPP	,	V_36
WCOVE_GPIO_NUM	,	V_71
intel_soc_pmic	,	V_74
KBUILD_MODNAME	,	V_84
chip	,	V_22
CTLO_DRV_CMOS	,	V_35
u8	,	T_2
set	,	V_89
seq_file	,	V_64
irq	,	V_52
intcnt	,	V_20
IRQ_STATUS_BASE	,	V_57
IRQ_TYPE_EDGE_RISING	,	V_42
regmap_update_bits	,	F_4
EINVAL	,	V_46
p	,	V_56
s	,	V_65
set_irq_mask	,	V_17
mutex_lock	,	F_19
GPIO_IRQ1_MASK	,	V_61
IRQF_ONESHOT	,	V_98
GPIO_IN_CTRL_BASE	,	V_9
config	,	V_30
platform_device	,	V_72
BANK1_NR_PINS	,	V_7
ctli	,	V_67
wcove_irq_type	,	F_16
data	,	V_38
CTLI_INTCNT_BE	,	V_19
direction_input	,	V_85
wcove_irq_unmask	,	F_22
wcove_update_irq_ctrl	,	F_5
"lo"	,	L_8
devm_gpiochip_add_data	,	F_39
IRQ_TYPE_EDGE_FALLING	,	V_44
CTLI_INTCNT_DIS	,	V_40
IRQ_MASK_BASE	,	V_15
pdev	,	V_73
irq_status	,	V_69
reg	,	V_4
GPIO_OUT_CTRL_BASE	,	V_10
"    "	,	L_10
irq_chip_data_level2	,	V_82
CTRL_OUT	,	V_23
dbg_show	,	V_95
get_direction	,	V_87
ctlo	,	V_66
gpiochip_set_nested_irqchip	,	F_43
PIN_CONFIG_DRIVE_OPEN_DRAIN	,	V_31
wcove_gpio_set_config	,	F_14
platform_get_irq	,	F_35
wcove_gpio_dir_in	,	F_6
group	,	V_70
ret	,	V_28
"Failed to add irqchip: %d\n"	,	L_17
BANK0_NR_PINS	,	V_6
wcove_gpio_get_direction	,	F_10
wcove_bus_sync_unlock	,	F_20
offset	,	V_55
"out"	,	L_5
"mask  "	,	L_12
CTLO_OUTPUT_SET	,	V_26
name	,	V_99
CTLO_DIR_OUT	,	V_29
wcove_bus_lock	,	F_18
platform_set_drvdata	,	F_37
devm_kzalloc	,	F_36
GPIO_IRQ0_MASK	,	V_60
pending	,	V_53
irqdomain	,	V_62
ctrl_register	,	V_2
update	,	V_47
"hi"	,	L_7
dev_err	,	F_26
handle_simple_irq	,	V_97
wg	,	V_12
irq_find_mapping	,	F_28
regmap_write	,	F_8
wcove_gpio_probe	,	F_33
value	,	V_25
mask	,	V_13
UPDATE_IRQ_MASK	,	V_51
pmic	,	V_75
CTLO_INPUT_SET	,	V_24
irqreturn_t	,	T_1
"fall"	,	L_9
to_reg	,	F_1
handle_nested_irq	,	F_29
"rise"	,	L_11
label	,	V_83
BIT	,	F_3
gpiochip_irqchip_add_nested	,	F_40
wcove_gpio_dbg_show	,	F_30
gpio_chip	,	V_21
can_sleep	,	V_94
"Failed to read irq status register\n"	,	L_1
"Failed to read registers: ctrl out/in or irq status/mask\n"	,	L_3
buslock	,	V_49
wcove_gpio	,	V_11
gpio	,	V_1
"Failed to read irq status\n"	,	L_2
base	,	V_91
