@W: CG1337 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":805:7:805:17|Net resetn_rx_s is not declared.
@W: CG1337 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":447:10:447:18|Net addr_beat is not declared.
@W: CG1337 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":451:10:451:13|Net mask is not declared.
@W: CG1337 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":471:10:471:14|Net FIXED is not declared.
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam OPEN_WRTRANS_MAX on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam OPEN_RDTRANS_MAX on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT0_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT1_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT2_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT3_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT4_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT5_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT6_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT7_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT8_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT9_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT10_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT11_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT12_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT13_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT14_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT15_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT16_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT17_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT18_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT19_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT20_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT21_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT22_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT23_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT24_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT25_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT26_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT27_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT28_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT29_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT30_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT31_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam UPPER_COMPARE_BIT on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam LOWER_COMPARE_BIT on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT0_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT1_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT2_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT3_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT4_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT5_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT6_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT7_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT8_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT9_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT10_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT11_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT12_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT13_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT14_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT15_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT16_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT17_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT18_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT19_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT20_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT21_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT22_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT23_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT24_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT25_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT26_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT27_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT28_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT29_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT30_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT31_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT0_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT1_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT2_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT3_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT4_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT5_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT6_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT7_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT8_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT9_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT10_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT11_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT12_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT13_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT14_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT15_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT16_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT17_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT18_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT19_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT20_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT21_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT22_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT23_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT24_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT25_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT26_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT27_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT28_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT29_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT30_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v":1871:0:1871:17|Ignoring localparam SLOT31_MAX_VEC on the instance and using locally defined value
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v":48:8:48:15|Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v":47:8:47:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\RCOSC\RCOSC_0\RCOSC_RCOSC_0_PF_OSC.v":15:8:15:15|Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL177 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":134:0:134:5|All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.
@W: CG1340 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":132:12:132:21|Index into variable txfifo_dhold could be out of range - a simulation mismatch is possible
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":195:12:195:22|Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":196:12:196:22|Removing wire resetn_rx_p, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":200:12:200:22|Removing wire resetn_rx_r, as there is no assignment to it.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":222:12:222:36|Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":1130:0:1130:5|Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":719:0:719:5|Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":343:0:343:5|Sharing sequential element cfg_enable_P1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":177:3:177:8|Pruning unused bits 31 to 16 of HADDR_d[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":112:31:112:49|Object ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":113:31:113:51|Object u_ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":120:31:120:42|Removing wire u_BUSY_all_0, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":121:31:121:42|Removing wire u_BUSY_all_1, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":122:31:122:42|Removing wire u_BUSY_all_2, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":123:31:123:42|Removing wire u_BUSY_all_3, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":124:31:124:42|Removing wire l_BUSY_all_0, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":125:31:125:42|Removing wire l_BUSY_all_1, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":126:31:126:42|Removing wire l_BUSY_all_2, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":127:31:127:42|Removing wire l_BUSY_all_3, as there is no assignment to it.
@W: CG1340 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v":66:9:66:20|Index into variable tx_byte could be out of range - a simulation mismatch is possible
@W: CG1340 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v":66:9:66:20|Index into variable tx_byte could be out of range - a simulation mismatch is possible
@W: CL177 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v":238:4:238:12|Removing instance GND_1_net because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v":237:4:237:12|Removing instance VCC_1_net because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v":48:6:48:11|Removing wire AEMPTY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v":48:14:48:18|Removing wire AFULL, as there is no assignment to it.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v":136:8:136:17|Object data_ready is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":225:55:225:70|Removing wire currRDataTransID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":226:34:226:46|Removing wire openRTransDec, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":228:55:228:70|Removing wire currWDataTransID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":229:34:229:46|Removing wire openWTransDec, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":231:7:231:14|Removing wire sysReset, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":233:19:233:28|Removing wire dataFifoWr, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":234:46:234:52|Removing wire srcPort, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":235:36:235:43|Removing wire destPort, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":236:34:236:43|Removing wire wrFifoFull, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":238:19:238:30|Removing wire rdDataFifoWr, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":239:46:239:54|Removing wire rdSrcPort, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":240:36:240:45|Removing wire rdDestPort, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":241:34:241:43|Removing wire rdFifoFull, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":246:52:246:60|Removing wire DERR_ARID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":247:44:247:53|Removing wire DERR_ARLEN, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":248:41:248:52|Removing wire DERR_ARVALID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":249:41:249:52|Removing wire DERR_ARREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":251:45:251:52|Removing wire DERR_RID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":252:35:252:44|Removing wire DERR_RDATA, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":253:43:253:52|Removing wire DERR_RRESP, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":254:40:254:49|Removing wire DERR_RLAST, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":255:39:255:48|Removing wire DERR_RUSER, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":256:40:256:50|Removing wire DERR_RVALID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":257:40:257:50|Removing wire DERR_RREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":259:53:259:61|Removing wire DERR_AWID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":260:44:260:53|Removing wire DERR_AWLEN, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":261:41:261:52|Removing wire DERR_AWVALID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":262:41:262:52|Removing wire DERR_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":264:35:264:44|Removing wire DERR_WDATA, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":265:46:265:55|Removing wire DERR_WSTRB, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":266:40:266:49|Removing wire DERR_WLAST, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":267:39:267:48|Removing wire DERR_WUSER, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":268:40:268:50|Removing wire DERR_WVALID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":269:39:269:49|Removing wire DERR_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":271:45:271:52|Removing wire DERR_BID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":272:43:272:52|Removing wire DERR_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":273:39:273:48|Removing wire DERR_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":274:41:274:51|Removing wire DERR_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":275:32:275:42|Removing wire DERR_BREADY, as there is no assignment to it.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":386:3:386:8|Pruning unused register alen_wrap_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":182:1:182:6|Pruning unused register beat_cnt_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":155:1:155:6|Pruning unused register offset_latched[5:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":182:1:182:6|Pruning unused bits 11 to 6 of beat_cnt_reg_shifted[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":155:1:155:6|Pruning unused register reached_wrap_boundary_accepted_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":155:1:155:6|Pruning unused register end_ext_wrap_burst_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":155:1:155:6|Pruning unused register addr_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":155:1:155:6|Pruning unused register end_cycle_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":155:1:155:6|Pruning unused register fixed_flag_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":182:1:182:6|Pruning unused register beat_cnt_reg_eq_0. Make sure that there are no unused intermediate registers.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v":109:20:109:30|Removing wire actual_wlen, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v":158:16:158:32|Removing wire size_one_hot_hold, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v":159:16:159:33|Removing wire mask_addr_msb_hold, as there is no assignment to it.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v":400:3:400:8|Pruning unused register fixed_flag_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v":202:3:202:8|Pruning unused register slave_beat_cnt[7:0]. Make sure that there are no unused intermediate registers.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v":52:10:52:10|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v":89:27:89:38|Object data_out_sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v":107:31:107:42|Removing wire mstr_cmd_out, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v":112:7:112:27|Removing wire data_fifo_nearly_full, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":189:6:189:19|Removing wire MASTER_HEXOKAY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":104:2:104:16|Removing wire MASTER1_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":118:2:118:16|Removing wire MASTER2_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":132:2:132:16|Removing wire MASTER3_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":146:2:146:16|Removing wire MASTER4_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":160:2:160:16|Removing wire MASTER5_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":174:2:174:16|Removing wire MASTER6_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":188:2:188:16|Removing wire MASTER7_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":203:2:203:15|Removing wire MASTER1_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":210:2:210:15|Removing wire MASTER2_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":217:2:217:15|Removing wire MASTER3_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":224:2:224:15|Removing wire MASTER4_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":231:2:231:15|Removing wire MASTER5_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":238:2:238:15|Removing wire MASTER6_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":245:2:245:15|Removing wire MASTER7_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":254:2:254:12|Removing wire MASTER1_BID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":255:2:255:14|Removing wire MASTER1_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":256:2:256:14|Removing wire MASTER1_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":257:2:257:15|Removing wire MASTER1_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":260:2:260:12|Removing wire MASTER2_BID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":261:2:261:14|Removing wire MASTER2_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":262:2:262:14|Removing wire MASTER2_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":263:2:263:15|Removing wire MASTER2_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":266:2:266:12|Removing wire MASTER3_BID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":267:2:267:14|Removing wire MASTER3_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":268:2:268:14|Removing wire MASTER3_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":269:2:269:15|Removing wire MASTER3_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":272:2:272:12|Removing wire MASTER4_BID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":273:2:273:14|Removing wire MASTER4_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":274:2:274:14|Removing wire MASTER4_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":275:2:275:15|Removing wire MASTER4_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":278:2:278:12|Removing wire MASTER5_BID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":279:2:279:14|Removing wire MASTER5_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":280:2:280:14|Removing wire MASTER5_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":281:2:281:15|Removing wire MASTER5_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":284:2:284:12|Removing wire MASTER6_BID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":285:2:285:14|Removing wire MASTER6_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":286:2:286:14|Removing wire MASTER6_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":287:2:287:15|Removing wire MASTER6_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":290:2:290:12|Removing wire MASTER7_BID, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":291:2:291:14|Removing wire MASTER7_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":292:2:292:14|Removing wire MASTER7_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":293:2:293:15|Removing wire MASTER7_BVALID, as there is no assignment to it.
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":225:39:225:39|Input OEFF_AD_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":227:43:227:43|Input OUTFF_AD_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":227:52:227:52|Input RX_P on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":227:61:227:61|Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":228:18:228:18|Input TX_DATA_9 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":228:32:228:32|Input TX_DATA_8 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":265:39:265:39|Input OEFF_AD_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":267:43:267:43|Input OUTFF_AD_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":267:52:267:52|Input RX_P on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":267:61:267:61|Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":268:18:268:18|Input TX_DATA_9 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":268:32:268:32|Input TX_DATA_8 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":307:39:307:39|Input OEFF_AD_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":309:43:309:43|Input OUTFF_AD_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":309:52:309:52|Input RX_P on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":309:61:309:61|Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":310:18:310:18|Input TX_DATA_9 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":310:32:310:32|Input TX_DATA_8 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":349:39:349:39|Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":351:43:351:43|Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":351:52:351:52|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":351:61:351:61|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":352:18:352:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":352:32:352:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":395:39:395:39|Input OEFF_AD_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":397:43:397:43|Input OUTFF_AD_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":397:52:397:52|Input RX_P on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":397:61:397:61|Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":398:18:398:18|Input TX_DATA_9 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":398:32:398:32|Input TX_DATA_8 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":435:39:435:39|Input OEFF_AD_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":437:43:437:43|Input OUTFF_AD_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":437:52:437:52|Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":437:61:437:61|Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":438:18:438:18|Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":438:32:438:32|Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":477:39:477:39|Input OEFF_AD_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":479:43:479:43|Input OUTFF_AD_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":479:52:479:52|Input RX_P on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":479:61:479:61|Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":480:18:480:18|Input TX_DATA_9 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":480:32:480:32|Input TX_DATA_8 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":519:39:519:39|Input OEFF_AD_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":521:43:521:43|Input OUTFF_AD_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":521:52:521:52|Input RX_P on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":521:61:521:61|Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":522:18:522:18|Input TX_DATA_9 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":522:32:522:32|Input TX_DATA_8 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":561:39:561:39|Input OEFF_AD_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":563:43:563:43|Input OUTFF_AD_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":563:52:563:52|Input RX_P on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":563:61:563:61|Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":564:18:564:18|Input TX_DATA_9 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":564:32:564:32|Input TX_DATA_8 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":601:39:601:39|Input OEFF_AD_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":603:43:603:43|Input OUTFF_AD_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":603:52:603:52|Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":603:61:603:61|Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":604:18:604:18|Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":604:32:604:32|Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":643:39:643:39|Input OEFF_AD_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":645:43:645:43|Input OUTFF_AD_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":645:52:645:52|Input RX_P on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":645:61:645:61|Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":646:18:646:18|Input TX_DATA_9 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":646:32:646:32|Input TX_DATA_8 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":689:39:689:39|Input OEFF_AD_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":691:43:691:43|Input OUTFF_AD_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":691:52:691:52|Input RX_P on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":691:61:691:61|Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":692:18:692:18|Input TX_DATA_9 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":692:32:692:32|Input TX_DATA_8 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":368:8:368:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v":76:39:76:39|Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v":78:43:78:43|Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v":78:67:78:67|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:18:79:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:32:79:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v":50:8:50:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v":65:39:65:39|Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v":67:43:67:43|Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v":67:52:67:52|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v":67:61:67:61|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v":65:39:65:39|Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v":67:43:67:43|Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v":67:52:67:52|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v":67:61:67:61|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v":65:39:65:39|Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v":67:43:67:43|Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v":67:52:67:52|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v":67:61:67:61|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v":93:39:93:39|Input OEFF_AD_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v":95:43:95:43|Input OUTFF_AD_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v":95:52:95:52|Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v":95:61:95:61|Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v":96:18:96:18|Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v":152:8:152:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v":38:8:38:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_CAS_N\DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_CKE\DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_CS_N\DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_ODT\DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_RAS_N\DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_RESET_N\DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\APB_IF.v":114:20:114:32|Object read_access_p is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1340 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v":292:10:292:21|Index into variable dqsw_done could be out of range - a simulation mismatch is possible
@W: CG296 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v":376:13:381:132|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v":1317:21:1317:22|Referenced variable MIN_READS_THRESHOLD is not in sensitivity list.
@W: CL265 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v":1793:3:1793:8|Removing unused bit 0 of phase_move_reg[3:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v":1793:3:1793:8|Removing unused bit 0 of phase_move_reg_plus1[4:0]. Either assign all bits or reduce the width of the signal.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v":1403:3:1403:8|Pruning register bit 3 of set_error[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v":2112:3:2112:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v":2112:3:2112:8|Pruning register bit 0 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v":2243:3:2243:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v":2243:3:2243:8|Pruning register bit 0 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v":2374:3:2374:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v":2374:3:2374:8|Pruning register bit 0 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL118 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v":1415:2:1415:5|Latch generated from always block for signal apb_data_out[7:0]; possible missing assignment in an if or case statement.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v":203:0:203:5|Pruning unused bits 8 to 2 of read_access_internal[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of direction_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of load_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of move_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 2 of apb_pause_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 2 of apb_block_fifo_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 18 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 19 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 20 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 21 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 22 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 23 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 24 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 25 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 26 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 27 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 28 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 29 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 30 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 31 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 32 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 33 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 34 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 35 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 36 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 37 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 38 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 39 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 40 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 41 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 42 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 43 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 44 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 45 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 46 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 47 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 48 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 49 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 50 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 51 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 52 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 53 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 54 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 55 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 56 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 57 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 58 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 59 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 60 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 61 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 62 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 63 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 64 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 65 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 66 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 67 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 68 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 69 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 70 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 71 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 72 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 73 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 74 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 75 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 76 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 77 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 78 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 79 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 80 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 121 to 120 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 113 to 112 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 105 to 104 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 97 to 96 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 89 to 88 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 81 to 80 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 73 to 72 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 65 to 64 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 57 to 56 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 49 to 48 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 41 to 40 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 33 to 32 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 25 to 24 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 17 to 16 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 9 to 8 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 1 to 0 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 9 to 8 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 1 to 0 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 17 to 8 of cal_init_mr_wr_data[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 7 to 3 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bit 0 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 7 to 0 of cal_init_mr_wr_mask[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG1340 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v":83:42:83:53|Index into variable data_match could be out of range - a simulation mismatch is possible
@W: CL207 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v":121:0:121:5|All reachable assignments to cal_l_dm_in[15:0] assign 0, register removed by optimization.
@W: CL177 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\LANE_ALIGNMENT.v":152:2:152:7|Sharing sequential element genblk1[0].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_WE_N\DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v":41:8:41:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v":330:8:330:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v":64:8:64:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v":54:8:54:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v":41:8:41:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v":330:8:330:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v":64:8:64:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v":54:8:54:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CS263 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v":1357:48:1357:67|Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v":1397:48:1397:70|Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v":1435:48:1435:70|Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v":1474:48:1474:70|Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v":1513:48:1513:70|Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v":1552:48:1552:70|Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v":1589:48:1589:70|Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v":1628:48:1628:70|Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v":1667:48:1667:70|Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":963:2:963:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":321:13:321:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":329:13:329:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":375:13:375:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":377:13:377:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":406:13:406:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":416:13:416:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":492:13:492:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":494:13:494:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":496:13:496:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":498:13:498:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":962:10:962:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":256:13:256:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":256:13:256:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":251:13:251:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":251:13:251:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":246:13:246:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":246:13:246:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":241:13:241:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":241:13:241:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":236:13:236:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":236:13:236:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":231:13:231:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":231:13:231:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":226:13:226:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":226:13:226:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":222:2:222:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":78:13:78:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":86:13:86:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":94:13:94:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":102:13:102:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":110:13:110:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":118:13:118:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":126:13:126:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":134:13:134:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":221:10:221:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":256:13:256:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":256:13:256:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":251:13:251:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":251:13:251:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":246:13:246:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":246:13:246:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":241:13:241:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":241:13:241:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":236:13:236:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":236:13:236:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":231:13:231:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":231:13:231:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":226:13:226:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":226:13:226:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":222:2:222:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":78:13:78:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":86:13:86:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":94:13:94:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":102:13:102:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":110:13:110:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":118:13:118:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":126:13:126:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":134:13:134:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":221:10:221:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":160:13:160:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":160:13:160:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":155:13:155:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":155:13:155:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":150:13:150:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":150:13:150:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":70:13:70:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":78:13:78:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":86:13:86:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":94:13:94:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":145:10:145:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":232:13:232:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":232:13:232:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":227:13:227:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":227:13:227:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":222:13:222:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":222:13:222:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":217:13:217:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":217:13:217:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":212:13:212:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":212:13:212:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":207:13:207:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":207:13:207:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":203:2:203:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":76:13:76:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":84:13:84:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":92:13:92:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":100:13:100:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":108:13:108:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":116:13:116:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":124:13:124:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":202:10:202:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":256:13:256:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":256:13:256:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":251:13:251:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":251:13:251:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":246:13:246:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":246:13:246:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":241:13:241:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":241:13:241:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":236:13:236:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":236:13:236:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":231:13:231:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":231:13:231:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":226:13:226:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":226:13:226:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":222:2:222:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":78:13:78:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":86:13:86:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":94:13:94:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":102:13:102:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":110:13:110:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":118:13:118:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":126:13:126:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":134:13:134:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":221:10:221:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":184:13:184:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":184:13:184:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":179:13:179:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":179:13:179:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":174:13:174:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":174:13:174:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":169:13:169:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":169:13:169:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":165:2:165:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":72:13:72:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":80:13:80:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":88:13:88:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":96:13:96:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":104:13:104:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":164:10:164:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v":89:2:89:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v":64:13:64:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v":88:10:88:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":508:2:508:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":180:13:180:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":189:13:189:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":255:13:255:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":257:13:257:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":259:13:259:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":507:10:507:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":236:13:236:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":236:13:236:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":231:13:231:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":231:13:231:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":226:13:226:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":226:13:226:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":221:13:221:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":221:13:221:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":216:13:216:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":216:13:216:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":211:13:211:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":211:13:211:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":207:2:207:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":76:13:76:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":84:13:84:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":92:13:92:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":100:13:100:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":108:13:108:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":116:13:116:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":124:13:124:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":126:13:126:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":128:13:128:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":206:10:206:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":258:13:258:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":258:13:258:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":253:13:253:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":253:13:253:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":248:13:248:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":248:13:248:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":243:13:243:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":243:13:243:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":238:13:238:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":238:13:238:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":233:13:233:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":233:13:233:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":228:13:228:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":228:13:228:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":224:2:224:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":78:13:78:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":86:13:86:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":94:13:94:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":102:13:102:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":110:13:110:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":118:13:118:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":126:13:126:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":134:13:134:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":136:13:136:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":138:13:138:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":223:10:223:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":137:2:137:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":76:13:76:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":78:13:78:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v":137:2:137:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1000:2:1000:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1103:2:1103:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Pruning unused bits 2 to 1 of _T_119_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Pruning register bit 0 of _T_119_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v":752:2:752:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v":78:2:78:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v":190:13:190:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v":190:13:190:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v":166:2:166:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4041:2:4041:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2017:67:2017:130|Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":284:2:284:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":411:2:411:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":278:2:278:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v":301:2:301:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v":223:75:223:144|Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v":250:2:250:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7114:2:7114:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":294:2:294:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":218:75:218:144|Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":285:2:285:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v":266:2:266:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL168 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v":198:75:198:144|Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v":467:2:467:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":171:2:171:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":621:2:621:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2714:2:2714:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":385:2:385:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v":327:2:327:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":423:2:423:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v":408:2:408:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v":470:2:470:7|Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v":89:2:89:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":497:2:497:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Pruning register bits 53 to 22 of r_pte_ppn[53:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Pruning register bits 1 to 0 of _T_320_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Pruning register bits 1 to 0 of _T_320_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Pruning register bits 1 to 0 of _T_320_2[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Pruning register bits 1 to 0 of _T_320_3[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v":249:2:249:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":2970:2:2970:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Pruning unused bits 31 to 12 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Pruning unused bits 10 to 8 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Pruning unused bits 6 to 4 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Pruning unused bits 2 to 0 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v":358:2:358:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":2670:2:2670:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Pruning unused bits 2 to 1 of mem_ctrl_mem_type[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Pruning unused bits 2 to 1 of wb_ctrl_mem_type[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Pruning unused bits 6 to 0 of ex_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Pruning unused bits 6 to 0 of mem_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Pruning unused bits 19 to 12 of wb_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Pruning unused bits 6 to 0 of wb_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing unused bit 0 of _T_2127[31:0]. Either assign all bits or reduce the width of the signal.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v":71:2:71:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":224:2:224:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":224:2:224:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v":173:2:173:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":207:2:207:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v":122:2:122:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":401:2:401:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":246:2:246:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":452:2:452:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":246:2:246:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":452:2:452:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v":132:2:132:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":149:2:149:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":444:2:444:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v":134:2:134:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v":185:2:185:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v":202:2:202:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":151:2:151:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v":83:2:83:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v":448:2:448:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v":542:2:542:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v":357:2:357:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v":68:2:68:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v":68:2:68:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v":97:2:97:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v":511:2:511:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v":4214:2:4214:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v":99:34:99:40|*Output DRV_TDO has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Pruning register bit 2 of _T_84_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":60:16:60:36|Input port bits 1 to 0 of io_in_0_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Pruning register bit 2 of _T_84_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":60:16:60:36|Input port bits 1 to 0 of io_in_0_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL138 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing register 'wb_reg_sfence' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing register 'mem_ctrl_fp' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing register 'mem_ctrl_rocc' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing register 'mem_ctrl_wfd' because it is only assigned 0 or its original value.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Pruning register bit 1 of _T_1791[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":109:16:109:20|Input port bits 1 to 0 of io_pc[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":71:16:71:36|Input port bits 9 to 4 of io_mem_resp_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v":470:2:470:7|Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v":74:16:74:33|Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v":91:16:91:29|Input port bits 1 to 0 of io_resetVector[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL138 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v":361:2:361:7|Removing register 'state' because it is only assigned 0 or its original value.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":60:16:60:31|Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":60:16:60:31|Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":61:16:61:26|Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":80:16:80:40|Input port bits 2 to 1 of io_tl_out_0_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL138 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":655:2:655:7|Removing register 'state' because it is only assigned 0 or its original value.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":58:16:58:31|Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v":489:2:489:7|Pruning register bit 1 of _T_1411[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":63:16:63:42|Input port bits 1 to 0 of io_hart_in_0_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":80:16:80:41|Input port bits 1 to 0 of io_dmi_in_0_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v":66:16:66:39|Input port bits 6 to 3 of io_tlIn_0_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v":66:16:66:39|Input port bits 1 to 0 of io_tlIn_0_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v":68:16:68:36|Input port bits 29 to 26 of io_tlIn_0_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v":68:16:68:36|Input port bits 15 to 2 of io_tlIn_0_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":433:2:433:7|Pruning register bit 1 of _T_1588[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":66:16:66:37|Input port bits 30 to 16 of io_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":66:16:66:37|Input port bits 1 to 0 of io_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v":63:16:63:40|Input port bits 30 to 26 of io_tl_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v":63:16:63:40|Input port bits 1 to 0 of io_tl_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":534:2:534:7|Pruning register bit 2 of _T_1965[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Pruning register bit 3 of _T_2878[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Pruning register bit 9 of _T_2687[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Pruning register bit 1 of _T_2700[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Pruning register bit 8 of _T_2687[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Pruning register bit 7 of _T_2687[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Pruning register bit 6 of _T_2687[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":131:16:131:26|*Output UTDODRV_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":132:16:132:23|*Output UTDO_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v":224:15:224:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v":225:15:225:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v":226:15:226:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v":227:15:227:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v":243:15:243:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v":244:15:244:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v":245:15:245:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v":246:15:246:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v":9276:43:9276:637|*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v":9281:43:9281:637|*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v":9286:43:9286:637|*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v":9291:43:9291:637|*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\CoreDDR_TIP_INT.v":658:32:658:49|*Output IOG_WRDATA_MASK_P0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\CoreDDR_TIP_INT.v":659:32:659:49|*Output IOG_WRDATA_MASK_P1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\CoreDDR_TIP_INT.v":660:32:660:49|*Output IOG_WRDATA_MASK_P2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\CoreDDR_TIP_INT.v":661:32:661:49|*Output IOG_WRDATA_MASK_P3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 127 to 120 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 111 to 104 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 95 to 88 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 79 to 72 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 63 to 56 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 47 to 40 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 31 to 24 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 15 to 8 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v":37:42:37:49|Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bit 2 of cal_init_mr_addr[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 17 to 9 of cal_init_mr_wr_mask[17:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\LEVELLING.v":118:15:118:25|Input port bits 6 to 1 of read_access[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_COMPLETE.v":236:3:236:8|Pruning register bit 1 of dfi_rdlvl_resp_extrnl[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning register bit 1 of apb_pause_int[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\APB_IOG_CTRL_SM.v":59:17:59:24|Input port bits 15 to 3 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\WRLVL_BOT.v":179:0:179:5|Pruning register bit 5 of wait_cnt[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\WRLVL_BOT.v":179:0:179:5|Pruning register bit 4 of wait_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\WRLVL.v":54:15:54:22|Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\WRLVL.v":61:34:61:48|Input port bits 16 to 9 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\WRLVL.v":61:34:61:48|Input port bits 7 to 0 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Pruning register bits 7 to 1 of pre_rd_dq_load[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v":1701:3:1701:8|Pruning register bit 2 of hold_fifo_block_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v":69:20:69:27|Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v":63:20:63:27|Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v":418:0:418:5|Pruning register bits 3 to 1 of current_lane[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v":244:32:244:47|Input port bit 3 of dqsw270_igear_rx[3:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v":244:32:244:47|Input port bit 1 of dqsw270_igear_rx[3:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v":245:32:245:44|Input port bit 3 of dqsw_igear_rx[3:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v":245:32:245:44|Input port bit 1 of dqsw_igear_rx[3:0] is unused
@W: CL246 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\trn_cmdaddr.v":49:28:49:35|Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\APB_IF.v":206:3:206:8|Pruning register bit 2 of wait_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v":2299:3:2299:8|Pruning register bits 8 to 5 of latched_exp_burst_len[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v":162:20:162:34|Input port bit 0 of int_masterRRESP[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v":172:20:172:34|Input port bit 0 of int_masterBRESP[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v":188:20:188:31|Input port bit 6 of MASTER_HPROT[6:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v":188:20:188:31|Input port bit 4 of MASTER_HPROT[6:0] is unused
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v":89:2:89:7|Pruning register bits 9 to 4 of rd_src_shift_pre[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v":81:2:81:7|Pruning register bits 5 to 3 of mask_addr_out[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":104:2:104:16|*Output MASTER1_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":118:2:118:16|*Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":132:2:132:16|*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":146:2:146:16|*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":160:2:160:16|*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":174:2:174:16|*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":188:2:188:16|*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":203:2:203:15|*Output MASTER1_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":210:2:210:15|*Output MASTER2_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":217:2:217:15|*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":224:2:224:15|*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":231:2:231:15|*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":238:2:238:15|*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":245:2:245:15|*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":254:2:254:12|*Output MASTER1_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":255:2:255:14|*Output MASTER1_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":256:2:256:14|*Output MASTER1_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":257:2:257:15|*Output MASTER1_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":260:2:260:12|*Output MASTER2_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":261:2:261:14|*Output MASTER2_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":262:2:262:14|*Output MASTER2_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":263:2:263:15|*Output MASTER2_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":266:2:266:12|*Output MASTER3_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":267:2:267:14|*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":268:2:268:14|*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":269:2:269:15|*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":272:2:272:12|*Output MASTER4_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":273:2:273:14|*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":274:2:274:14|*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":275:2:275:15|*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":278:2:278:12|*Output MASTER5_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":279:2:279:14|*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":280:2:280:14|*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":281:2:281:15|*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":284:2:284:12|*Output MASTER6_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":285:2:285:14|*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":286:2:286:14|*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":287:2:287:15|*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":290:2:290:12|*Output MASTER7_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":291:2:291:14|*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":292:2:292:14|*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":293:2:293:15|*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":323:2:323:16|*Output MASTER1_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":337:2:337:16|*Output MASTER2_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":351:2:351:16|*Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":365:2:365:16|*Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":379:2:379:16|*Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":393:2:393:16|*Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":407:2:407:16|*Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":418:2:418:12|*Output MASTER1_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":419:2:419:14|*Output MASTER1_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":420:2:420:14|*Output MASTER1_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":421:2:421:14|*Output MASTER1_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":422:2:422:14|*Output MASTER1_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":423:2:423:15|*Output MASTER1_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":426:2:426:12|*Output MASTER2_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":427:2:427:14|*Output MASTER2_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":428:2:428:14|*Output MASTER2_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":429:2:429:14|*Output MASTER2_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":430:2:430:14|*Output MASTER2_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":431:2:431:15|*Output MASTER2_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":434:2:434:12|*Output MASTER3_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":435:2:435:14|*Output MASTER3_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":436:2:436:14|*Output MASTER3_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":437:2:437:14|*Output MASTER3_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":438:2:438:14|*Output MASTER3_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":439:2:439:15|*Output MASTER3_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":442:2:442:12|*Output MASTER4_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":443:2:443:14|*Output MASTER4_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":444:2:444:14|*Output MASTER4_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":445:2:445:14|*Output MASTER4_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":446:2:446:14|*Output MASTER4_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":447:2:447:15|*Output MASTER4_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":450:2:450:12|*Output MASTER5_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":451:2:451:14|*Output MASTER5_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":452:2:452:14|*Output MASTER5_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":453:2:453:14|*Output MASTER5_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":454:2:454:14|*Output MASTER5_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":455:2:455:15|*Output MASTER5_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":458:2:458:12|*Output MASTER6_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":459:2:459:14|*Output MASTER6_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v":460:2:460:14|*Output MASTER6_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":162:61:162:69|Input port bit 4 of SLAVE_BID[4:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":184:63:184:71|Input port bit 4 of SLAVE_RID[4:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":33:28:33:33|Input port bit 0 of HTRANS[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":120:15:120:23|Input port bit 0 of HTRANS_M0[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":131:15:131:23|Input port bit 0 of HTRANS_M1[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":142:15:142:23|Input port bit 0 of HTRANS_M2[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":153:15:153:23|Input port bit 0 of HTRANS_M3[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":163:15:163:22|Input port bit 1 of HRESP_S0[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":176:15:176:22|Input port bit 1 of HRESP_S1[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":189:15:189:22|Input port bit 1 of HRESP_S2[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":202:15:202:22|Input port bit 1 of HRESP_S3[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":215:15:215:22|Input port bit 1 of HRESP_S4[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":228:15:228:22|Input port bit 1 of HRESP_S5[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":241:15:241:22|Input port bit 1 of HRESP_S6[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":254:15:254:22|Input port bit 1 of HRESP_S7[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":267:15:267:22|Input port bit 1 of HRESP_S8[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":280:15:280:22|Input port bit 1 of HRESP_S9[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":293:15:293:23|Input port bit 1 of HRESP_S10[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":306:15:306:23|Input port bit 1 of HRESP_S11[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":319:15:319:23|Input port bit 1 of HRESP_S12[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":332:15:332:23|Input port bit 1 of HRESP_S13[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":345:15:345:23|Input port bit 1 of HRESP_S14[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":358:15:358:23|Input port bit 1 of HRESP_S15[1:0] is unused
@W: CL247 :"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":371:15:371:23|Input port bit 1 of HRESP_S16[1:0] is unused

