
DMX_DEMO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034f8  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  0800368c  0800368c  0001368c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003720  08003720  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003720  08003720  00013720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003728  08003728  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003728  08003728  00013728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800372c  0800372c  0001372c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003730  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c8  20000070  080037a0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000538  080037a0  00020538  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000977c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b08  00000000  00000000  0002981c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000830  00000000  00000000  0002b328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000788  00000000  00000000  0002bb58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016689  00000000  00000000  0002c2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009fb1  00000000  00000000  00042969  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008684f  00000000  00000000  0004c91a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d3169  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002678  00000000  00000000  000d31bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000070 	.word	0x20000070
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08003674 	.word	0x08003674

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000074 	.word	0x20000074
 80001d0:	08003674 	.word	0x08003674

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b974 	b.w	80004d4 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	4604      	mov	r4, r0
 800020c:	468e      	mov	lr, r1
 800020e:	2b00      	cmp	r3, #0
 8000210:	d14d      	bne.n	80002ae <__udivmoddi4+0xaa>
 8000212:	428a      	cmp	r2, r1
 8000214:	4694      	mov	ip, r2
 8000216:	d969      	bls.n	80002ec <__udivmoddi4+0xe8>
 8000218:	fab2 f282 	clz	r2, r2
 800021c:	b152      	cbz	r2, 8000234 <__udivmoddi4+0x30>
 800021e:	fa01 f302 	lsl.w	r3, r1, r2
 8000222:	f1c2 0120 	rsb	r1, r2, #32
 8000226:	fa20 f101 	lsr.w	r1, r0, r1
 800022a:	fa0c fc02 	lsl.w	ip, ip, r2
 800022e:	ea41 0e03 	orr.w	lr, r1, r3
 8000232:	4094      	lsls	r4, r2
 8000234:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000238:	0c21      	lsrs	r1, r4, #16
 800023a:	fbbe f6f8 	udiv	r6, lr, r8
 800023e:	fa1f f78c 	uxth.w	r7, ip
 8000242:	fb08 e316 	mls	r3, r8, r6, lr
 8000246:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024a:	fb06 f107 	mul.w	r1, r6, r7
 800024e:	4299      	cmp	r1, r3
 8000250:	d90a      	bls.n	8000268 <__udivmoddi4+0x64>
 8000252:	eb1c 0303 	adds.w	r3, ip, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295
 800025a:	f080 811f 	bcs.w	800049c <__udivmoddi4+0x298>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 811c 	bls.w	800049c <__udivmoddi4+0x298>
 8000264:	3e02      	subs	r6, #2
 8000266:	4463      	add	r3, ip
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 f707 	mul.w	r7, r0, r7
 800027c:	42a7      	cmp	r7, r4
 800027e:	d90a      	bls.n	8000296 <__udivmoddi4+0x92>
 8000280:	eb1c 0404 	adds.w	r4, ip, r4
 8000284:	f100 33ff 	add.w	r3, r0, #4294967295
 8000288:	f080 810a 	bcs.w	80004a0 <__udivmoddi4+0x29c>
 800028c:	42a7      	cmp	r7, r4
 800028e:	f240 8107 	bls.w	80004a0 <__udivmoddi4+0x29c>
 8000292:	4464      	add	r4, ip
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800029a:	1be4      	subs	r4, r4, r7
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa4>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0xc2>
 80002b2:	2d00      	cmp	r5, #0
 80002b4:	f000 80ef 	beq.w	8000496 <__udivmoddi4+0x292>
 80002b8:	2600      	movs	r6, #0
 80002ba:	e9c5 0100 	strd	r0, r1, [r5]
 80002be:	4630      	mov	r0, r6
 80002c0:	4631      	mov	r1, r6
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	fab3 f683 	clz	r6, r3
 80002ca:	2e00      	cmp	r6, #0
 80002cc:	d14a      	bne.n	8000364 <__udivmoddi4+0x160>
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xd4>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 80f9 	bhi.w	80004ca <__udivmoddi4+0x2c6>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb61 0303 	sbc.w	r3, r1, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	469e      	mov	lr, r3
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e0      	beq.n	80002a8 <__udivmoddi4+0xa4>
 80002e6:	e9c5 4e00 	strd	r4, lr, [r5]
 80002ea:	e7dd      	b.n	80002a8 <__udivmoddi4+0xa4>
 80002ec:	b902      	cbnz	r2, 80002f0 <__udivmoddi4+0xec>
 80002ee:	deff      	udf	#255	; 0xff
 80002f0:	fab2 f282 	clz	r2, r2
 80002f4:	2a00      	cmp	r2, #0
 80002f6:	f040 8092 	bne.w	800041e <__udivmoddi4+0x21a>
 80002fa:	eba1 010c 	sub.w	r1, r1, ip
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f fe8c 	uxth.w	lr, ip
 8000306:	2601      	movs	r6, #1
 8000308:	0c20      	lsrs	r0, r4, #16
 800030a:	fbb1 f3f7 	udiv	r3, r1, r7
 800030e:	fb07 1113 	mls	r1, r7, r3, r1
 8000312:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000316:	fb0e f003 	mul.w	r0, lr, r3
 800031a:	4288      	cmp	r0, r1
 800031c:	d908      	bls.n	8000330 <__udivmoddi4+0x12c>
 800031e:	eb1c 0101 	adds.w	r1, ip, r1
 8000322:	f103 38ff 	add.w	r8, r3, #4294967295
 8000326:	d202      	bcs.n	800032e <__udivmoddi4+0x12a>
 8000328:	4288      	cmp	r0, r1
 800032a:	f200 80cb 	bhi.w	80004c4 <__udivmoddi4+0x2c0>
 800032e:	4643      	mov	r3, r8
 8000330:	1a09      	subs	r1, r1, r0
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb1 f0f7 	udiv	r0, r1, r7
 8000338:	fb07 1110 	mls	r1, r7, r0, r1
 800033c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000340:	fb0e fe00 	mul.w	lr, lr, r0
 8000344:	45a6      	cmp	lr, r4
 8000346:	d908      	bls.n	800035a <__udivmoddi4+0x156>
 8000348:	eb1c 0404 	adds.w	r4, ip, r4
 800034c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000350:	d202      	bcs.n	8000358 <__udivmoddi4+0x154>
 8000352:	45a6      	cmp	lr, r4
 8000354:	f200 80bb 	bhi.w	80004ce <__udivmoddi4+0x2ca>
 8000358:	4608      	mov	r0, r1
 800035a:	eba4 040e 	sub.w	r4, r4, lr
 800035e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000362:	e79c      	b.n	800029e <__udivmoddi4+0x9a>
 8000364:	f1c6 0720 	rsb	r7, r6, #32
 8000368:	40b3      	lsls	r3, r6
 800036a:	fa22 fc07 	lsr.w	ip, r2, r7
 800036e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000372:	fa20 f407 	lsr.w	r4, r0, r7
 8000376:	fa01 f306 	lsl.w	r3, r1, r6
 800037a:	431c      	orrs	r4, r3
 800037c:	40f9      	lsrs	r1, r7
 800037e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000382:	fa00 f306 	lsl.w	r3, r0, r6
 8000386:	fbb1 f8f9 	udiv	r8, r1, r9
 800038a:	0c20      	lsrs	r0, r4, #16
 800038c:	fa1f fe8c 	uxth.w	lr, ip
 8000390:	fb09 1118 	mls	r1, r9, r8, r1
 8000394:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000398:	fb08 f00e 	mul.w	r0, r8, lr
 800039c:	4288      	cmp	r0, r1
 800039e:	fa02 f206 	lsl.w	r2, r2, r6
 80003a2:	d90b      	bls.n	80003bc <__udivmoddi4+0x1b8>
 80003a4:	eb1c 0101 	adds.w	r1, ip, r1
 80003a8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003ac:	f080 8088 	bcs.w	80004c0 <__udivmoddi4+0x2bc>
 80003b0:	4288      	cmp	r0, r1
 80003b2:	f240 8085 	bls.w	80004c0 <__udivmoddi4+0x2bc>
 80003b6:	f1a8 0802 	sub.w	r8, r8, #2
 80003ba:	4461      	add	r1, ip
 80003bc:	1a09      	subs	r1, r1, r0
 80003be:	b2a4      	uxth	r4, r4
 80003c0:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c4:	fb09 1110 	mls	r1, r9, r0, r1
 80003c8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003cc:	fb00 fe0e 	mul.w	lr, r0, lr
 80003d0:	458e      	cmp	lr, r1
 80003d2:	d908      	bls.n	80003e6 <__udivmoddi4+0x1e2>
 80003d4:	eb1c 0101 	adds.w	r1, ip, r1
 80003d8:	f100 34ff 	add.w	r4, r0, #4294967295
 80003dc:	d26c      	bcs.n	80004b8 <__udivmoddi4+0x2b4>
 80003de:	458e      	cmp	lr, r1
 80003e0:	d96a      	bls.n	80004b8 <__udivmoddi4+0x2b4>
 80003e2:	3802      	subs	r0, #2
 80003e4:	4461      	add	r1, ip
 80003e6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003ea:	fba0 9402 	umull	r9, r4, r0, r2
 80003ee:	eba1 010e 	sub.w	r1, r1, lr
 80003f2:	42a1      	cmp	r1, r4
 80003f4:	46c8      	mov	r8, r9
 80003f6:	46a6      	mov	lr, r4
 80003f8:	d356      	bcc.n	80004a8 <__udivmoddi4+0x2a4>
 80003fa:	d053      	beq.n	80004a4 <__udivmoddi4+0x2a0>
 80003fc:	b15d      	cbz	r5, 8000416 <__udivmoddi4+0x212>
 80003fe:	ebb3 0208 	subs.w	r2, r3, r8
 8000402:	eb61 010e 	sbc.w	r1, r1, lr
 8000406:	fa01 f707 	lsl.w	r7, r1, r7
 800040a:	fa22 f306 	lsr.w	r3, r2, r6
 800040e:	40f1      	lsrs	r1, r6
 8000410:	431f      	orrs	r7, r3
 8000412:	e9c5 7100 	strd	r7, r1, [r5]
 8000416:	2600      	movs	r6, #0
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1c2 0320 	rsb	r3, r2, #32
 8000422:	40d8      	lsrs	r0, r3
 8000424:	fa0c fc02 	lsl.w	ip, ip, r2
 8000428:	fa21 f303 	lsr.w	r3, r1, r3
 800042c:	4091      	lsls	r1, r2
 800042e:	4301      	orrs	r1, r0
 8000430:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000434:	fa1f fe8c 	uxth.w	lr, ip
 8000438:	fbb3 f0f7 	udiv	r0, r3, r7
 800043c:	fb07 3610 	mls	r6, r7, r0, r3
 8000440:	0c0b      	lsrs	r3, r1, #16
 8000442:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000446:	fb00 f60e 	mul.w	r6, r0, lr
 800044a:	429e      	cmp	r6, r3
 800044c:	fa04 f402 	lsl.w	r4, r4, r2
 8000450:	d908      	bls.n	8000464 <__udivmoddi4+0x260>
 8000452:	eb1c 0303 	adds.w	r3, ip, r3
 8000456:	f100 38ff 	add.w	r8, r0, #4294967295
 800045a:	d22f      	bcs.n	80004bc <__udivmoddi4+0x2b8>
 800045c:	429e      	cmp	r6, r3
 800045e:	d92d      	bls.n	80004bc <__udivmoddi4+0x2b8>
 8000460:	3802      	subs	r0, #2
 8000462:	4463      	add	r3, ip
 8000464:	1b9b      	subs	r3, r3, r6
 8000466:	b289      	uxth	r1, r1
 8000468:	fbb3 f6f7 	udiv	r6, r3, r7
 800046c:	fb07 3316 	mls	r3, r7, r6, r3
 8000470:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000474:	fb06 f30e 	mul.w	r3, r6, lr
 8000478:	428b      	cmp	r3, r1
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x28a>
 800047c:	eb1c 0101 	adds.w	r1, ip, r1
 8000480:	f106 38ff 	add.w	r8, r6, #4294967295
 8000484:	d216      	bcs.n	80004b4 <__udivmoddi4+0x2b0>
 8000486:	428b      	cmp	r3, r1
 8000488:	d914      	bls.n	80004b4 <__udivmoddi4+0x2b0>
 800048a:	3e02      	subs	r6, #2
 800048c:	4461      	add	r1, ip
 800048e:	1ac9      	subs	r1, r1, r3
 8000490:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000494:	e738      	b.n	8000308 <__udivmoddi4+0x104>
 8000496:	462e      	mov	r6, r5
 8000498:	4628      	mov	r0, r5
 800049a:	e705      	b.n	80002a8 <__udivmoddi4+0xa4>
 800049c:	4606      	mov	r6, r0
 800049e:	e6e3      	b.n	8000268 <__udivmoddi4+0x64>
 80004a0:	4618      	mov	r0, r3
 80004a2:	e6f8      	b.n	8000296 <__udivmoddi4+0x92>
 80004a4:	454b      	cmp	r3, r9
 80004a6:	d2a9      	bcs.n	80003fc <__udivmoddi4+0x1f8>
 80004a8:	ebb9 0802 	subs.w	r8, r9, r2
 80004ac:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004b0:	3801      	subs	r0, #1
 80004b2:	e7a3      	b.n	80003fc <__udivmoddi4+0x1f8>
 80004b4:	4646      	mov	r6, r8
 80004b6:	e7ea      	b.n	800048e <__udivmoddi4+0x28a>
 80004b8:	4620      	mov	r0, r4
 80004ba:	e794      	b.n	80003e6 <__udivmoddi4+0x1e2>
 80004bc:	4640      	mov	r0, r8
 80004be:	e7d1      	b.n	8000464 <__udivmoddi4+0x260>
 80004c0:	46d0      	mov	r8, sl
 80004c2:	e77b      	b.n	80003bc <__udivmoddi4+0x1b8>
 80004c4:	3b02      	subs	r3, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	e732      	b.n	8000330 <__udivmoddi4+0x12c>
 80004ca:	4630      	mov	r0, r6
 80004cc:	e709      	b.n	80002e2 <__udivmoddi4+0xde>
 80004ce:	4464      	add	r4, ip
 80004d0:	3802      	subs	r0, #2
 80004d2:	e742      	b.n	800035a <__udivmoddi4+0x156>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <clrDmxData>:
//static uint8_t fac_us = 0;					// DMX_Delay_us used
__root const char MenuStr[]={"Version :"__DATE__ __TIME__ __FILE__};

/* Clear DMX Buffer */
void clrDmxData()
{
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
	int i;
	for(i=1;i<513;i++)
 80004de:	2301      	movs	r3, #1
 80004e0:	607b      	str	r3, [r7, #4]
 80004e2:	e007      	b.n	80004f4 <clrDmxData+0x1c>
	{
		dmxData[i] = 0;
 80004e4:	4a09      	ldr	r2, [pc, #36]	; (800050c <clrDmxData+0x34>)
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	4413      	add	r3, r2
 80004ea:	2200      	movs	r2, #0
 80004ec:	701a      	strb	r2, [r3, #0]
	for(i=1;i<513;i++)
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	3301      	adds	r3, #1
 80004f2:	607b      	str	r3, [r7, #4]
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80004fa:	ddf3      	ble.n	80004e4 <clrDmxData+0xc>
	}
}
 80004fc:	bf00      	nop
 80004fe:	bf00      	nop
 8000500:	370c      	adds	r7, #12
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	20000090 	.word	0x20000090

08000510 <GPIO_Tx_Config_OUT>:
/* Set Tx_GPIO_Mode */
//iomode 0:OUTPUT_PP
//iomode 1:AF_PP
void GPIO_Tx_Config_OUT(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b086      	sub	sp, #24
 8000514:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;
      /*Configure GPIO pin : PtPin */
    GPIO_InitStruct.Pin = DMX_TX_Pin;
 8000516:	f44f 7300 	mov.w	r3, #512	; 0x200
 800051a:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800051c:	2301      	movs	r3, #1
 800051e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000520:	2302      	movs	r3, #2
 8000522:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DMX_TX_GPIO_Port, &GPIO_InitStruct);
 8000524:	1d3b      	adds	r3, r7, #4
 8000526:	4619      	mov	r1, r3
 8000528:	4803      	ldr	r0, [pc, #12]	; (8000538 <GPIO_Tx_Config_OUT+0x28>)
 800052a:	f000 fe2b 	bl	8001184 <HAL_GPIO_Init>
}
 800052e:	bf00      	nop
 8000530:	3718      	adds	r7, #24
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	40020000 	.word	0x40020000

0800053c <GPIO_Tx_Config_AF>:
void GPIO_Tx_Config_AF(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b086      	sub	sp, #24
 8000540:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

      /*Configure GPIO pin : PtPin */
    GPIO_InitStruct.Pin = DMX_TX_Pin;
 8000542:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000546:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000548:	2302      	movs	r3, #2
 800054a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800054c:	2302      	movs	r3, #2
 800054e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DMX_TX_GPIO_Port, &GPIO_InitStruct);
 8000550:	1d3b      	adds	r3, r7, #4
 8000552:	4619      	mov	r1, r3
 8000554:	4803      	ldr	r0, [pc, #12]	; (8000564 <GPIO_Tx_Config_AF+0x28>)
 8000556:	f000 fe15 	bl	8001184 <HAL_GPIO_Init>
}
 800055a:	bf00      	nop
 800055c:	3718      	adds	r7, #24
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	40020000 	.word	0x40020000

08000568 <DMX_Delay_us>:

/* Delay nus for break */
void DMX_Delay_us(uint32_t nus)
{
 8000568:	b480      	push	{r7}
 800056a:	b085      	sub	sp, #20
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
/*    Software Delay  */
    uint32_t i=8*nus;
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	00db      	lsls	r3, r3, #3
 8000574:	60fb      	str	r3, [r7, #12]
    while(i--);
 8000576:	bf00      	nop
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	1e5a      	subs	r2, r3, #1
 800057c:	60fa      	str	r2, [r7, #12]
 800057e:	2b00      	cmp	r3, #0
 8000580:	d1fa      	bne.n	8000578 <DMX_Delay_us+0x10>
//        temp = SysTick->CTRL;
//    }while((temp&0x01) && !(temp&(1<<16)));   
//    //SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
//    SysTick->LOAD = 0x01193F;
//    SysTick->VAL = 0X00;     
}
 8000582:	bf00      	nop
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr

08000590 <DMX_Break>:
/* Send Break sign and 00 Code */
void DMX_Break()
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
    GPIO_Tx_Config_OUT();     //Set UART TX pin mode to OUTPUT
 8000594:	f7ff ffbc 	bl	8000510 <GPIO_Tx_Config_OUT>
    DMX_TX_Low;
 8000598:	2200      	movs	r2, #0
 800059a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800059e:	480b      	ldr	r0, [pc, #44]	; (80005cc <DMX_Break+0x3c>)
 80005a0:	f000 ff74 	bl	800148c <HAL_GPIO_WritePin>
    DMX_Delay_us(150);        //DMX512 1990's BREAK >88us
 80005a4:	2096      	movs	r0, #150	; 0x96
 80005a6:	f7ff ffdf 	bl	8000568 <DMX_Delay_us>
    DMX_TX_High;
 80005aa:	2201      	movs	r2, #1
 80005ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005b0:	4806      	ldr	r0, [pc, #24]	; (80005cc <DMX_Break+0x3c>)
 80005b2:	f000 ff6b 	bl	800148c <HAL_GPIO_WritePin>
    DMX_Delay_us(15);         //DMX512 1990's Mark after break MAB >8us
 80005b6:	200f      	movs	r0, #15
 80005b8:	f7ff ffd6 	bl	8000568 <DMX_Delay_us>
    GPIO_Tx_Config_AF();
 80005bc:	f7ff ffbe 	bl	800053c <GPIO_Tx_Config_AF>
    /* Send Start Code 00 */
    DMX_Send_9Data(0x00);
 80005c0:	2000      	movs	r0, #0
 80005c2:	f000 f805 	bl	80005d0 <DMX_Send_9Data>
}
 80005c6:	bf00      	nop
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	40020000 	.word	0x40020000

080005d0 <DMX_Send_9Data>:
/* Send 9bit data and 9bit always set */
void DMX_Send_9Data(uint8_t tempdata)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	4603      	mov	r3, r0
 80005d8:	71fb      	strb	r3, [r7, #7]
//	DMX_UART_INIT_SEND_DATA;
    if(DMX_UART->SR & (1<<6))
 80005da:	4b0c      	ldr	r3, [pc, #48]	; (800060c <DMX_Send_9Data+0x3c>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d004      	beq.n	80005f0 <DMX_Send_9Data+0x20>
    { 
        DMX_UART->DR = 0x0100 | tempdata;
 80005e6:	79fb      	ldrb	r3, [r7, #7]
 80005e8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80005ec:	4b07      	ldr	r3, [pc, #28]	; (800060c <DMX_Send_9Data+0x3c>)
 80005ee:	605a      	str	r2, [r3, #4]
    } 
    while((DMX_UART->SR&0X40)==0);//waiting for Send data over
 80005f0:	bf00      	nop
 80005f2:	4b06      	ldr	r3, [pc, #24]	; (800060c <DMX_Send_9Data+0x3c>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d0f9      	beq.n	80005f2 <DMX_Send_9Data+0x22>
}
 80005fe:	bf00      	nop
 8000600:	bf00      	nop
 8000602:	370c      	adds	r7, #12
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	40011000 	.word	0x40011000

08000610 <DMX_Send_Packet>:
/* Send packet data,tempnum must <512 */
void DMX_Send_Packet(uint16_t tempnum, unsigned char* dmxData1 )
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	6039      	str	r1, [r7, #0]
 800061a:	80fb      	strh	r3, [r7, #6]
	DMX_UART_INIT_SEND_DATA;
 800061c:	4b10      	ldr	r3, [pc, #64]	; (8000660 <DMX_Send_Packet+0x50>)
 800061e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000622:	60da      	str	r2, [r3, #12]
    uint16_t i=0;
 8000624:	2300      	movs	r3, #0
 8000626:	81fb      	strh	r3, [r7, #14]
    DMX_Break();        //Break and Start Code
 8000628:	f7ff ffb2 	bl	8000590 <DMX_Break>
    if(tempnum==0)      //set to default
 800062c:	88fb      	ldrh	r3, [r7, #6]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d10d      	bne.n	800064e <DMX_Send_Packet+0x3e>
        tempnum=512;
 8000632:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000636:	80fb      	strh	r3, [r7, #6]
    while(i < tempnum)  //1-512
 8000638:	e009      	b.n	800064e <DMX_Send_Packet+0x3e>
    {
        DMX_Send_9Data(dmxData1[i]);
 800063a:	89fb      	ldrh	r3, [r7, #14]
 800063c:	683a      	ldr	r2, [r7, #0]
 800063e:	4413      	add	r3, r2
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	4618      	mov	r0, r3
 8000644:	f7ff ffc4 	bl	80005d0 <DMX_Send_9Data>
        i++; 
 8000648:	89fb      	ldrh	r3, [r7, #14]
 800064a:	3301      	adds	r3, #1
 800064c:	81fb      	strh	r3, [r7, #14]
    while(i < tempnum)  //1-512
 800064e:	89fa      	ldrh	r2, [r7, #14]
 8000650:	88fb      	ldrh	r3, [r7, #6]
 8000652:	429a      	cmp	r2, r3
 8000654:	d3f1      	bcc.n	800063a <DMX_Send_Packet+0x2a>
    }
//    HAL_Delay(20);      //Mark time after Slot
}
 8000656:	bf00      	nop
 8000658:	bf00      	nop
 800065a:	3710      	adds	r7, #16
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	2000049c 	.word	0x2000049c

08000664 <DMX_Init>:
/* Init DMX parameter */
void DMX_Init()
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
/* Init HardWare Info */
    DMX_model=DMX_MODEL_NUM;
 8000668:	4b0b      	ldr	r3, [pc, #44]	; (8000698 <DMX_Init+0x34>)
 800066a:	2203      	movs	r2, #3
 800066c:	801a      	strh	r2, [r3, #0]
    DMX_Chn=DMX_MODEL_CHN;
 800066e:	4b0b      	ldr	r3, [pc, #44]	; (800069c <DMX_Init+0x38>)
 8000670:	2228      	movs	r2, #40	; 0x28
 8000672:	701a      	strb	r2, [r3, #0]
    if((DMX_model*DMX_Chn)>512) //data must <512
 8000674:	4b08      	ldr	r3, [pc, #32]	; (8000698 <DMX_Init+0x34>)
 8000676:	881b      	ldrh	r3, [r3, #0]
 8000678:	461a      	mov	r2, r3
 800067a:	4b08      	ldr	r3, [pc, #32]	; (800069c <DMX_Init+0x38>)
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	fb02 f303 	mul.w	r3, r2, r3
 8000682:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000686:	dd02      	ble.n	800068e <DMX_Init+0x2a>
       printf("ERROR Data too long !!\r\n");
 8000688:	4805      	ldr	r0, [pc, #20]	; (80006a0 <DMX_Init+0x3c>)
 800068a:	f002 fb63 	bl	8002d54 <puts>
/* Init by HAL_Init() */
//    DMX_GPIO_Init();    //init RS485_DIR_Pin
//    DMX_UART_Init();    //init UART port and Pins
    clrDmxData();       //Clear Data
 800068e:	f7ff ff23 	bl	80004d8 <clrDmxData>
}
 8000692:	bf00      	nop
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	2000008c 	.word	0x2000008c
 800069c:	2000008e 	.word	0x2000008e
 80006a0:	0800368c 	.word	0x0800368c

080006a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a8:	f000 fb32 	bl	8000d10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ac:	f000 f82e 	bl	800070c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006b0:	f000 f88c 	bl	80007cc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80006b4:	f000 fa04 	bl	8000ac0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80006b8:	f000 fa2a 	bl	8000b10 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  DMX_Init();
 80006bc:	f7ff ffd2 	bl	8000664 <DMX_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  DMX_Demo_Init();
  dmxDataDemo[0]= 255;
 80006c0:	4b10      	ldr	r3, [pc, #64]	; (8000704 <main+0x60>)
 80006c2:	22ff      	movs	r2, #255	; 0xff
 80006c4:	701a      	strb	r2, [r3, #0]
//  DMX_Write_Add(1);
  while (1)
  {
    /* USER CODE END WHILE */
//	  DMX_Demo();
	  DMX_Send_Packet(512, dmxDataDemo);
 80006c6:	490f      	ldr	r1, [pc, #60]	; (8000704 <main+0x60>)
 80006c8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006cc:	f7ff ffa0 	bl	8000610 <DMX_Send_Packet>
	  DMX_Delay_us(1000);
 80006d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006d4:	f7ff ff48 	bl	8000568 <DMX_Delay_us>
	  dmxDataDemo[1]= 255;
 80006d8:	4b0a      	ldr	r3, [pc, #40]	; (8000704 <main+0x60>)
 80006da:	22ff      	movs	r2, #255	; 0xff
 80006dc:	705a      	strb	r2, [r3, #1]
	  DMX_Send_Packet(512, dmxDataDemo);
 80006de:	4909      	ldr	r1, [pc, #36]	; (8000704 <main+0x60>)
 80006e0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006e4:	f7ff ff94 	bl	8000610 <DMX_Send_Packet>
	  	  DMX_Delay_us(1000);
 80006e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006ec:	f7ff ff3c 	bl	8000568 <DMX_Delay_us>
	  HAL_GPIO_TogglePin(LED1_Port, LED1_Pin);
 80006f0:	2120      	movs	r1, #32
 80006f2:	4805      	ldr	r0, [pc, #20]	; (8000708 <main+0x64>)
 80006f4:	f000 fee3 	bl	80014be <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 80006f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006fc:	f000 fb7a 	bl	8000df4 <HAL_Delay>
	  DMX_Send_Packet(512, dmxDataDemo);
 8000700:	e7e1      	b.n	80006c6 <main+0x22>
 8000702:	bf00      	nop
 8000704:	20000294 	.word	0x20000294
 8000708:	40020000 	.word	0x40020000

0800070c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b094      	sub	sp, #80	; 0x50
 8000710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000712:	f107 0320 	add.w	r3, r7, #32
 8000716:	2230      	movs	r2, #48	; 0x30
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f002 faa4 	bl	8002c68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000720:	f107 030c 	add.w	r3, r7, #12
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
 8000728:	605a      	str	r2, [r3, #4]
 800072a:	609a      	str	r2, [r3, #8]
 800072c:	60da      	str	r2, [r3, #12]
 800072e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000730:	2300      	movs	r3, #0
 8000732:	60bb      	str	r3, [r7, #8]
 8000734:	4b23      	ldr	r3, [pc, #140]	; (80007c4 <SystemClock_Config+0xb8>)
 8000736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000738:	4a22      	ldr	r2, [pc, #136]	; (80007c4 <SystemClock_Config+0xb8>)
 800073a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800073e:	6413      	str	r3, [r2, #64]	; 0x40
 8000740:	4b20      	ldr	r3, [pc, #128]	; (80007c4 <SystemClock_Config+0xb8>)
 8000742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000744:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000748:	60bb      	str	r3, [r7, #8]
 800074a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800074c:	2300      	movs	r3, #0
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	4b1d      	ldr	r3, [pc, #116]	; (80007c8 <SystemClock_Config+0xbc>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000758:	4a1b      	ldr	r2, [pc, #108]	; (80007c8 <SystemClock_Config+0xbc>)
 800075a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800075e:	6013      	str	r3, [r2, #0]
 8000760:	4b19      	ldr	r3, [pc, #100]	; (80007c8 <SystemClock_Config+0xbc>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000768:	607b      	str	r3, [r7, #4]
 800076a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800076c:	2302      	movs	r3, #2
 800076e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000770:	2301      	movs	r3, #1
 8000772:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000774:	2310      	movs	r3, #16
 8000776:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000778:	2300      	movs	r3, #0
 800077a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800077c:	f107 0320 	add.w	r3, r7, #32
 8000780:	4618      	mov	r0, r3
 8000782:	f000 fedb 	bl	800153c <HAL_RCC_OscConfig>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800078c:	f000 f88c 	bl	80008a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000790:	230f      	movs	r3, #15
 8000792:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000794:	2300      	movs	r3, #0
 8000796:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000798:	2300      	movs	r3, #0
 800079a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800079c:	2300      	movs	r3, #0
 800079e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007a0:	2300      	movs	r3, #0
 80007a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007a4:	f107 030c 	add.w	r3, r7, #12
 80007a8:	2100      	movs	r1, #0
 80007aa:	4618      	mov	r0, r3
 80007ac:	f001 f93e 	bl	8001a2c <HAL_RCC_ClockConfig>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0xae>
  {
    Error_Handler();
 80007b6:	f000 f877 	bl	80008a8 <Error_Handler>
  }
}
 80007ba:	bf00      	nop
 80007bc:	3750      	adds	r7, #80	; 0x50
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40023800 	.word	0x40023800
 80007c8:	40007000 	.word	0x40007000

080007cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b088      	sub	sp, #32
 80007d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d2:	f107 030c 	add.w	r3, r7, #12
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
 80007da:	605a      	str	r2, [r3, #4]
 80007dc:	609a      	str	r2, [r3, #8]
 80007de:	60da      	str	r2, [r3, #12]
 80007e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	60bb      	str	r3, [r7, #8]
 80007e6:	4b2d      	ldr	r3, [pc, #180]	; (800089c <MX_GPIO_Init+0xd0>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	4a2c      	ldr	r2, [pc, #176]	; (800089c <MX_GPIO_Init+0xd0>)
 80007ec:	f043 0301 	orr.w	r3, r3, #1
 80007f0:	6313      	str	r3, [r2, #48]	; 0x30
 80007f2:	4b2a      	ldr	r3, [pc, #168]	; (800089c <MX_GPIO_Init+0xd0>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	f003 0301 	and.w	r3, r3, #1
 80007fa:	60bb      	str	r3, [r7, #8]
 80007fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	607b      	str	r3, [r7, #4]
 8000802:	4b26      	ldr	r3, [pc, #152]	; (800089c <MX_GPIO_Init+0xd0>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	4a25      	ldr	r2, [pc, #148]	; (800089c <MX_GPIO_Init+0xd0>)
 8000808:	f043 0302 	orr.w	r3, r3, #2
 800080c:	6313      	str	r3, [r2, #48]	; 0x30
 800080e:	4b23      	ldr	r3, [pc, #140]	; (800089c <MX_GPIO_Init+0xd0>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	f003 0302 	and.w	r3, r3, #2
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]

  GPIO_InitStruct.Pin = LED1_Pin;
 800081a:	2320      	movs	r3, #32
 800081c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081e:	2301      	movs	r3, #1
 8000820:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000822:	2300      	movs	r3, #0
 8000824:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000826:	2300      	movs	r3, #0
 8000828:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800082a:	f107 030c 	add.w	r3, r7, #12
 800082e:	4619      	mov	r1, r3
 8000830:	481b      	ldr	r0, [pc, #108]	; (80008a0 <MX_GPIO_Init+0xd4>)
 8000832:	f000 fca7 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin SW3_Pin SW4_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin|SW3_Pin|SW4_Pin;
 8000836:	f240 4307 	movw	r3, #1031	; 0x407
 800083a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800083c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000840:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000842:	2300      	movs	r3, #0
 8000844:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000846:	f107 030c 	add.w	r3, r7, #12
 800084a:	4619      	mov	r1, r3
 800084c:	4815      	ldr	r0, [pc, #84]	; (80008a4 <MX_GPIO_Init+0xd8>)
 800084e:	f000 fc99 	bl	8001184 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000852:	2200      	movs	r2, #0
 8000854:	2100      	movs	r1, #0
 8000856:	2006      	movs	r0, #6
 8000858:	f000 fbcb 	bl	8000ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800085c:	2006      	movs	r0, #6
 800085e:	f000 fbe4 	bl	800102a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000862:	2200      	movs	r2, #0
 8000864:	2100      	movs	r1, #0
 8000866:	2007      	movs	r0, #7
 8000868:	f000 fbc3 	bl	8000ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800086c:	2007      	movs	r0, #7
 800086e:	f000 fbdc 	bl	800102a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000872:	2200      	movs	r2, #0
 8000874:	2100      	movs	r1, #0
 8000876:	2008      	movs	r0, #8
 8000878:	f000 fbbb 	bl	8000ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800087c:	2008      	movs	r0, #8
 800087e:	f000 fbd4 	bl	800102a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000882:	2200      	movs	r2, #0
 8000884:	2100      	movs	r1, #0
 8000886:	2028      	movs	r0, #40	; 0x28
 8000888:	f000 fbb3 	bl	8000ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800088c:	2028      	movs	r0, #40	; 0x28
 800088e:	f000 fbcc 	bl	800102a <HAL_NVIC_EnableIRQ>

}
 8000892:	bf00      	nop
 8000894:	3720      	adds	r7, #32
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40023800 	.word	0x40023800
 80008a0:	40020000 	.word	0x40020000
 80008a4:	40020400 	.word	0x40020400

080008a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008ac:	b672      	cpsid	i
}
 80008ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008b0:	e7fe      	b.n	80008b0 <Error_Handler+0x8>

080008b2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b2:	b480      	push	{r7}
 80008b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008b6:	e7fe      	b.n	80008b6 <NMI_Handler+0x4>

080008b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008bc:	e7fe      	b.n	80008bc <HardFault_Handler+0x4>

080008be <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008be:	b480      	push	{r7}
 80008c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008c2:	e7fe      	b.n	80008c2 <MemManage_Handler+0x4>

080008c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008c8:	e7fe      	b.n	80008c8 <BusFault_Handler+0x4>

080008ca <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008ca:	b480      	push	{r7}
 80008cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008ce:	e7fe      	b.n	80008ce <UsageFault_Handler+0x4>

080008d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr

080008de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008de:	b480      	push	{r7}
 80008e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008e2:	bf00      	nop
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr

080008ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008f0:	bf00      	nop
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr

080008fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008fa:	b580      	push	{r7, lr}
 80008fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008fe:	f000 fa59 	bl	8000db4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}

08000906 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000906:	b580      	push	{r7, lr}
 8000908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW1_Pin);
 800090a:	2001      	movs	r0, #1
 800090c:	f000 fdf2 	bl	80014f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000910:	bf00      	nop
 8000912:	bd80      	pop	{r7, pc}

08000914 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW2_Pin);
 8000918:	2002      	movs	r0, #2
 800091a:	f000 fdeb 	bl	80014f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800091e:	bf00      	nop
 8000920:	bd80      	pop	{r7, pc}

08000922 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8000922:	b580      	push	{r7, lr}
 8000924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW3_Pin);
 8000926:	2004      	movs	r0, #4
 8000928:	f000 fde4 	bl	80014f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800092c:	bf00      	nop
 800092e:	bd80      	pop	{r7, pc}

08000930 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000934:	4802      	ldr	r0, [pc, #8]	; (8000940 <USART2_IRQHandler+0x10>)
 8000936:	f001 faa7 	bl	8001e88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	200004e0 	.word	0x200004e0

08000944 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW4_Pin);
 8000948:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800094c:	f000 fdd2 	bl	80014f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000950:	bf00      	nop
 8000952:	bd80      	pop	{r7, pc}

08000954 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b086      	sub	sp, #24
 8000958:	af00      	add	r7, sp, #0
 800095a:	60f8      	str	r0, [r7, #12]
 800095c:	60b9      	str	r1, [r7, #8]
 800095e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000960:	2300      	movs	r3, #0
 8000962:	617b      	str	r3, [r7, #20]
 8000964:	e00a      	b.n	800097c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000966:	f3af 8000 	nop.w
 800096a:	4601      	mov	r1, r0
 800096c:	68bb      	ldr	r3, [r7, #8]
 800096e:	1c5a      	adds	r2, r3, #1
 8000970:	60ba      	str	r2, [r7, #8]
 8000972:	b2ca      	uxtb	r2, r1
 8000974:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	3301      	adds	r3, #1
 800097a:	617b      	str	r3, [r7, #20]
 800097c:	697a      	ldr	r2, [r7, #20]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	429a      	cmp	r2, r3
 8000982:	dbf0      	blt.n	8000966 <_read+0x12>
	}

return len;
 8000984:	687b      	ldr	r3, [r7, #4]
}
 8000986:	4618      	mov	r0, r3
 8000988:	3718      	adds	r7, #24
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800098e:	b580      	push	{r7, lr}
 8000990:	b086      	sub	sp, #24
 8000992:	af00      	add	r7, sp, #0
 8000994:	60f8      	str	r0, [r7, #12]
 8000996:	60b9      	str	r1, [r7, #8]
 8000998:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800099a:	2300      	movs	r3, #0
 800099c:	617b      	str	r3, [r7, #20]
 800099e:	e009      	b.n	80009b4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	1c5a      	adds	r2, r3, #1
 80009a4:	60ba      	str	r2, [r7, #8]
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	4618      	mov	r0, r3
 80009aa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ae:	697b      	ldr	r3, [r7, #20]
 80009b0:	3301      	adds	r3, #1
 80009b2:	617b      	str	r3, [r7, #20]
 80009b4:	697a      	ldr	r2, [r7, #20]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	429a      	cmp	r2, r3
 80009ba:	dbf1      	blt.n	80009a0 <_write+0x12>
	}
	return len;
 80009bc:	687b      	ldr	r3, [r7, #4]
}
 80009be:	4618      	mov	r0, r3
 80009c0:	3718      	adds	r7, #24
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}

080009c6 <_close>:

int _close(int file)
{
 80009c6:	b480      	push	{r7}
 80009c8:	b083      	sub	sp, #12
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	6078      	str	r0, [r7, #4]
	return -1;
 80009ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	370c      	adds	r7, #12
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr

080009de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009de:	b480      	push	{r7}
 80009e0:	b083      	sub	sp, #12
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	6078      	str	r0, [r7, #4]
 80009e6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009ee:	605a      	str	r2, [r3, #4]
	return 0;
 80009f0:	2300      	movs	r3, #0
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr

080009fe <_isatty>:

int _isatty(int file)
{
 80009fe:	b480      	push	{r7}
 8000a00:	b083      	sub	sp, #12
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	6078      	str	r0, [r7, #4]
	return 1;
 8000a06:	2301      	movs	r3, #1
}
 8000a08:	4618      	mov	r0, r3
 8000a0a:	370c      	adds	r7, #12
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr

08000a14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b085      	sub	sp, #20
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	60f8      	str	r0, [r7, #12]
 8000a1c:	60b9      	str	r1, [r7, #8]
 8000a1e:	607a      	str	r2, [r7, #4]
	return 0;
 8000a20:	2300      	movs	r3, #0
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3714      	adds	r7, #20
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
	...

08000a30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b086      	sub	sp, #24
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a38:	4a14      	ldr	r2, [pc, #80]	; (8000a8c <_sbrk+0x5c>)
 8000a3a:	4b15      	ldr	r3, [pc, #84]	; (8000a90 <_sbrk+0x60>)
 8000a3c:	1ad3      	subs	r3, r2, r3
 8000a3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a44:	4b13      	ldr	r3, [pc, #76]	; (8000a94 <_sbrk+0x64>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d102      	bne.n	8000a52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a4c:	4b11      	ldr	r3, [pc, #68]	; (8000a94 <_sbrk+0x64>)
 8000a4e:	4a12      	ldr	r2, [pc, #72]	; (8000a98 <_sbrk+0x68>)
 8000a50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a52:	4b10      	ldr	r3, [pc, #64]	; (8000a94 <_sbrk+0x64>)
 8000a54:	681a      	ldr	r2, [r3, #0]
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4413      	add	r3, r2
 8000a5a:	693a      	ldr	r2, [r7, #16]
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	d207      	bcs.n	8000a70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a60:	f002 f8d8 	bl	8002c14 <__errno>
 8000a64:	4603      	mov	r3, r0
 8000a66:	220c      	movs	r2, #12
 8000a68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a6e:	e009      	b.n	8000a84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a70:	4b08      	ldr	r3, [pc, #32]	; (8000a94 <_sbrk+0x64>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a76:	4b07      	ldr	r3, [pc, #28]	; (8000a94 <_sbrk+0x64>)
 8000a78:	681a      	ldr	r2, [r3, #0]
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	4413      	add	r3, r2
 8000a7e:	4a05      	ldr	r2, [pc, #20]	; (8000a94 <_sbrk+0x64>)
 8000a80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a82:	68fb      	ldr	r3, [r7, #12]
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	3718      	adds	r7, #24
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	20018000 	.word	0x20018000
 8000a90:	00000400 	.word	0x00000400
 8000a94:	20000498 	.word	0x20000498
 8000a98:	20000538 	.word	0x20000538

08000a9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000aa0:	4b06      	ldr	r3, [pc, #24]	; (8000abc <SystemInit+0x20>)
 8000aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000aa6:	4a05      	ldr	r2, [pc, #20]	; (8000abc <SystemInit+0x20>)
 8000aa8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000aac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ab0:	bf00      	nop
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	e000ed00 	.word	0xe000ed00

08000ac0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ac4:	4b0f      	ldr	r3, [pc, #60]	; (8000b04 <MX_USART1_UART_Init+0x44>)
 8000ac6:	4a10      	ldr	r2, [pc, #64]	; (8000b08 <MX_USART1_UART_Init+0x48>)
 8000ac8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 250000;
 8000aca:	4b0e      	ldr	r3, [pc, #56]	; (8000b04 <MX_USART1_UART_Init+0x44>)
 8000acc:	4a0f      	ldr	r2, [pc, #60]	; (8000b0c <MX_USART1_UART_Init+0x4c>)
 8000ace:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ad0:	4b0c      	ldr	r3, [pc, #48]	; (8000b04 <MX_USART1_UART_Init+0x44>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	609a      	str	r2, [r3, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ad6:	4b0b      	ldr	r3, [pc, #44]	; (8000b04 <MX_USART1_UART_Init+0x44>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000adc:	4b09      	ldr	r3, [pc, #36]	; (8000b04 <MX_USART1_UART_Init+0x44>)
 8000ade:	220c      	movs	r2, #12
 8000ae0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ae2:	4b08      	ldr	r3, [pc, #32]	; (8000b04 <MX_USART1_UART_Init+0x44>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ae8:	4b06      	ldr	r3, [pc, #24]	; (8000b04 <MX_USART1_UART_Init+0x44>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000aee:	4805      	ldr	r0, [pc, #20]	; (8000b04 <MX_USART1_UART_Init+0x44>)
 8000af0:	f001 f97c 	bl	8001dec <HAL_UART_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_USART1_UART_Init+0x3e>
  {
    Error_Handler();
 8000afa:	f7ff fed5 	bl	80008a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	2000049c 	.word	0x2000049c
 8000b08:	40011000 	.word	0x40011000
 8000b0c:	0003d090 	.word	0x0003d090

08000b10 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b14:	4b11      	ldr	r3, [pc, #68]	; (8000b5c <MX_USART2_UART_Init+0x4c>)
 8000b16:	4a12      	ldr	r2, [pc, #72]	; (8000b60 <MX_USART2_UART_Init+0x50>)
 8000b18:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b1a:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <MX_USART2_UART_Init+0x4c>)
 8000b1c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b20:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b22:	4b0e      	ldr	r3, [pc, #56]	; (8000b5c <MX_USART2_UART_Init+0x4c>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <MX_USART2_UART_Init+0x4c>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b2e:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <MX_USART2_UART_Init+0x4c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b34:	4b09      	ldr	r3, [pc, #36]	; (8000b5c <MX_USART2_UART_Init+0x4c>)
 8000b36:	220c      	movs	r2, #12
 8000b38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b3a:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <MX_USART2_UART_Init+0x4c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b40:	4b06      	ldr	r3, [pc, #24]	; (8000b5c <MX_USART2_UART_Init+0x4c>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b46:	4805      	ldr	r0, [pc, #20]	; (8000b5c <MX_USART2_UART_Init+0x4c>)
 8000b48:	f001 f950 	bl	8001dec <HAL_UART_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b52:	f7ff fea9 	bl	80008a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b56:	bf00      	nop
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	200004e0 	.word	0x200004e0
 8000b60:	40004400 	.word	0x40004400

08000b64 <HAL_MspInit>:
void HAL_MspInit(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	4b10      	ldr	r3, [pc, #64]	; (8000bb0 <HAL_MspInit+0x4c>)
 8000b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b72:	4a0f      	ldr	r2, [pc, #60]	; (8000bb0 <HAL_MspInit+0x4c>)
 8000b74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b78:	6453      	str	r3, [r2, #68]	; 0x44
 8000b7a:	4b0d      	ldr	r3, [pc, #52]	; (8000bb0 <HAL_MspInit+0x4c>)
 8000b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	603b      	str	r3, [r7, #0]
 8000b8a:	4b09      	ldr	r3, [pc, #36]	; (8000bb0 <HAL_MspInit+0x4c>)
 8000b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8e:	4a08      	ldr	r2, [pc, #32]	; (8000bb0 <HAL_MspInit+0x4c>)
 8000b90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b94:	6413      	str	r3, [r2, #64]	; 0x40
 8000b96:	4b06      	ldr	r3, [pc, #24]	; (8000bb0 <HAL_MspInit+0x4c>)
 8000b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b9e:	603b      	str	r3, [r7, #0]
 8000ba0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	370c      	adds	r7, #12
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	40023800 	.word	0x40023800

08000bb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b08c      	sub	sp, #48	; 0x30
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bbc:	f107 031c 	add.w	r3, r7, #28
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	601a      	str	r2, [r3, #0]
 8000bc4:	605a      	str	r2, [r3, #4]
 8000bc6:	609a      	str	r2, [r3, #8]
 8000bc8:	60da      	str	r2, [r3, #12]
 8000bca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a36      	ldr	r2, [pc, #216]	; (8000cac <HAL_UART_MspInit+0xf8>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d12d      	bne.n	8000c32 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	61bb      	str	r3, [r7, #24]
 8000bda:	4b35      	ldr	r3, [pc, #212]	; (8000cb0 <HAL_UART_MspInit+0xfc>)
 8000bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bde:	4a34      	ldr	r2, [pc, #208]	; (8000cb0 <HAL_UART_MspInit+0xfc>)
 8000be0:	f043 0310 	orr.w	r3, r3, #16
 8000be4:	6453      	str	r3, [r2, #68]	; 0x44
 8000be6:	4b32      	ldr	r3, [pc, #200]	; (8000cb0 <HAL_UART_MspInit+0xfc>)
 8000be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bea:	f003 0310 	and.w	r3, r3, #16
 8000bee:	61bb      	str	r3, [r7, #24]
 8000bf0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	617b      	str	r3, [r7, #20]
 8000bf6:	4b2e      	ldr	r3, [pc, #184]	; (8000cb0 <HAL_UART_MspInit+0xfc>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	4a2d      	ldr	r2, [pc, #180]	; (8000cb0 <HAL_UART_MspInit+0xfc>)
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	6313      	str	r3, [r2, #48]	; 0x30
 8000c02:	4b2b      	ldr	r3, [pc, #172]	; (8000cb0 <HAL_UART_MspInit+0xfc>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	617b      	str	r3, [r7, #20]
 8000c0c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = DMX_TX_Pin|DMX_RX_Pin;
 8000c0e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c14:	2302      	movs	r3, #2
 8000c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c1c:	2303      	movs	r3, #3
 8000c1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c20:	2307      	movs	r3, #7
 8000c22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c24:	f107 031c 	add.w	r3, r7, #28
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4822      	ldr	r0, [pc, #136]	; (8000cb4 <HAL_UART_MspInit+0x100>)
 8000c2c:	f000 faaa 	bl	8001184 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c30:	e038      	b.n	8000ca4 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a20      	ldr	r2, [pc, #128]	; (8000cb8 <HAL_UART_MspInit+0x104>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d133      	bne.n	8000ca4 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	613b      	str	r3, [r7, #16]
 8000c40:	4b1b      	ldr	r3, [pc, #108]	; (8000cb0 <HAL_UART_MspInit+0xfc>)
 8000c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c44:	4a1a      	ldr	r2, [pc, #104]	; (8000cb0 <HAL_UART_MspInit+0xfc>)
 8000c46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c4a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c4c:	4b18      	ldr	r3, [pc, #96]	; (8000cb0 <HAL_UART_MspInit+0xfc>)
 8000c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c54:	613b      	str	r3, [r7, #16]
 8000c56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c58:	2300      	movs	r3, #0
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	4b14      	ldr	r3, [pc, #80]	; (8000cb0 <HAL_UART_MspInit+0xfc>)
 8000c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c60:	4a13      	ldr	r2, [pc, #76]	; (8000cb0 <HAL_UART_MspInit+0xfc>)
 8000c62:	f043 0301 	orr.w	r3, r3, #1
 8000c66:	6313      	str	r3, [r2, #48]	; 0x30
 8000c68:	4b11      	ldr	r3, [pc, #68]	; (8000cb0 <HAL_UART_MspInit+0xfc>)
 8000c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6c:	f003 0301 	and.w	r3, r3, #1
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c74:	230c      	movs	r3, #12
 8000c76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c80:	2303      	movs	r3, #3
 8000c82:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c84:	2307      	movs	r3, #7
 8000c86:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c88:	f107 031c 	add.w	r3, r7, #28
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4809      	ldr	r0, [pc, #36]	; (8000cb4 <HAL_UART_MspInit+0x100>)
 8000c90:	f000 fa78 	bl	8001184 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c94:	2200      	movs	r2, #0
 8000c96:	2100      	movs	r1, #0
 8000c98:	2026      	movs	r0, #38	; 0x26
 8000c9a:	f000 f9aa 	bl	8000ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c9e:	2026      	movs	r0, #38	; 0x26
 8000ca0:	f000 f9c3 	bl	800102a <HAL_NVIC_EnableIRQ>
}
 8000ca4:	bf00      	nop
 8000ca6:	3730      	adds	r7, #48	; 0x30
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	40011000 	.word	0x40011000
 8000cb0:	40023800 	.word	0x40023800
 8000cb4:	40020000 	.word	0x40020000
 8000cb8:	40004400 	.word	0x40004400

08000cbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cf4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cc0:	480d      	ldr	r0, [pc, #52]	; (8000cf8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000cc2:	490e      	ldr	r1, [pc, #56]	; (8000cfc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000cc4:	4a0e      	ldr	r2, [pc, #56]	; (8000d00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cc8:	e002      	b.n	8000cd0 <LoopCopyDataInit>

08000cca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ccc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cce:	3304      	adds	r3, #4

08000cd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cd4:	d3f9      	bcc.n	8000cca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cd6:	4a0b      	ldr	r2, [pc, #44]	; (8000d04 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000cd8:	4c0b      	ldr	r4, [pc, #44]	; (8000d08 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000cda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cdc:	e001      	b.n	8000ce2 <LoopFillZerobss>

08000cde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ce0:	3204      	adds	r2, #4

08000ce2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ce2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ce4:	d3fb      	bcc.n	8000cde <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ce6:	f7ff fed9 	bl	8000a9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cea:	f001 ff99 	bl	8002c20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cee:	f7ff fcd9 	bl	80006a4 <main>
  bx  lr    
 8000cf2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cf4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000cf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cfc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d00:	08003730 	.word	0x08003730
  ldr r2, =_sbss
 8000d04:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d08:	20000538 	.word	0x20000538

08000d0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d0c:	e7fe      	b.n	8000d0c <ADC_IRQHandler>
	...

08000d10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d14:	4b0e      	ldr	r3, [pc, #56]	; (8000d50 <HAL_Init+0x40>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a0d      	ldr	r2, [pc, #52]	; (8000d50 <HAL_Init+0x40>)
 8000d1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d20:	4b0b      	ldr	r3, [pc, #44]	; (8000d50 <HAL_Init+0x40>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a0a      	ldr	r2, [pc, #40]	; (8000d50 <HAL_Init+0x40>)
 8000d26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d2c:	4b08      	ldr	r3, [pc, #32]	; (8000d50 <HAL_Init+0x40>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a07      	ldr	r2, [pc, #28]	; (8000d50 <HAL_Init+0x40>)
 8000d32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d38:	2003      	movs	r0, #3
 8000d3a:	f000 f94f 	bl	8000fdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d3e:	200f      	movs	r0, #15
 8000d40:	f000 f808 	bl	8000d54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d44:	f7ff ff0e 	bl	8000b64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d48:	2300      	movs	r3, #0
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40023c00 	.word	0x40023c00

08000d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d5c:	4b12      	ldr	r3, [pc, #72]	; (8000da8 <HAL_InitTick+0x54>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	4b12      	ldr	r3, [pc, #72]	; (8000dac <HAL_InitTick+0x58>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	4619      	mov	r1, r3
 8000d66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d72:	4618      	mov	r0, r3
 8000d74:	f000 f967 	bl	8001046 <HAL_SYSTICK_Config>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e00e      	b.n	8000da0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2b0f      	cmp	r3, #15
 8000d86:	d80a      	bhi.n	8000d9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	6879      	ldr	r1, [r7, #4]
 8000d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d90:	f000 f92f 	bl	8000ff2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d94:	4a06      	ldr	r2, [pc, #24]	; (8000db0 <HAL_InitTick+0x5c>)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	e000      	b.n	8000da0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20000000 	.word	0x20000000
 8000dac:	20000008 	.word	0x20000008
 8000db0:	20000004 	.word	0x20000004

08000db4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000db8:	4b06      	ldr	r3, [pc, #24]	; (8000dd4 <HAL_IncTick+0x20>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4b06      	ldr	r3, [pc, #24]	; (8000dd8 <HAL_IncTick+0x24>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	4a04      	ldr	r2, [pc, #16]	; (8000dd8 <HAL_IncTick+0x24>)
 8000dc6:	6013      	str	r3, [r2, #0]
}
 8000dc8:	bf00      	nop
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	20000008 	.word	0x20000008
 8000dd8:	20000524 	.word	0x20000524

08000ddc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  return uwTick;
 8000de0:	4b03      	ldr	r3, [pc, #12]	; (8000df0 <HAL_GetTick+0x14>)
 8000de2:	681b      	ldr	r3, [r3, #0]
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	20000524 	.word	0x20000524

08000df4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dfc:	f7ff ffee 	bl	8000ddc <HAL_GetTick>
 8000e00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e0c:	d005      	beq.n	8000e1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e0e:	4b0a      	ldr	r3, [pc, #40]	; (8000e38 <HAL_Delay+0x44>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	461a      	mov	r2, r3
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	4413      	add	r3, r2
 8000e18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e1a:	bf00      	nop
 8000e1c:	f7ff ffde 	bl	8000ddc <HAL_GetTick>
 8000e20:	4602      	mov	r2, r0
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	68fa      	ldr	r2, [r7, #12]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d8f7      	bhi.n	8000e1c <HAL_Delay+0x28>
  {
  }
}
 8000e2c:	bf00      	nop
 8000e2e:	bf00      	nop
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	20000008 	.word	0x20000008

08000e3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b085      	sub	sp, #20
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	f003 0307 	and.w	r3, r3, #7
 8000e4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e4c:	4b0c      	ldr	r3, [pc, #48]	; (8000e80 <__NVIC_SetPriorityGrouping+0x44>)
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e52:	68ba      	ldr	r2, [r7, #8]
 8000e54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e58:	4013      	ands	r3, r2
 8000e5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e6e:	4a04      	ldr	r2, [pc, #16]	; (8000e80 <__NVIC_SetPriorityGrouping+0x44>)
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	60d3      	str	r3, [r2, #12]
}
 8000e74:	bf00      	nop
 8000e76:	3714      	adds	r7, #20
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr
 8000e80:	e000ed00 	.word	0xe000ed00

08000e84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e88:	4b04      	ldr	r3, [pc, #16]	; (8000e9c <__NVIC_GetPriorityGrouping+0x18>)
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	0a1b      	lsrs	r3, r3, #8
 8000e8e:	f003 0307 	and.w	r3, r3, #7
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr
 8000e9c:	e000ed00 	.word	0xe000ed00

08000ea0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	db0b      	blt.n	8000eca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	f003 021f 	and.w	r2, r3, #31
 8000eb8:	4907      	ldr	r1, [pc, #28]	; (8000ed8 <__NVIC_EnableIRQ+0x38>)
 8000eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ebe:	095b      	lsrs	r3, r3, #5
 8000ec0:	2001      	movs	r0, #1
 8000ec2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000eca:	bf00      	nop
 8000ecc:	370c      	adds	r7, #12
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	e000e100 	.word	0xe000e100

08000edc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	6039      	str	r1, [r7, #0]
 8000ee6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	db0a      	blt.n	8000f06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	b2da      	uxtb	r2, r3
 8000ef4:	490c      	ldr	r1, [pc, #48]	; (8000f28 <__NVIC_SetPriority+0x4c>)
 8000ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efa:	0112      	lsls	r2, r2, #4
 8000efc:	b2d2      	uxtb	r2, r2
 8000efe:	440b      	add	r3, r1
 8000f00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f04:	e00a      	b.n	8000f1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	b2da      	uxtb	r2, r3
 8000f0a:	4908      	ldr	r1, [pc, #32]	; (8000f2c <__NVIC_SetPriority+0x50>)
 8000f0c:	79fb      	ldrb	r3, [r7, #7]
 8000f0e:	f003 030f 	and.w	r3, r3, #15
 8000f12:	3b04      	subs	r3, #4
 8000f14:	0112      	lsls	r2, r2, #4
 8000f16:	b2d2      	uxtb	r2, r2
 8000f18:	440b      	add	r3, r1
 8000f1a:	761a      	strb	r2, [r3, #24]
}
 8000f1c:	bf00      	nop
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	e000e100 	.word	0xe000e100
 8000f2c:	e000ed00 	.word	0xe000ed00

08000f30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b089      	sub	sp, #36	; 0x24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	f003 0307 	and.w	r3, r3, #7
 8000f42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	f1c3 0307 	rsb	r3, r3, #7
 8000f4a:	2b04      	cmp	r3, #4
 8000f4c:	bf28      	it	cs
 8000f4e:	2304      	movcs	r3, #4
 8000f50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	3304      	adds	r3, #4
 8000f56:	2b06      	cmp	r3, #6
 8000f58:	d902      	bls.n	8000f60 <NVIC_EncodePriority+0x30>
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	3b03      	subs	r3, #3
 8000f5e:	e000      	b.n	8000f62 <NVIC_EncodePriority+0x32>
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f64:	f04f 32ff 	mov.w	r2, #4294967295
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6e:	43da      	mvns	r2, r3
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	401a      	ands	r2, r3
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f78:	f04f 31ff 	mov.w	r1, #4294967295
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f82:	43d9      	mvns	r1, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f88:	4313      	orrs	r3, r2
         );
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3724      	adds	r7, #36	; 0x24
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
	...

08000f98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3b01      	subs	r3, #1
 8000fa4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fa8:	d301      	bcc.n	8000fae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000faa:	2301      	movs	r3, #1
 8000fac:	e00f      	b.n	8000fce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fae:	4a0a      	ldr	r2, [pc, #40]	; (8000fd8 <SysTick_Config+0x40>)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fb6:	210f      	movs	r1, #15
 8000fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fbc:	f7ff ff8e 	bl	8000edc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fc0:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <SysTick_Config+0x40>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fc6:	4b04      	ldr	r3, [pc, #16]	; (8000fd8 <SysTick_Config+0x40>)
 8000fc8:	2207      	movs	r2, #7
 8000fca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	e000e010 	.word	0xe000e010

08000fdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f7ff ff29 	bl	8000e3c <__NVIC_SetPriorityGrouping>
}
 8000fea:	bf00      	nop
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	b086      	sub	sp, #24
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	60b9      	str	r1, [r7, #8]
 8000ffc:	607a      	str	r2, [r7, #4]
 8000ffe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001004:	f7ff ff3e 	bl	8000e84 <__NVIC_GetPriorityGrouping>
 8001008:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	68b9      	ldr	r1, [r7, #8]
 800100e:	6978      	ldr	r0, [r7, #20]
 8001010:	f7ff ff8e 	bl	8000f30 <NVIC_EncodePriority>
 8001014:	4602      	mov	r2, r0
 8001016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800101a:	4611      	mov	r1, r2
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff ff5d 	bl	8000edc <__NVIC_SetPriority>
}
 8001022:	bf00      	nop
 8001024:	3718      	adds	r7, #24
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}

0800102a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800102a:	b580      	push	{r7, lr}
 800102c:	b082      	sub	sp, #8
 800102e:	af00      	add	r7, sp, #0
 8001030:	4603      	mov	r3, r0
 8001032:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff ff31 	bl	8000ea0 <__NVIC_EnableIRQ>
}
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff ffa2 	bl	8000f98 <SysTick_Config>
 8001054:	4603      	mov	r3, r0
}
 8001056:	4618      	mov	r0, r3
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}

0800105e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	b084      	sub	sp, #16
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800106a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800106c:	f7ff feb6 	bl	8000ddc <HAL_GetTick>
 8001070:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001078:	b2db      	uxtb	r3, r3
 800107a:	2b02      	cmp	r3, #2
 800107c:	d008      	beq.n	8001090 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2280      	movs	r2, #128	; 0x80
 8001082:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800108c:	2301      	movs	r3, #1
 800108e:	e052      	b.n	8001136 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f022 0216 	bic.w	r2, r2, #22
 800109e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	695a      	ldr	r2, [r3, #20]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80010ae:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d103      	bne.n	80010c0 <HAL_DMA_Abort+0x62>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d007      	beq.n	80010d0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f022 0208 	bic.w	r2, r2, #8
 80010ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f022 0201 	bic.w	r2, r2, #1
 80010de:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010e0:	e013      	b.n	800110a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80010e2:	f7ff fe7b 	bl	8000ddc <HAL_GetTick>
 80010e6:	4602      	mov	r2, r0
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	2b05      	cmp	r3, #5
 80010ee:	d90c      	bls.n	800110a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2220      	movs	r2, #32
 80010f4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2203      	movs	r2, #3
 80010fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2200      	movs	r2, #0
 8001102:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001106:	2303      	movs	r3, #3
 8001108:	e015      	b.n	8001136 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 0301 	and.w	r3, r3, #1
 8001114:	2b00      	cmp	r3, #0
 8001116:	d1e4      	bne.n	80010e2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800111c:	223f      	movs	r2, #63	; 0x3f
 800111e:	409a      	lsls	r2, r3
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2201      	movs	r2, #1
 8001128:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2200      	movs	r2, #0
 8001130:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001134:	2300      	movs	r3, #0
}
 8001136:	4618      	mov	r0, r3
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800113e:	b480      	push	{r7}
 8001140:	b083      	sub	sp, #12
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800114c:	b2db      	uxtb	r3, r3
 800114e:	2b02      	cmp	r3, #2
 8001150:	d004      	beq.n	800115c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2280      	movs	r2, #128	; 0x80
 8001156:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001158:	2301      	movs	r3, #1
 800115a:	e00c      	b.n	8001176 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2205      	movs	r2, #5
 8001160:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f022 0201 	bic.w	r2, r2, #1
 8001172:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001174:	2300      	movs	r3, #0
}
 8001176:	4618      	mov	r0, r3
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
	...

08001184 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001184:	b480      	push	{r7}
 8001186:	b089      	sub	sp, #36	; 0x24
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001192:	2300      	movs	r3, #0
 8001194:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001196:	2300      	movs	r3, #0
 8001198:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800119a:	2300      	movs	r3, #0
 800119c:	61fb      	str	r3, [r7, #28]
 800119e:	e159      	b.n	8001454 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011a0:	2201      	movs	r2, #1
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	697a      	ldr	r2, [r7, #20]
 80011b0:	4013      	ands	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011b4:	693a      	ldr	r2, [r7, #16]
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	f040 8148 	bne.w	800144e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f003 0303 	and.w	r3, r3, #3
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d005      	beq.n	80011d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d130      	bne.n	8001238 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	2203      	movs	r2, #3
 80011e2:	fa02 f303 	lsl.w	r3, r2, r3
 80011e6:	43db      	mvns	r3, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4013      	ands	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	68da      	ldr	r2, [r3, #12]
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	69ba      	ldr	r2, [r7, #24]
 8001204:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800120c:	2201      	movs	r2, #1
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	43db      	mvns	r3, r3
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	4013      	ands	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	091b      	lsrs	r3, r3, #4
 8001222:	f003 0201 	and.w	r2, r3, #1
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	4313      	orrs	r3, r2
 8001230:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f003 0303 	and.w	r3, r3, #3
 8001240:	2b03      	cmp	r3, #3
 8001242:	d017      	beq.n	8001274 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	2203      	movs	r2, #3
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	43db      	mvns	r3, r3
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	4013      	ands	r3, r2
 800125a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	689a      	ldr	r2, [r3, #8]
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4313      	orrs	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f003 0303 	and.w	r3, r3, #3
 800127c:	2b02      	cmp	r3, #2
 800127e:	d123      	bne.n	80012c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	08da      	lsrs	r2, r3, #3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3208      	adds	r2, #8
 8001288:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800128c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	f003 0307 	and.w	r3, r3, #7
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	220f      	movs	r2, #15
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	43db      	mvns	r3, r3
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	4013      	ands	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	691a      	ldr	r2, [r3, #16]
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	f003 0307 	and.w	r3, r3, #7
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	08da      	lsrs	r2, r3, #3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	3208      	adds	r2, #8
 80012c2:	69b9      	ldr	r1, [r7, #24]
 80012c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	2203      	movs	r2, #3
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	4013      	ands	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f003 0203 	and.w	r2, r3, #3
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001304:	2b00      	cmp	r3, #0
 8001306:	f000 80a2 	beq.w	800144e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	4b57      	ldr	r3, [pc, #348]	; (800146c <HAL_GPIO_Init+0x2e8>)
 8001310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001312:	4a56      	ldr	r2, [pc, #344]	; (800146c <HAL_GPIO_Init+0x2e8>)
 8001314:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001318:	6453      	str	r3, [r2, #68]	; 0x44
 800131a:	4b54      	ldr	r3, [pc, #336]	; (800146c <HAL_GPIO_Init+0x2e8>)
 800131c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800131e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001326:	4a52      	ldr	r2, [pc, #328]	; (8001470 <HAL_GPIO_Init+0x2ec>)
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	089b      	lsrs	r3, r3, #2
 800132c:	3302      	adds	r3, #2
 800132e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001332:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	f003 0303 	and.w	r3, r3, #3
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	220f      	movs	r2, #15
 800133e:	fa02 f303 	lsl.w	r3, r2, r3
 8001342:	43db      	mvns	r3, r3
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	4013      	ands	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4a49      	ldr	r2, [pc, #292]	; (8001474 <HAL_GPIO_Init+0x2f0>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d019      	beq.n	8001386 <HAL_GPIO_Init+0x202>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4a48      	ldr	r2, [pc, #288]	; (8001478 <HAL_GPIO_Init+0x2f4>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d013      	beq.n	8001382 <HAL_GPIO_Init+0x1fe>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a47      	ldr	r2, [pc, #284]	; (800147c <HAL_GPIO_Init+0x2f8>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d00d      	beq.n	800137e <HAL_GPIO_Init+0x1fa>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4a46      	ldr	r2, [pc, #280]	; (8001480 <HAL_GPIO_Init+0x2fc>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d007      	beq.n	800137a <HAL_GPIO_Init+0x1f6>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4a45      	ldr	r2, [pc, #276]	; (8001484 <HAL_GPIO_Init+0x300>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d101      	bne.n	8001376 <HAL_GPIO_Init+0x1f2>
 8001372:	2304      	movs	r3, #4
 8001374:	e008      	b.n	8001388 <HAL_GPIO_Init+0x204>
 8001376:	2307      	movs	r3, #7
 8001378:	e006      	b.n	8001388 <HAL_GPIO_Init+0x204>
 800137a:	2303      	movs	r3, #3
 800137c:	e004      	b.n	8001388 <HAL_GPIO_Init+0x204>
 800137e:	2302      	movs	r3, #2
 8001380:	e002      	b.n	8001388 <HAL_GPIO_Init+0x204>
 8001382:	2301      	movs	r3, #1
 8001384:	e000      	b.n	8001388 <HAL_GPIO_Init+0x204>
 8001386:	2300      	movs	r3, #0
 8001388:	69fa      	ldr	r2, [r7, #28]
 800138a:	f002 0203 	and.w	r2, r2, #3
 800138e:	0092      	lsls	r2, r2, #2
 8001390:	4093      	lsls	r3, r2
 8001392:	69ba      	ldr	r2, [r7, #24]
 8001394:	4313      	orrs	r3, r2
 8001396:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001398:	4935      	ldr	r1, [pc, #212]	; (8001470 <HAL_GPIO_Init+0x2ec>)
 800139a:	69fb      	ldr	r3, [r7, #28]
 800139c:	089b      	lsrs	r3, r3, #2
 800139e:	3302      	adds	r3, #2
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013a6:	4b38      	ldr	r3, [pc, #224]	; (8001488 <HAL_GPIO_Init+0x304>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	43db      	mvns	r3, r3
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	4013      	ands	r3, r2
 80013b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d003      	beq.n	80013ca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013ca:	4a2f      	ldr	r2, [pc, #188]	; (8001488 <HAL_GPIO_Init+0x304>)
 80013cc:	69bb      	ldr	r3, [r7, #24]
 80013ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013d0:	4b2d      	ldr	r3, [pc, #180]	; (8001488 <HAL_GPIO_Init+0x304>)
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	43db      	mvns	r3, r3
 80013da:	69ba      	ldr	r2, [r7, #24]
 80013dc:	4013      	ands	r3, r2
 80013de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d003      	beq.n	80013f4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013f4:	4a24      	ldr	r2, [pc, #144]	; (8001488 <HAL_GPIO_Init+0x304>)
 80013f6:	69bb      	ldr	r3, [r7, #24]
 80013f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013fa:	4b23      	ldr	r3, [pc, #140]	; (8001488 <HAL_GPIO_Init+0x304>)
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	43db      	mvns	r3, r3
 8001404:	69ba      	ldr	r2, [r7, #24]
 8001406:	4013      	ands	r3, r2
 8001408:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d003      	beq.n	800141e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	4313      	orrs	r3, r2
 800141c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800141e:	4a1a      	ldr	r2, [pc, #104]	; (8001488 <HAL_GPIO_Init+0x304>)
 8001420:	69bb      	ldr	r3, [r7, #24]
 8001422:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001424:	4b18      	ldr	r3, [pc, #96]	; (8001488 <HAL_GPIO_Init+0x304>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	43db      	mvns	r3, r3
 800142e:	69ba      	ldr	r2, [r7, #24]
 8001430:	4013      	ands	r3, r2
 8001432:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d003      	beq.n	8001448 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	4313      	orrs	r3, r2
 8001446:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001448:	4a0f      	ldr	r2, [pc, #60]	; (8001488 <HAL_GPIO_Init+0x304>)
 800144a:	69bb      	ldr	r3, [r7, #24]
 800144c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	3301      	adds	r3, #1
 8001452:	61fb      	str	r3, [r7, #28]
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	2b0f      	cmp	r3, #15
 8001458:	f67f aea2 	bls.w	80011a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800145c:	bf00      	nop
 800145e:	bf00      	nop
 8001460:	3724      	adds	r7, #36	; 0x24
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	40023800 	.word	0x40023800
 8001470:	40013800 	.word	0x40013800
 8001474:	40020000 	.word	0x40020000
 8001478:	40020400 	.word	0x40020400
 800147c:	40020800 	.word	0x40020800
 8001480:	40020c00 	.word	0x40020c00
 8001484:	40021000 	.word	0x40021000
 8001488:	40013c00 	.word	0x40013c00

0800148c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	460b      	mov	r3, r1
 8001496:	807b      	strh	r3, [r7, #2]
 8001498:	4613      	mov	r3, r2
 800149a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800149c:	787b      	ldrb	r3, [r7, #1]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d003      	beq.n	80014aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014a2:	887a      	ldrh	r2, [r7, #2]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014a8:	e003      	b.n	80014b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014aa:	887b      	ldrh	r3, [r7, #2]
 80014ac:	041a      	lsls	r2, r3, #16
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	619a      	str	r2, [r3, #24]
}
 80014b2:	bf00      	nop
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr

080014be <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014be:	b480      	push	{r7}
 80014c0:	b085      	sub	sp, #20
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
 80014c6:	460b      	mov	r3, r1
 80014c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	695b      	ldr	r3, [r3, #20]
 80014ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80014d0:	887a      	ldrh	r2, [r7, #2]
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	4013      	ands	r3, r2
 80014d6:	041a      	lsls	r2, r3, #16
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	43d9      	mvns	r1, r3
 80014dc:	887b      	ldrh	r3, [r7, #2]
 80014de:	400b      	ands	r3, r1
 80014e0:	431a      	orrs	r2, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	619a      	str	r2, [r3, #24]
}
 80014e6:	bf00      	nop
 80014e8:	3714      	adds	r7, #20
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
	...

080014f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80014fe:	4b08      	ldr	r3, [pc, #32]	; (8001520 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001500:	695a      	ldr	r2, [r3, #20]
 8001502:	88fb      	ldrh	r3, [r7, #6]
 8001504:	4013      	ands	r3, r2
 8001506:	2b00      	cmp	r3, #0
 8001508:	d006      	beq.n	8001518 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800150a:	4a05      	ldr	r2, [pc, #20]	; (8001520 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800150c:	88fb      	ldrh	r3, [r7, #6]
 800150e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001510:	88fb      	ldrh	r3, [r7, #6]
 8001512:	4618      	mov	r0, r3
 8001514:	f000 f806 	bl	8001524 <HAL_GPIO_EXTI_Callback>
  }
}
 8001518:	bf00      	nop
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40013c00 	.word	0x40013c00

08001524 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800152e:	bf00      	nop
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
	...

0800153c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d101      	bne.n	800154e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e267      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	2b00      	cmp	r3, #0
 8001558:	d075      	beq.n	8001646 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800155a:	4b88      	ldr	r3, [pc, #544]	; (800177c <HAL_RCC_OscConfig+0x240>)
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	f003 030c 	and.w	r3, r3, #12
 8001562:	2b04      	cmp	r3, #4
 8001564:	d00c      	beq.n	8001580 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001566:	4b85      	ldr	r3, [pc, #532]	; (800177c <HAL_RCC_OscConfig+0x240>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800156e:	2b08      	cmp	r3, #8
 8001570:	d112      	bne.n	8001598 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001572:	4b82      	ldr	r3, [pc, #520]	; (800177c <HAL_RCC_OscConfig+0x240>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800157a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800157e:	d10b      	bne.n	8001598 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001580:	4b7e      	ldr	r3, [pc, #504]	; (800177c <HAL_RCC_OscConfig+0x240>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001588:	2b00      	cmp	r3, #0
 800158a:	d05b      	beq.n	8001644 <HAL_RCC_OscConfig+0x108>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d157      	bne.n	8001644 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e242      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015a0:	d106      	bne.n	80015b0 <HAL_RCC_OscConfig+0x74>
 80015a2:	4b76      	ldr	r3, [pc, #472]	; (800177c <HAL_RCC_OscConfig+0x240>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a75      	ldr	r2, [pc, #468]	; (800177c <HAL_RCC_OscConfig+0x240>)
 80015a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015ac:	6013      	str	r3, [r2, #0]
 80015ae:	e01d      	b.n	80015ec <HAL_RCC_OscConfig+0xb0>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015b8:	d10c      	bne.n	80015d4 <HAL_RCC_OscConfig+0x98>
 80015ba:	4b70      	ldr	r3, [pc, #448]	; (800177c <HAL_RCC_OscConfig+0x240>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a6f      	ldr	r2, [pc, #444]	; (800177c <HAL_RCC_OscConfig+0x240>)
 80015c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015c4:	6013      	str	r3, [r2, #0]
 80015c6:	4b6d      	ldr	r3, [pc, #436]	; (800177c <HAL_RCC_OscConfig+0x240>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4a6c      	ldr	r2, [pc, #432]	; (800177c <HAL_RCC_OscConfig+0x240>)
 80015cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015d0:	6013      	str	r3, [r2, #0]
 80015d2:	e00b      	b.n	80015ec <HAL_RCC_OscConfig+0xb0>
 80015d4:	4b69      	ldr	r3, [pc, #420]	; (800177c <HAL_RCC_OscConfig+0x240>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a68      	ldr	r2, [pc, #416]	; (800177c <HAL_RCC_OscConfig+0x240>)
 80015da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015de:	6013      	str	r3, [r2, #0]
 80015e0:	4b66      	ldr	r3, [pc, #408]	; (800177c <HAL_RCC_OscConfig+0x240>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a65      	ldr	r2, [pc, #404]	; (800177c <HAL_RCC_OscConfig+0x240>)
 80015e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d013      	beq.n	800161c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f4:	f7ff fbf2 	bl	8000ddc <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015fa:	e008      	b.n	800160e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015fc:	f7ff fbee 	bl	8000ddc <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b64      	cmp	r3, #100	; 0x64
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e207      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800160e:	4b5b      	ldr	r3, [pc, #364]	; (800177c <HAL_RCC_OscConfig+0x240>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d0f0      	beq.n	80015fc <HAL_RCC_OscConfig+0xc0>
 800161a:	e014      	b.n	8001646 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800161c:	f7ff fbde 	bl	8000ddc <HAL_GetTick>
 8001620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001622:	e008      	b.n	8001636 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001624:	f7ff fbda 	bl	8000ddc <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	2b64      	cmp	r3, #100	; 0x64
 8001630:	d901      	bls.n	8001636 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e1f3      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001636:	4b51      	ldr	r3, [pc, #324]	; (800177c <HAL_RCC_OscConfig+0x240>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d1f0      	bne.n	8001624 <HAL_RCC_OscConfig+0xe8>
 8001642:	e000      	b.n	8001646 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001644:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f003 0302 	and.w	r3, r3, #2
 800164e:	2b00      	cmp	r3, #0
 8001650:	d063      	beq.n	800171a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001652:	4b4a      	ldr	r3, [pc, #296]	; (800177c <HAL_RCC_OscConfig+0x240>)
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	f003 030c 	and.w	r3, r3, #12
 800165a:	2b00      	cmp	r3, #0
 800165c:	d00b      	beq.n	8001676 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800165e:	4b47      	ldr	r3, [pc, #284]	; (800177c <HAL_RCC_OscConfig+0x240>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001666:	2b08      	cmp	r3, #8
 8001668:	d11c      	bne.n	80016a4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800166a:	4b44      	ldr	r3, [pc, #272]	; (800177c <HAL_RCC_OscConfig+0x240>)
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d116      	bne.n	80016a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001676:	4b41      	ldr	r3, [pc, #260]	; (800177c <HAL_RCC_OscConfig+0x240>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 0302 	and.w	r3, r3, #2
 800167e:	2b00      	cmp	r3, #0
 8001680:	d005      	beq.n	800168e <HAL_RCC_OscConfig+0x152>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	68db      	ldr	r3, [r3, #12]
 8001686:	2b01      	cmp	r3, #1
 8001688:	d001      	beq.n	800168e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e1c7      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800168e:	4b3b      	ldr	r3, [pc, #236]	; (800177c <HAL_RCC_OscConfig+0x240>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	691b      	ldr	r3, [r3, #16]
 800169a:	00db      	lsls	r3, r3, #3
 800169c:	4937      	ldr	r1, [pc, #220]	; (800177c <HAL_RCC_OscConfig+0x240>)
 800169e:	4313      	orrs	r3, r2
 80016a0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016a2:	e03a      	b.n	800171a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d020      	beq.n	80016ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016ac:	4b34      	ldr	r3, [pc, #208]	; (8001780 <HAL_RCC_OscConfig+0x244>)
 80016ae:	2201      	movs	r2, #1
 80016b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b2:	f7ff fb93 	bl	8000ddc <HAL_GetTick>
 80016b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016b8:	e008      	b.n	80016cc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016ba:	f7ff fb8f 	bl	8000ddc <HAL_GetTick>
 80016be:	4602      	mov	r2, r0
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d901      	bls.n	80016cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80016c8:	2303      	movs	r3, #3
 80016ca:	e1a8      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016cc:	4b2b      	ldr	r3, [pc, #172]	; (800177c <HAL_RCC_OscConfig+0x240>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 0302 	and.w	r3, r3, #2
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d0f0      	beq.n	80016ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016d8:	4b28      	ldr	r3, [pc, #160]	; (800177c <HAL_RCC_OscConfig+0x240>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	691b      	ldr	r3, [r3, #16]
 80016e4:	00db      	lsls	r3, r3, #3
 80016e6:	4925      	ldr	r1, [pc, #148]	; (800177c <HAL_RCC_OscConfig+0x240>)
 80016e8:	4313      	orrs	r3, r2
 80016ea:	600b      	str	r3, [r1, #0]
 80016ec:	e015      	b.n	800171a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016ee:	4b24      	ldr	r3, [pc, #144]	; (8001780 <HAL_RCC_OscConfig+0x244>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f4:	f7ff fb72 	bl	8000ddc <HAL_GetTick>
 80016f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016fa:	e008      	b.n	800170e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016fc:	f7ff fb6e 	bl	8000ddc <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b02      	cmp	r3, #2
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e187      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800170e:	4b1b      	ldr	r3, [pc, #108]	; (800177c <HAL_RCC_OscConfig+0x240>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 0302 	and.w	r3, r3, #2
 8001716:	2b00      	cmp	r3, #0
 8001718:	d1f0      	bne.n	80016fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0308 	and.w	r3, r3, #8
 8001722:	2b00      	cmp	r3, #0
 8001724:	d036      	beq.n	8001794 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	695b      	ldr	r3, [r3, #20]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d016      	beq.n	800175c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800172e:	4b15      	ldr	r3, [pc, #84]	; (8001784 <HAL_RCC_OscConfig+0x248>)
 8001730:	2201      	movs	r2, #1
 8001732:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001734:	f7ff fb52 	bl	8000ddc <HAL_GetTick>
 8001738:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800173a:	e008      	b.n	800174e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800173c:	f7ff fb4e 	bl	8000ddc <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	2b02      	cmp	r3, #2
 8001748:	d901      	bls.n	800174e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e167      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800174e:	4b0b      	ldr	r3, [pc, #44]	; (800177c <HAL_RCC_OscConfig+0x240>)
 8001750:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	2b00      	cmp	r3, #0
 8001758:	d0f0      	beq.n	800173c <HAL_RCC_OscConfig+0x200>
 800175a:	e01b      	b.n	8001794 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800175c:	4b09      	ldr	r3, [pc, #36]	; (8001784 <HAL_RCC_OscConfig+0x248>)
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001762:	f7ff fb3b 	bl	8000ddc <HAL_GetTick>
 8001766:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001768:	e00e      	b.n	8001788 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800176a:	f7ff fb37 	bl	8000ddc <HAL_GetTick>
 800176e:	4602      	mov	r2, r0
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	1ad3      	subs	r3, r2, r3
 8001774:	2b02      	cmp	r3, #2
 8001776:	d907      	bls.n	8001788 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001778:	2303      	movs	r3, #3
 800177a:	e150      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
 800177c:	40023800 	.word	0x40023800
 8001780:	42470000 	.word	0x42470000
 8001784:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001788:	4b88      	ldr	r3, [pc, #544]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 800178a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800178c:	f003 0302 	and.w	r3, r3, #2
 8001790:	2b00      	cmp	r3, #0
 8001792:	d1ea      	bne.n	800176a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0304 	and.w	r3, r3, #4
 800179c:	2b00      	cmp	r3, #0
 800179e:	f000 8097 	beq.w	80018d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017a2:	2300      	movs	r3, #0
 80017a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017a6:	4b81      	ldr	r3, [pc, #516]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 80017a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d10f      	bne.n	80017d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	60bb      	str	r3, [r7, #8]
 80017b6:	4b7d      	ldr	r3, [pc, #500]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 80017b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ba:	4a7c      	ldr	r2, [pc, #496]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 80017bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017c0:	6413      	str	r3, [r2, #64]	; 0x40
 80017c2:	4b7a      	ldr	r3, [pc, #488]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 80017c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ca:	60bb      	str	r3, [r7, #8]
 80017cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017ce:	2301      	movs	r3, #1
 80017d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017d2:	4b77      	ldr	r3, [pc, #476]	; (80019b0 <HAL_RCC_OscConfig+0x474>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d118      	bne.n	8001810 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017de:	4b74      	ldr	r3, [pc, #464]	; (80019b0 <HAL_RCC_OscConfig+0x474>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a73      	ldr	r2, [pc, #460]	; (80019b0 <HAL_RCC_OscConfig+0x474>)
 80017e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017ea:	f7ff faf7 	bl	8000ddc <HAL_GetTick>
 80017ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017f0:	e008      	b.n	8001804 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017f2:	f7ff faf3 	bl	8000ddc <HAL_GetTick>
 80017f6:	4602      	mov	r2, r0
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d901      	bls.n	8001804 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001800:	2303      	movs	r3, #3
 8001802:	e10c      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001804:	4b6a      	ldr	r3, [pc, #424]	; (80019b0 <HAL_RCC_OscConfig+0x474>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800180c:	2b00      	cmp	r3, #0
 800180e:	d0f0      	beq.n	80017f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	2b01      	cmp	r3, #1
 8001816:	d106      	bne.n	8001826 <HAL_RCC_OscConfig+0x2ea>
 8001818:	4b64      	ldr	r3, [pc, #400]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 800181a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800181c:	4a63      	ldr	r2, [pc, #396]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 800181e:	f043 0301 	orr.w	r3, r3, #1
 8001822:	6713      	str	r3, [r2, #112]	; 0x70
 8001824:	e01c      	b.n	8001860 <HAL_RCC_OscConfig+0x324>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	2b05      	cmp	r3, #5
 800182c:	d10c      	bne.n	8001848 <HAL_RCC_OscConfig+0x30c>
 800182e:	4b5f      	ldr	r3, [pc, #380]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 8001830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001832:	4a5e      	ldr	r2, [pc, #376]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 8001834:	f043 0304 	orr.w	r3, r3, #4
 8001838:	6713      	str	r3, [r2, #112]	; 0x70
 800183a:	4b5c      	ldr	r3, [pc, #368]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 800183c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800183e:	4a5b      	ldr	r2, [pc, #364]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 8001840:	f043 0301 	orr.w	r3, r3, #1
 8001844:	6713      	str	r3, [r2, #112]	; 0x70
 8001846:	e00b      	b.n	8001860 <HAL_RCC_OscConfig+0x324>
 8001848:	4b58      	ldr	r3, [pc, #352]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 800184a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800184c:	4a57      	ldr	r2, [pc, #348]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 800184e:	f023 0301 	bic.w	r3, r3, #1
 8001852:	6713      	str	r3, [r2, #112]	; 0x70
 8001854:	4b55      	ldr	r3, [pc, #340]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 8001856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001858:	4a54      	ldr	r2, [pc, #336]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 800185a:	f023 0304 	bic.w	r3, r3, #4
 800185e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d015      	beq.n	8001894 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001868:	f7ff fab8 	bl	8000ddc <HAL_GetTick>
 800186c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800186e:	e00a      	b.n	8001886 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001870:	f7ff fab4 	bl	8000ddc <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	f241 3288 	movw	r2, #5000	; 0x1388
 800187e:	4293      	cmp	r3, r2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e0cb      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001886:	4b49      	ldr	r3, [pc, #292]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 8001888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800188a:	f003 0302 	and.w	r3, r3, #2
 800188e:	2b00      	cmp	r3, #0
 8001890:	d0ee      	beq.n	8001870 <HAL_RCC_OscConfig+0x334>
 8001892:	e014      	b.n	80018be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001894:	f7ff faa2 	bl	8000ddc <HAL_GetTick>
 8001898:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800189a:	e00a      	b.n	80018b2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800189c:	f7ff fa9e 	bl	8000ddc <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e0b5      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018b2:	4b3e      	ldr	r3, [pc, #248]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 80018b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018b6:	f003 0302 	and.w	r3, r3, #2
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d1ee      	bne.n	800189c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018be:	7dfb      	ldrb	r3, [r7, #23]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d105      	bne.n	80018d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018c4:	4b39      	ldr	r3, [pc, #228]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 80018c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c8:	4a38      	ldr	r2, [pc, #224]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 80018ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018ce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	f000 80a1 	beq.w	8001a1c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018da:	4b34      	ldr	r3, [pc, #208]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f003 030c 	and.w	r3, r3, #12
 80018e2:	2b08      	cmp	r3, #8
 80018e4:	d05c      	beq.n	80019a0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	699b      	ldr	r3, [r3, #24]
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d141      	bne.n	8001972 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018ee:	4b31      	ldr	r3, [pc, #196]	; (80019b4 <HAL_RCC_OscConfig+0x478>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f4:	f7ff fa72 	bl	8000ddc <HAL_GetTick>
 80018f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018fa:	e008      	b.n	800190e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018fc:	f7ff fa6e 	bl	8000ddc <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	2b02      	cmp	r3, #2
 8001908:	d901      	bls.n	800190e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e087      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800190e:	4b27      	ldr	r3, [pc, #156]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d1f0      	bne.n	80018fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	69da      	ldr	r2, [r3, #28]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a1b      	ldr	r3, [r3, #32]
 8001922:	431a      	orrs	r2, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001928:	019b      	lsls	r3, r3, #6
 800192a:	431a      	orrs	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001930:	085b      	lsrs	r3, r3, #1
 8001932:	3b01      	subs	r3, #1
 8001934:	041b      	lsls	r3, r3, #16
 8001936:	431a      	orrs	r2, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800193c:	061b      	lsls	r3, r3, #24
 800193e:	491b      	ldr	r1, [pc, #108]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 8001940:	4313      	orrs	r3, r2
 8001942:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001944:	4b1b      	ldr	r3, [pc, #108]	; (80019b4 <HAL_RCC_OscConfig+0x478>)
 8001946:	2201      	movs	r2, #1
 8001948:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194a:	f7ff fa47 	bl	8000ddc <HAL_GetTick>
 800194e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001950:	e008      	b.n	8001964 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001952:	f7ff fa43 	bl	8000ddc <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e05c      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001964:	4b11      	ldr	r3, [pc, #68]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d0f0      	beq.n	8001952 <HAL_RCC_OscConfig+0x416>
 8001970:	e054      	b.n	8001a1c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001972:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <HAL_RCC_OscConfig+0x478>)
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001978:	f7ff fa30 	bl	8000ddc <HAL_GetTick>
 800197c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800197e:	e008      	b.n	8001992 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001980:	f7ff fa2c 	bl	8000ddc <HAL_GetTick>
 8001984:	4602      	mov	r2, r0
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	2b02      	cmp	r3, #2
 800198c:	d901      	bls.n	8001992 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	e045      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001992:	4b06      	ldr	r3, [pc, #24]	; (80019ac <HAL_RCC_OscConfig+0x470>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d1f0      	bne.n	8001980 <HAL_RCC_OscConfig+0x444>
 800199e:	e03d      	b.n	8001a1c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	699b      	ldr	r3, [r3, #24]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d107      	bne.n	80019b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e038      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
 80019ac:	40023800 	.word	0x40023800
 80019b0:	40007000 	.word	0x40007000
 80019b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80019b8:	4b1b      	ldr	r3, [pc, #108]	; (8001a28 <HAL_RCC_OscConfig+0x4ec>)
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	699b      	ldr	r3, [r3, #24]
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d028      	beq.n	8001a18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d121      	bne.n	8001a18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019de:	429a      	cmp	r2, r3
 80019e0:	d11a      	bne.n	8001a18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019e2:	68fa      	ldr	r2, [r7, #12]
 80019e4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80019e8:	4013      	ands	r3, r2
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d111      	bne.n	8001a18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019fe:	085b      	lsrs	r3, r3, #1
 8001a00:	3b01      	subs	r3, #1
 8001a02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d107      	bne.n	8001a18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d001      	beq.n	8001a1c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e000      	b.n	8001a1e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3718      	adds	r7, #24
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	40023800 	.word	0x40023800

08001a2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d101      	bne.n	8001a40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e0cc      	b.n	8001bda <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a40:	4b68      	ldr	r3, [pc, #416]	; (8001be4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 0307 	and.w	r3, r3, #7
 8001a48:	683a      	ldr	r2, [r7, #0]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	d90c      	bls.n	8001a68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a4e:	4b65      	ldr	r3, [pc, #404]	; (8001be4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a50:	683a      	ldr	r2, [r7, #0]
 8001a52:	b2d2      	uxtb	r2, r2
 8001a54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a56:	4b63      	ldr	r3, [pc, #396]	; (8001be4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0307 	and.w	r3, r3, #7
 8001a5e:	683a      	ldr	r2, [r7, #0]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d001      	beq.n	8001a68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e0b8      	b.n	8001bda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0302 	and.w	r3, r3, #2
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d020      	beq.n	8001ab6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 0304 	and.w	r3, r3, #4
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d005      	beq.n	8001a8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a80:	4b59      	ldr	r3, [pc, #356]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	4a58      	ldr	r2, [pc, #352]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a86:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a8a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f003 0308 	and.w	r3, r3, #8
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d005      	beq.n	8001aa4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a98:	4b53      	ldr	r3, [pc, #332]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	4a52      	ldr	r2, [pc, #328]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a9e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001aa2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001aa4:	4b50      	ldr	r3, [pc, #320]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	494d      	ldr	r1, [pc, #308]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d044      	beq.n	8001b4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d107      	bne.n	8001ada <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aca:	4b47      	ldr	r3, [pc, #284]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d119      	bne.n	8001b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e07f      	b.n	8001bda <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d003      	beq.n	8001aea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ae6:	2b03      	cmp	r3, #3
 8001ae8:	d107      	bne.n	8001afa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aea:	4b3f      	ldr	r3, [pc, #252]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d109      	bne.n	8001b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e06f      	b.n	8001bda <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001afa:	4b3b      	ldr	r3, [pc, #236]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d101      	bne.n	8001b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e067      	b.n	8001bda <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b0a:	4b37      	ldr	r3, [pc, #220]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f023 0203 	bic.w	r2, r3, #3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	4934      	ldr	r1, [pc, #208]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b1c:	f7ff f95e 	bl	8000ddc <HAL_GetTick>
 8001b20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b22:	e00a      	b.n	8001b3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b24:	f7ff f95a 	bl	8000ddc <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e04f      	b.n	8001bda <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b3a:	4b2b      	ldr	r3, [pc, #172]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	f003 020c 	and.w	r2, r3, #12
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d1eb      	bne.n	8001b24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b4c:	4b25      	ldr	r3, [pc, #148]	; (8001be4 <HAL_RCC_ClockConfig+0x1b8>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0307 	and.w	r3, r3, #7
 8001b54:	683a      	ldr	r2, [r7, #0]
 8001b56:	429a      	cmp	r2, r3
 8001b58:	d20c      	bcs.n	8001b74 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b5a:	4b22      	ldr	r3, [pc, #136]	; (8001be4 <HAL_RCC_ClockConfig+0x1b8>)
 8001b5c:	683a      	ldr	r2, [r7, #0]
 8001b5e:	b2d2      	uxtb	r2, r2
 8001b60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b62:	4b20      	ldr	r3, [pc, #128]	; (8001be4 <HAL_RCC_ClockConfig+0x1b8>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0307 	and.w	r3, r3, #7
 8001b6a:	683a      	ldr	r2, [r7, #0]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d001      	beq.n	8001b74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e032      	b.n	8001bda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0304 	and.w	r3, r3, #4
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d008      	beq.n	8001b92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b80:	4b19      	ldr	r3, [pc, #100]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	4916      	ldr	r1, [pc, #88]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0308 	and.w	r3, r3, #8
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d009      	beq.n	8001bb2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b9e:	4b12      	ldr	r3, [pc, #72]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	691b      	ldr	r3, [r3, #16]
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	490e      	ldr	r1, [pc, #56]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001bb2:	f000 f821 	bl	8001bf8 <HAL_RCC_GetSysClockFreq>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	4b0b      	ldr	r3, [pc, #44]	; (8001be8 <HAL_RCC_ClockConfig+0x1bc>)
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	091b      	lsrs	r3, r3, #4
 8001bbe:	f003 030f 	and.w	r3, r3, #15
 8001bc2:	490a      	ldr	r1, [pc, #40]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001bc4:	5ccb      	ldrb	r3, [r1, r3]
 8001bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8001bca:	4a09      	ldr	r2, [pc, #36]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001bcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001bce:	4b09      	ldr	r3, [pc, #36]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff f8be 	bl	8000d54 <HAL_InitTick>

  return HAL_OK;
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40023c00 	.word	0x40023c00
 8001be8:	40023800 	.word	0x40023800
 8001bec:	080036a4 	.word	0x080036a4
 8001bf0:	20000000 	.word	0x20000000
 8001bf4:	20000004 	.word	0x20000004

08001bf8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bfc:	b090      	sub	sp, #64	; 0x40
 8001bfe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001c00:	2300      	movs	r3, #0
 8001c02:	637b      	str	r3, [r7, #52]	; 0x34
 8001c04:	2300      	movs	r3, #0
 8001c06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c08:	2300      	movs	r3, #0
 8001c0a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c10:	4b59      	ldr	r3, [pc, #356]	; (8001d78 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f003 030c 	and.w	r3, r3, #12
 8001c18:	2b08      	cmp	r3, #8
 8001c1a:	d00d      	beq.n	8001c38 <HAL_RCC_GetSysClockFreq+0x40>
 8001c1c:	2b08      	cmp	r3, #8
 8001c1e:	f200 80a1 	bhi.w	8001d64 <HAL_RCC_GetSysClockFreq+0x16c>
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d002      	beq.n	8001c2c <HAL_RCC_GetSysClockFreq+0x34>
 8001c26:	2b04      	cmp	r3, #4
 8001c28:	d003      	beq.n	8001c32 <HAL_RCC_GetSysClockFreq+0x3a>
 8001c2a:	e09b      	b.n	8001d64 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c2c:	4b53      	ldr	r3, [pc, #332]	; (8001d7c <HAL_RCC_GetSysClockFreq+0x184>)
 8001c2e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001c30:	e09b      	b.n	8001d6a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c32:	4b53      	ldr	r3, [pc, #332]	; (8001d80 <HAL_RCC_GetSysClockFreq+0x188>)
 8001c34:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001c36:	e098      	b.n	8001d6a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c38:	4b4f      	ldr	r3, [pc, #316]	; (8001d78 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c40:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c42:	4b4d      	ldr	r3, [pc, #308]	; (8001d78 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d028      	beq.n	8001ca0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c4e:	4b4a      	ldr	r3, [pc, #296]	; (8001d78 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	099b      	lsrs	r3, r3, #6
 8001c54:	2200      	movs	r2, #0
 8001c56:	623b      	str	r3, [r7, #32]
 8001c58:	627a      	str	r2, [r7, #36]	; 0x24
 8001c5a:	6a3b      	ldr	r3, [r7, #32]
 8001c5c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001c60:	2100      	movs	r1, #0
 8001c62:	4b47      	ldr	r3, [pc, #284]	; (8001d80 <HAL_RCC_GetSysClockFreq+0x188>)
 8001c64:	fb03 f201 	mul.w	r2, r3, r1
 8001c68:	2300      	movs	r3, #0
 8001c6a:	fb00 f303 	mul.w	r3, r0, r3
 8001c6e:	4413      	add	r3, r2
 8001c70:	4a43      	ldr	r2, [pc, #268]	; (8001d80 <HAL_RCC_GetSysClockFreq+0x188>)
 8001c72:	fba0 1202 	umull	r1, r2, r0, r2
 8001c76:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001c78:	460a      	mov	r2, r1
 8001c7a:	62ba      	str	r2, [r7, #40]	; 0x28
 8001c7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c7e:	4413      	add	r3, r2
 8001c80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c84:	2200      	movs	r2, #0
 8001c86:	61bb      	str	r3, [r7, #24]
 8001c88:	61fa      	str	r2, [r7, #28]
 8001c8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c8e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001c92:	f7fe fa9f 	bl	80001d4 <__aeabi_uldivmod>
 8001c96:	4602      	mov	r2, r0
 8001c98:	460b      	mov	r3, r1
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c9e:	e053      	b.n	8001d48 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ca0:	4b35      	ldr	r3, [pc, #212]	; (8001d78 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	099b      	lsrs	r3, r3, #6
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	613b      	str	r3, [r7, #16]
 8001caa:	617a      	str	r2, [r7, #20]
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001cb2:	f04f 0b00 	mov.w	fp, #0
 8001cb6:	4652      	mov	r2, sl
 8001cb8:	465b      	mov	r3, fp
 8001cba:	f04f 0000 	mov.w	r0, #0
 8001cbe:	f04f 0100 	mov.w	r1, #0
 8001cc2:	0159      	lsls	r1, r3, #5
 8001cc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cc8:	0150      	lsls	r0, r2, #5
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	ebb2 080a 	subs.w	r8, r2, sl
 8001cd2:	eb63 090b 	sbc.w	r9, r3, fp
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	f04f 0300 	mov.w	r3, #0
 8001cde:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001ce2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001ce6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001cea:	ebb2 0408 	subs.w	r4, r2, r8
 8001cee:	eb63 0509 	sbc.w	r5, r3, r9
 8001cf2:	f04f 0200 	mov.w	r2, #0
 8001cf6:	f04f 0300 	mov.w	r3, #0
 8001cfa:	00eb      	lsls	r3, r5, #3
 8001cfc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d00:	00e2      	lsls	r2, r4, #3
 8001d02:	4614      	mov	r4, r2
 8001d04:	461d      	mov	r5, r3
 8001d06:	eb14 030a 	adds.w	r3, r4, sl
 8001d0a:	603b      	str	r3, [r7, #0]
 8001d0c:	eb45 030b 	adc.w	r3, r5, fp
 8001d10:	607b      	str	r3, [r7, #4]
 8001d12:	f04f 0200 	mov.w	r2, #0
 8001d16:	f04f 0300 	mov.w	r3, #0
 8001d1a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d1e:	4629      	mov	r1, r5
 8001d20:	028b      	lsls	r3, r1, #10
 8001d22:	4621      	mov	r1, r4
 8001d24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d28:	4621      	mov	r1, r4
 8001d2a:	028a      	lsls	r2, r1, #10
 8001d2c:	4610      	mov	r0, r2
 8001d2e:	4619      	mov	r1, r3
 8001d30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d32:	2200      	movs	r2, #0
 8001d34:	60bb      	str	r3, [r7, #8]
 8001d36:	60fa      	str	r2, [r7, #12]
 8001d38:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d3c:	f7fe fa4a 	bl	80001d4 <__aeabi_uldivmod>
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	4613      	mov	r3, r2
 8001d46:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d48:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	0c1b      	lsrs	r3, r3, #16
 8001d4e:	f003 0303 	and.w	r3, r3, #3
 8001d52:	3301      	adds	r3, #1
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001d58:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d60:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001d62:	e002      	b.n	8001d6a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d64:	4b05      	ldr	r3, [pc, #20]	; (8001d7c <HAL_RCC_GetSysClockFreq+0x184>)
 8001d66:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001d68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3740      	adds	r7, #64	; 0x40
 8001d70:	46bd      	mov	sp, r7
 8001d72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d76:	bf00      	nop
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	00f42400 	.word	0x00f42400
 8001d80:	017d7840 	.word	0x017d7840

08001d84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d88:	4b03      	ldr	r3, [pc, #12]	; (8001d98 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	20000000 	.word	0x20000000

08001d9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001da0:	f7ff fff0 	bl	8001d84 <HAL_RCC_GetHCLKFreq>
 8001da4:	4602      	mov	r2, r0
 8001da6:	4b05      	ldr	r3, [pc, #20]	; (8001dbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	0a9b      	lsrs	r3, r3, #10
 8001dac:	f003 0307 	and.w	r3, r3, #7
 8001db0:	4903      	ldr	r1, [pc, #12]	; (8001dc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001db2:	5ccb      	ldrb	r3, [r1, r3]
 8001db4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40023800 	.word	0x40023800
 8001dc0:	080036b4 	.word	0x080036b4

08001dc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001dc8:	f7ff ffdc 	bl	8001d84 <HAL_RCC_GetHCLKFreq>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	4b05      	ldr	r3, [pc, #20]	; (8001de4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	0b5b      	lsrs	r3, r3, #13
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	4903      	ldr	r1, [pc, #12]	; (8001de8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dda:	5ccb      	ldrb	r3, [r1, r3]
 8001ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40023800 	.word	0x40023800
 8001de8:	080036b4 	.word	0x080036b4

08001dec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e03f      	b.n	8001e7e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d106      	bne.n	8001e18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f7fe fece 	bl	8000bb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2224      	movs	r2, #36	; 0x24
 8001e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	68da      	ldr	r2, [r3, #12]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f000 fc7b 	bl	800272c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	691a      	ldr	r2, [r3, #16]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	695a      	ldr	r2, [r3, #20]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	68da      	ldr	r2, [r3, #12]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2220      	movs	r2, #32
 8001e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2220      	movs	r2, #32
 8001e78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
	...

08001e88 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b0ba      	sub	sp, #232	; 0xe8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	695b      	ldr	r3, [r3, #20]
 8001eaa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001ebe:	f003 030f 	and.w	r3, r3, #15
 8001ec2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8001ec6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d10f      	bne.n	8001eee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001ece:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001ed2:	f003 0320 	and.w	r3, r3, #32
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d009      	beq.n	8001eee <HAL_UART_IRQHandler+0x66>
 8001eda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001ede:	f003 0320 	and.w	r3, r3, #32
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d003      	beq.n	8001eee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f000 fb65 	bl	80025b6 <UART_Receive_IT>
      return;
 8001eec:	e256      	b.n	800239c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001eee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f000 80de 	beq.w	80020b4 <HAL_UART_IRQHandler+0x22c>
 8001ef8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001efc:	f003 0301 	and.w	r3, r3, #1
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d106      	bne.n	8001f12 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001f04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001f08:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	f000 80d1 	beq.w	80020b4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001f12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d00b      	beq.n	8001f36 <HAL_UART_IRQHandler+0xae>
 8001f1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d005      	beq.n	8001f36 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2e:	f043 0201 	orr.w	r2, r3, #1
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f3a:	f003 0304 	and.w	r3, r3, #4
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d00b      	beq.n	8001f5a <HAL_UART_IRQHandler+0xd2>
 8001f42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d005      	beq.n	8001f5a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	f043 0202 	orr.w	r2, r3, #2
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f5e:	f003 0302 	and.w	r3, r3, #2
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d00b      	beq.n	8001f7e <HAL_UART_IRQHandler+0xf6>
 8001f66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d005      	beq.n	8001f7e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f76:	f043 0204 	orr.w	r2, r3, #4
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001f7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f82:	f003 0308 	and.w	r3, r3, #8
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d011      	beq.n	8001fae <HAL_UART_IRQHandler+0x126>
 8001f8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001f8e:	f003 0320 	and.w	r3, r3, #32
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d105      	bne.n	8001fa2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001f96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d005      	beq.n	8001fae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa6:	f043 0208 	orr.w	r2, r3, #8
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	f000 81ed 	beq.w	8002392 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001fb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001fbc:	f003 0320 	and.w	r3, r3, #32
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d008      	beq.n	8001fd6 <HAL_UART_IRQHandler+0x14e>
 8001fc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001fc8:	f003 0320 	and.w	r3, r3, #32
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d002      	beq.n	8001fd6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f000 faf0 	bl	80025b6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	695b      	ldr	r3, [r3, #20]
 8001fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fe0:	2b40      	cmp	r3, #64	; 0x40
 8001fe2:	bf0c      	ite	eq
 8001fe4:	2301      	moveq	r3, #1
 8001fe6:	2300      	movne	r3, #0
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff2:	f003 0308 	and.w	r3, r3, #8
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d103      	bne.n	8002002 <HAL_UART_IRQHandler+0x17a>
 8001ffa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d04f      	beq.n	80020a2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f000 f9f8 	bl	80023f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002012:	2b40      	cmp	r3, #64	; 0x40
 8002014:	d141      	bne.n	800209a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	3314      	adds	r3, #20
 800201c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002020:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002024:	e853 3f00 	ldrex	r3, [r3]
 8002028:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800202c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002030:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002034:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	3314      	adds	r3, #20
 800203e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002042:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002046:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800204a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800204e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002052:	e841 2300 	strex	r3, r2, [r1]
 8002056:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800205a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d1d9      	bne.n	8002016 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002066:	2b00      	cmp	r3, #0
 8002068:	d013      	beq.n	8002092 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800206e:	4a7d      	ldr	r2, [pc, #500]	; (8002264 <HAL_UART_IRQHandler+0x3dc>)
 8002070:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff f861 	bl	800113e <HAL_DMA_Abort_IT>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d016      	beq.n	80020b0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002086:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800208c:	4610      	mov	r0, r2
 800208e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002090:	e00e      	b.n	80020b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	f000 f99a 	bl	80023cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002098:	e00a      	b.n	80020b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f000 f996 	bl	80023cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020a0:	e006      	b.n	80020b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f000 f992 	bl	80023cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80020ae:	e170      	b.n	8002392 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020b0:	bf00      	nop
    return;
 80020b2:	e16e      	b.n	8002392 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	f040 814a 	bne.w	8002352 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80020be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020c2:	f003 0310 	and.w	r3, r3, #16
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	f000 8143 	beq.w	8002352 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80020cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020d0:	f003 0310 	and.w	r3, r3, #16
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	f000 813c 	beq.w	8002352 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80020da:	2300      	movs	r3, #0
 80020dc:	60bb      	str	r3, [r7, #8]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	60bb      	str	r3, [r7, #8]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	60bb      	str	r3, [r7, #8]
 80020ee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	695b      	ldr	r3, [r3, #20]
 80020f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020fa:	2b40      	cmp	r3, #64	; 0x40
 80020fc:	f040 80b4 	bne.w	8002268 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800210c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002110:	2b00      	cmp	r3, #0
 8002112:	f000 8140 	beq.w	8002396 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800211a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800211e:	429a      	cmp	r2, r3
 8002120:	f080 8139 	bcs.w	8002396 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800212a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002130:	69db      	ldr	r3, [r3, #28]
 8002132:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002136:	f000 8088 	beq.w	800224a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	330c      	adds	r3, #12
 8002140:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002144:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002148:	e853 3f00 	ldrex	r3, [r3]
 800214c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002150:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002154:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002158:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	330c      	adds	r3, #12
 8002162:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002166:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800216a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800216e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002172:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002176:	e841 2300 	strex	r3, r2, [r1]
 800217a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800217e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002182:	2b00      	cmp	r3, #0
 8002184:	d1d9      	bne.n	800213a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	3314      	adds	r3, #20
 800218c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800218e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002190:	e853 3f00 	ldrex	r3, [r3]
 8002194:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002196:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002198:	f023 0301 	bic.w	r3, r3, #1
 800219c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	3314      	adds	r3, #20
 80021a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80021aa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80021ae:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021b0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80021b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80021b6:	e841 2300 	strex	r3, r2, [r1]
 80021ba:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80021bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d1e1      	bne.n	8002186 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	3314      	adds	r3, #20
 80021c8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80021cc:	e853 3f00 	ldrex	r3, [r3]
 80021d0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80021d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80021d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	3314      	adds	r3, #20
 80021e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80021e6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80021e8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021ea:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80021ec:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80021ee:	e841 2300 	strex	r3, r2, [r1]
 80021f2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80021f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d1e3      	bne.n	80021c2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2220      	movs	r2, #32
 80021fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	330c      	adds	r3, #12
 800220e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002210:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002212:	e853 3f00 	ldrex	r3, [r3]
 8002216:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002218:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800221a:	f023 0310 	bic.w	r3, r3, #16
 800221e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	330c      	adds	r3, #12
 8002228:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800222c:	65ba      	str	r2, [r7, #88]	; 0x58
 800222e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002230:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002232:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002234:	e841 2300 	strex	r3, r2, [r1]
 8002238:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800223a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1e3      	bne.n	8002208 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002244:	4618      	mov	r0, r3
 8002246:	f7fe ff0a 	bl	800105e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002252:	b29b      	uxth	r3, r3
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	b29b      	uxth	r3, r3
 8002258:	4619      	mov	r1, r3
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 f8c0 	bl	80023e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002260:	e099      	b.n	8002396 <HAL_UART_IRQHandler+0x50e>
 8002262:	bf00      	nop
 8002264:	080024bf 	.word	0x080024bf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002270:	b29b      	uxth	r3, r3
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800227c:	b29b      	uxth	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	f000 808b 	beq.w	800239a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002284:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002288:	2b00      	cmp	r3, #0
 800228a:	f000 8086 	beq.w	800239a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	330c      	adds	r3, #12
 8002294:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002298:	e853 3f00 	ldrex	r3, [r3]
 800229c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800229e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80022a4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	330c      	adds	r3, #12
 80022ae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80022b2:	647a      	str	r2, [r7, #68]	; 0x44
 80022b4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022b6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80022b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80022ba:	e841 2300 	strex	r3, r2, [r1]
 80022be:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80022c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d1e3      	bne.n	800228e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	3314      	adds	r3, #20
 80022cc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d0:	e853 3f00 	ldrex	r3, [r3]
 80022d4:	623b      	str	r3, [r7, #32]
   return(result);
 80022d6:	6a3b      	ldr	r3, [r7, #32]
 80022d8:	f023 0301 	bic.w	r3, r3, #1
 80022dc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	3314      	adds	r3, #20
 80022e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80022ea:	633a      	str	r2, [r7, #48]	; 0x30
 80022ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80022f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022f2:	e841 2300 	strex	r3, r2, [r1]
 80022f6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80022f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1e3      	bne.n	80022c6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2220      	movs	r2, #32
 8002302:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	330c      	adds	r3, #12
 8002312:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	e853 3f00 	ldrex	r3, [r3]
 800231a:	60fb      	str	r3, [r7, #12]
   return(result);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f023 0310 	bic.w	r3, r3, #16
 8002322:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	330c      	adds	r3, #12
 800232c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002330:	61fa      	str	r2, [r7, #28]
 8002332:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002334:	69b9      	ldr	r1, [r7, #24]
 8002336:	69fa      	ldr	r2, [r7, #28]
 8002338:	e841 2300 	strex	r3, r2, [r1]
 800233c:	617b      	str	r3, [r7, #20]
   return(result);
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d1e3      	bne.n	800230c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002344:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002348:	4619      	mov	r1, r3
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 f848 	bl	80023e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002350:	e023      	b.n	800239a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002356:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800235a:	2b00      	cmp	r3, #0
 800235c:	d009      	beq.n	8002372 <HAL_UART_IRQHandler+0x4ea>
 800235e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002362:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002366:	2b00      	cmp	r3, #0
 8002368:	d003      	beq.n	8002372 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f000 f8bb 	bl	80024e6 <UART_Transmit_IT>
    return;
 8002370:	e014      	b.n	800239c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800237a:	2b00      	cmp	r3, #0
 800237c:	d00e      	beq.n	800239c <HAL_UART_IRQHandler+0x514>
 800237e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002382:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002386:	2b00      	cmp	r3, #0
 8002388:	d008      	beq.n	800239c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f000 f8fb 	bl	8002586 <UART_EndTransmit_IT>
    return;
 8002390:	e004      	b.n	800239c <HAL_UART_IRQHandler+0x514>
    return;
 8002392:	bf00      	nop
 8002394:	e002      	b.n	800239c <HAL_UART_IRQHandler+0x514>
      return;
 8002396:	bf00      	nop
 8002398:	e000      	b.n	800239c <HAL_UART_IRQHandler+0x514>
      return;
 800239a:	bf00      	nop
  }
}
 800239c:	37e8      	adds	r7, #232	; 0xe8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop

080023a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80023ac:	bf00      	nop
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80023c0:	bf00      	nop
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80023d4:	bf00      	nop
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	460b      	mov	r3, r1
 80023ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80023ec:	bf00      	nop
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b095      	sub	sp, #84	; 0x54
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	330c      	adds	r3, #12
 8002406:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002408:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800240a:	e853 3f00 	ldrex	r3, [r3]
 800240e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002412:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002416:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	330c      	adds	r3, #12
 800241e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002420:	643a      	str	r2, [r7, #64]	; 0x40
 8002422:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002424:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002426:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002428:	e841 2300 	strex	r3, r2, [r1]
 800242c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800242e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1e5      	bne.n	8002400 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	3314      	adds	r3, #20
 800243a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800243c:	6a3b      	ldr	r3, [r7, #32]
 800243e:	e853 3f00 	ldrex	r3, [r3]
 8002442:	61fb      	str	r3, [r7, #28]
   return(result);
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	f023 0301 	bic.w	r3, r3, #1
 800244a:	64bb      	str	r3, [r7, #72]	; 0x48
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	3314      	adds	r3, #20
 8002452:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002454:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002456:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002458:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800245a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800245c:	e841 2300 	strex	r3, r2, [r1]
 8002460:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002464:	2b00      	cmp	r3, #0
 8002466:	d1e5      	bne.n	8002434 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246c:	2b01      	cmp	r3, #1
 800246e:	d119      	bne.n	80024a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	330c      	adds	r3, #12
 8002476:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	e853 3f00 	ldrex	r3, [r3]
 800247e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	f023 0310 	bic.w	r3, r3, #16
 8002486:	647b      	str	r3, [r7, #68]	; 0x44
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	330c      	adds	r3, #12
 800248e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002490:	61ba      	str	r2, [r7, #24]
 8002492:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002494:	6979      	ldr	r1, [r7, #20]
 8002496:	69ba      	ldr	r2, [r7, #24]
 8002498:	e841 2300 	strex	r3, r2, [r1]
 800249c:	613b      	str	r3, [r7, #16]
   return(result);
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d1e5      	bne.n	8002470 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2220      	movs	r2, #32
 80024a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80024b2:	bf00      	nop
 80024b4:	3754      	adds	r7, #84	; 0x54
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr

080024be <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b084      	sub	sp, #16
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2200      	movs	r2, #0
 80024d0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2200      	movs	r2, #0
 80024d6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80024d8:	68f8      	ldr	r0, [r7, #12]
 80024da:	f7ff ff77 	bl	80023cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80024de:	bf00      	nop
 80024e0:	3710      	adds	r7, #16
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b085      	sub	sp, #20
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	2b21      	cmp	r3, #33	; 0x21
 80024f8:	d13e      	bne.n	8002578 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002502:	d114      	bne.n	800252e <UART_Transmit_IT+0x48>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	691b      	ldr	r3, [r3, #16]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d110      	bne.n	800252e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6a1b      	ldr	r3, [r3, #32]
 8002510:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	881b      	ldrh	r3, [r3, #0]
 8002516:	461a      	mov	r2, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002520:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6a1b      	ldr	r3, [r3, #32]
 8002526:	1c9a      	adds	r2, r3, #2
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	621a      	str	r2, [r3, #32]
 800252c:	e008      	b.n	8002540 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a1b      	ldr	r3, [r3, #32]
 8002532:	1c59      	adds	r1, r3, #1
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	6211      	str	r1, [r2, #32]
 8002538:	781a      	ldrb	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002544:	b29b      	uxth	r3, r3
 8002546:	3b01      	subs	r3, #1
 8002548:	b29b      	uxth	r3, r3
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	4619      	mov	r1, r3
 800254e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002550:	2b00      	cmp	r3, #0
 8002552:	d10f      	bne.n	8002574 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	68da      	ldr	r2, [r3, #12]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002562:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	68da      	ldr	r2, [r3, #12]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002572:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002574:	2300      	movs	r3, #0
 8002576:	e000      	b.n	800257a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002578:	2302      	movs	r3, #2
  }
}
 800257a:	4618      	mov	r0, r3
 800257c:	3714      	adds	r7, #20
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr

08002586 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b082      	sub	sp, #8
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	68da      	ldr	r2, [r3, #12]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800259c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2220      	movs	r2, #32
 80025a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f7ff fefc 	bl	80023a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80025b6:	b580      	push	{r7, lr}
 80025b8:	b08c      	sub	sp, #48	; 0x30
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b22      	cmp	r3, #34	; 0x22
 80025c8:	f040 80ab 	bne.w	8002722 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025d4:	d117      	bne.n	8002606 <UART_Receive_IT+0x50>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	691b      	ldr	r3, [r3, #16]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d113      	bne.n	8002606 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80025de:	2300      	movs	r3, #0
 80025e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025f8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025fe:	1c9a      	adds	r2, r3, #2
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	629a      	str	r2, [r3, #40]	; 0x28
 8002604:	e026      	b.n	8002654 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800260a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800260c:	2300      	movs	r3, #0
 800260e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002618:	d007      	beq.n	800262a <UART_Receive_IT+0x74>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d10a      	bne.n	8002638 <UART_Receive_IT+0x82>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d106      	bne.n	8002638 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	b2da      	uxtb	r2, r3
 8002632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002634:	701a      	strb	r2, [r3, #0]
 8002636:	e008      	b.n	800264a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	b2db      	uxtb	r3, r3
 8002640:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002644:	b2da      	uxtb	r2, r3
 8002646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002648:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800264e:	1c5a      	adds	r2, r3, #1
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002658:	b29b      	uxth	r3, r3
 800265a:	3b01      	subs	r3, #1
 800265c:	b29b      	uxth	r3, r3
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	4619      	mov	r1, r3
 8002662:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002664:	2b00      	cmp	r3, #0
 8002666:	d15a      	bne.n	800271e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	68da      	ldr	r2, [r3, #12]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f022 0220 	bic.w	r2, r2, #32
 8002676:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68da      	ldr	r2, [r3, #12]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002686:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	695a      	ldr	r2, [r3, #20]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f022 0201 	bic.w	r2, r2, #1
 8002696:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2220      	movs	r2, #32
 800269c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d135      	bne.n	8002714 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	330c      	adds	r3, #12
 80026b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	e853 3f00 	ldrex	r3, [r3]
 80026bc:	613b      	str	r3, [r7, #16]
   return(result);
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	f023 0310 	bic.w	r3, r3, #16
 80026c4:	627b      	str	r3, [r7, #36]	; 0x24
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	330c      	adds	r3, #12
 80026cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026ce:	623a      	str	r2, [r7, #32]
 80026d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026d2:	69f9      	ldr	r1, [r7, #28]
 80026d4:	6a3a      	ldr	r2, [r7, #32]
 80026d6:	e841 2300 	strex	r3, r2, [r1]
 80026da:	61bb      	str	r3, [r7, #24]
   return(result);
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d1e5      	bne.n	80026ae <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0310 	and.w	r3, r3, #16
 80026ec:	2b10      	cmp	r3, #16
 80026ee:	d10a      	bne.n	8002706 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80026f0:	2300      	movs	r3, #0
 80026f2:	60fb      	str	r3, [r7, #12]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	60fb      	str	r3, [r7, #12]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	60fb      	str	r3, [r7, #12]
 8002704:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800270a:	4619      	mov	r1, r3
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f7ff fe67 	bl	80023e0 <HAL_UARTEx_RxEventCallback>
 8002712:	e002      	b.n	800271a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f7ff fe4f 	bl	80023b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800271a:	2300      	movs	r3, #0
 800271c:	e002      	b.n	8002724 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800271e:	2300      	movs	r3, #0
 8002720:	e000      	b.n	8002724 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002722:	2302      	movs	r3, #2
  }
}
 8002724:	4618      	mov	r0, r3
 8002726:	3730      	adds	r7, #48	; 0x30
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800272c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002730:	b0c0      	sub	sp, #256	; 0x100
 8002732:	af00      	add	r7, sp, #0
 8002734:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	691b      	ldr	r3, [r3, #16]
 8002740:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002748:	68d9      	ldr	r1, [r3, #12]
 800274a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	ea40 0301 	orr.w	r3, r0, r1
 8002754:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800275a:	689a      	ldr	r2, [r3, #8]
 800275c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	431a      	orrs	r2, r3
 8002764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002768:	695b      	ldr	r3, [r3, #20]
 800276a:	431a      	orrs	r2, r3
 800276c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	4313      	orrs	r3, r2
 8002774:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002784:	f021 010c 	bic.w	r1, r1, #12
 8002788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002792:	430b      	orrs	r3, r1
 8002794:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80027a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027a6:	6999      	ldr	r1, [r3, #24]
 80027a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	ea40 0301 	orr.w	r3, r0, r1
 80027b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80027b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	4b8f      	ldr	r3, [pc, #572]	; (80029f8 <UART_SetConfig+0x2cc>)
 80027bc:	429a      	cmp	r2, r3
 80027be:	d005      	beq.n	80027cc <UART_SetConfig+0xa0>
 80027c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	4b8d      	ldr	r3, [pc, #564]	; (80029fc <UART_SetConfig+0x2d0>)
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d104      	bne.n	80027d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80027cc:	f7ff fafa 	bl	8001dc4 <HAL_RCC_GetPCLK2Freq>
 80027d0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80027d4:	e003      	b.n	80027de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80027d6:	f7ff fae1 	bl	8001d9c <HAL_RCC_GetPCLK1Freq>
 80027da:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027e2:	69db      	ldr	r3, [r3, #28]
 80027e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027e8:	f040 810c 	bne.w	8002a04 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80027ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80027f0:	2200      	movs	r2, #0
 80027f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80027f6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80027fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80027fe:	4622      	mov	r2, r4
 8002800:	462b      	mov	r3, r5
 8002802:	1891      	adds	r1, r2, r2
 8002804:	65b9      	str	r1, [r7, #88]	; 0x58
 8002806:	415b      	adcs	r3, r3
 8002808:	65fb      	str	r3, [r7, #92]	; 0x5c
 800280a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800280e:	4621      	mov	r1, r4
 8002810:	eb12 0801 	adds.w	r8, r2, r1
 8002814:	4629      	mov	r1, r5
 8002816:	eb43 0901 	adc.w	r9, r3, r1
 800281a:	f04f 0200 	mov.w	r2, #0
 800281e:	f04f 0300 	mov.w	r3, #0
 8002822:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002826:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800282a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800282e:	4690      	mov	r8, r2
 8002830:	4699      	mov	r9, r3
 8002832:	4623      	mov	r3, r4
 8002834:	eb18 0303 	adds.w	r3, r8, r3
 8002838:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800283c:	462b      	mov	r3, r5
 800283e:	eb49 0303 	adc.w	r3, r9, r3
 8002842:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002852:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002856:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800285a:	460b      	mov	r3, r1
 800285c:	18db      	adds	r3, r3, r3
 800285e:	653b      	str	r3, [r7, #80]	; 0x50
 8002860:	4613      	mov	r3, r2
 8002862:	eb42 0303 	adc.w	r3, r2, r3
 8002866:	657b      	str	r3, [r7, #84]	; 0x54
 8002868:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800286c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002870:	f7fd fcb0 	bl	80001d4 <__aeabi_uldivmod>
 8002874:	4602      	mov	r2, r0
 8002876:	460b      	mov	r3, r1
 8002878:	4b61      	ldr	r3, [pc, #388]	; (8002a00 <UART_SetConfig+0x2d4>)
 800287a:	fba3 2302 	umull	r2, r3, r3, r2
 800287e:	095b      	lsrs	r3, r3, #5
 8002880:	011c      	lsls	r4, r3, #4
 8002882:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002886:	2200      	movs	r2, #0
 8002888:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800288c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002890:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002894:	4642      	mov	r2, r8
 8002896:	464b      	mov	r3, r9
 8002898:	1891      	adds	r1, r2, r2
 800289a:	64b9      	str	r1, [r7, #72]	; 0x48
 800289c:	415b      	adcs	r3, r3
 800289e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80028a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80028a4:	4641      	mov	r1, r8
 80028a6:	eb12 0a01 	adds.w	sl, r2, r1
 80028aa:	4649      	mov	r1, r9
 80028ac:	eb43 0b01 	adc.w	fp, r3, r1
 80028b0:	f04f 0200 	mov.w	r2, #0
 80028b4:	f04f 0300 	mov.w	r3, #0
 80028b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80028bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80028c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80028c4:	4692      	mov	sl, r2
 80028c6:	469b      	mov	fp, r3
 80028c8:	4643      	mov	r3, r8
 80028ca:	eb1a 0303 	adds.w	r3, sl, r3
 80028ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80028d2:	464b      	mov	r3, r9
 80028d4:	eb4b 0303 	adc.w	r3, fp, r3
 80028d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80028dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80028e8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80028ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80028f0:	460b      	mov	r3, r1
 80028f2:	18db      	adds	r3, r3, r3
 80028f4:	643b      	str	r3, [r7, #64]	; 0x40
 80028f6:	4613      	mov	r3, r2
 80028f8:	eb42 0303 	adc.w	r3, r2, r3
 80028fc:	647b      	str	r3, [r7, #68]	; 0x44
 80028fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002902:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002906:	f7fd fc65 	bl	80001d4 <__aeabi_uldivmod>
 800290a:	4602      	mov	r2, r0
 800290c:	460b      	mov	r3, r1
 800290e:	4611      	mov	r1, r2
 8002910:	4b3b      	ldr	r3, [pc, #236]	; (8002a00 <UART_SetConfig+0x2d4>)
 8002912:	fba3 2301 	umull	r2, r3, r3, r1
 8002916:	095b      	lsrs	r3, r3, #5
 8002918:	2264      	movs	r2, #100	; 0x64
 800291a:	fb02 f303 	mul.w	r3, r2, r3
 800291e:	1acb      	subs	r3, r1, r3
 8002920:	00db      	lsls	r3, r3, #3
 8002922:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002926:	4b36      	ldr	r3, [pc, #216]	; (8002a00 <UART_SetConfig+0x2d4>)
 8002928:	fba3 2302 	umull	r2, r3, r3, r2
 800292c:	095b      	lsrs	r3, r3, #5
 800292e:	005b      	lsls	r3, r3, #1
 8002930:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002934:	441c      	add	r4, r3
 8002936:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800293a:	2200      	movs	r2, #0
 800293c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002940:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002944:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002948:	4642      	mov	r2, r8
 800294a:	464b      	mov	r3, r9
 800294c:	1891      	adds	r1, r2, r2
 800294e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002950:	415b      	adcs	r3, r3
 8002952:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002954:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002958:	4641      	mov	r1, r8
 800295a:	1851      	adds	r1, r2, r1
 800295c:	6339      	str	r1, [r7, #48]	; 0x30
 800295e:	4649      	mov	r1, r9
 8002960:	414b      	adcs	r3, r1
 8002962:	637b      	str	r3, [r7, #52]	; 0x34
 8002964:	f04f 0200 	mov.w	r2, #0
 8002968:	f04f 0300 	mov.w	r3, #0
 800296c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002970:	4659      	mov	r1, fp
 8002972:	00cb      	lsls	r3, r1, #3
 8002974:	4651      	mov	r1, sl
 8002976:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800297a:	4651      	mov	r1, sl
 800297c:	00ca      	lsls	r2, r1, #3
 800297e:	4610      	mov	r0, r2
 8002980:	4619      	mov	r1, r3
 8002982:	4603      	mov	r3, r0
 8002984:	4642      	mov	r2, r8
 8002986:	189b      	adds	r3, r3, r2
 8002988:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800298c:	464b      	mov	r3, r9
 800298e:	460a      	mov	r2, r1
 8002990:	eb42 0303 	adc.w	r3, r2, r3
 8002994:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80029a4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80029a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80029ac:	460b      	mov	r3, r1
 80029ae:	18db      	adds	r3, r3, r3
 80029b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80029b2:	4613      	mov	r3, r2
 80029b4:	eb42 0303 	adc.w	r3, r2, r3
 80029b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80029be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80029c2:	f7fd fc07 	bl	80001d4 <__aeabi_uldivmod>
 80029c6:	4602      	mov	r2, r0
 80029c8:	460b      	mov	r3, r1
 80029ca:	4b0d      	ldr	r3, [pc, #52]	; (8002a00 <UART_SetConfig+0x2d4>)
 80029cc:	fba3 1302 	umull	r1, r3, r3, r2
 80029d0:	095b      	lsrs	r3, r3, #5
 80029d2:	2164      	movs	r1, #100	; 0x64
 80029d4:	fb01 f303 	mul.w	r3, r1, r3
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	00db      	lsls	r3, r3, #3
 80029dc:	3332      	adds	r3, #50	; 0x32
 80029de:	4a08      	ldr	r2, [pc, #32]	; (8002a00 <UART_SetConfig+0x2d4>)
 80029e0:	fba2 2303 	umull	r2, r3, r2, r3
 80029e4:	095b      	lsrs	r3, r3, #5
 80029e6:	f003 0207 	and.w	r2, r3, #7
 80029ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4422      	add	r2, r4
 80029f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80029f4:	e105      	b.n	8002c02 <UART_SetConfig+0x4d6>
 80029f6:	bf00      	nop
 80029f8:	40011000 	.word	0x40011000
 80029fc:	40011400 	.word	0x40011400
 8002a00:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002a0e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002a12:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002a16:	4642      	mov	r2, r8
 8002a18:	464b      	mov	r3, r9
 8002a1a:	1891      	adds	r1, r2, r2
 8002a1c:	6239      	str	r1, [r7, #32]
 8002a1e:	415b      	adcs	r3, r3
 8002a20:	627b      	str	r3, [r7, #36]	; 0x24
 8002a22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002a26:	4641      	mov	r1, r8
 8002a28:	1854      	adds	r4, r2, r1
 8002a2a:	4649      	mov	r1, r9
 8002a2c:	eb43 0501 	adc.w	r5, r3, r1
 8002a30:	f04f 0200 	mov.w	r2, #0
 8002a34:	f04f 0300 	mov.w	r3, #0
 8002a38:	00eb      	lsls	r3, r5, #3
 8002a3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a3e:	00e2      	lsls	r2, r4, #3
 8002a40:	4614      	mov	r4, r2
 8002a42:	461d      	mov	r5, r3
 8002a44:	4643      	mov	r3, r8
 8002a46:	18e3      	adds	r3, r4, r3
 8002a48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002a4c:	464b      	mov	r3, r9
 8002a4e:	eb45 0303 	adc.w	r3, r5, r3
 8002a52:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002a62:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002a66:	f04f 0200 	mov.w	r2, #0
 8002a6a:	f04f 0300 	mov.w	r3, #0
 8002a6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002a72:	4629      	mov	r1, r5
 8002a74:	008b      	lsls	r3, r1, #2
 8002a76:	4621      	mov	r1, r4
 8002a78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a7c:	4621      	mov	r1, r4
 8002a7e:	008a      	lsls	r2, r1, #2
 8002a80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002a84:	f7fd fba6 	bl	80001d4 <__aeabi_uldivmod>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	460b      	mov	r3, r1
 8002a8c:	4b60      	ldr	r3, [pc, #384]	; (8002c10 <UART_SetConfig+0x4e4>)
 8002a8e:	fba3 2302 	umull	r2, r3, r3, r2
 8002a92:	095b      	lsrs	r3, r3, #5
 8002a94:	011c      	lsls	r4, r3, #4
 8002a96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002aa0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002aa4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002aa8:	4642      	mov	r2, r8
 8002aaa:	464b      	mov	r3, r9
 8002aac:	1891      	adds	r1, r2, r2
 8002aae:	61b9      	str	r1, [r7, #24]
 8002ab0:	415b      	adcs	r3, r3
 8002ab2:	61fb      	str	r3, [r7, #28]
 8002ab4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ab8:	4641      	mov	r1, r8
 8002aba:	1851      	adds	r1, r2, r1
 8002abc:	6139      	str	r1, [r7, #16]
 8002abe:	4649      	mov	r1, r9
 8002ac0:	414b      	adcs	r3, r1
 8002ac2:	617b      	str	r3, [r7, #20]
 8002ac4:	f04f 0200 	mov.w	r2, #0
 8002ac8:	f04f 0300 	mov.w	r3, #0
 8002acc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ad0:	4659      	mov	r1, fp
 8002ad2:	00cb      	lsls	r3, r1, #3
 8002ad4:	4651      	mov	r1, sl
 8002ad6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ada:	4651      	mov	r1, sl
 8002adc:	00ca      	lsls	r2, r1, #3
 8002ade:	4610      	mov	r0, r2
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	4642      	mov	r2, r8
 8002ae6:	189b      	adds	r3, r3, r2
 8002ae8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002aec:	464b      	mov	r3, r9
 8002aee:	460a      	mov	r2, r1
 8002af0:	eb42 0303 	adc.w	r3, r2, r3
 8002af4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	67bb      	str	r3, [r7, #120]	; 0x78
 8002b02:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002b04:	f04f 0200 	mov.w	r2, #0
 8002b08:	f04f 0300 	mov.w	r3, #0
 8002b0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002b10:	4649      	mov	r1, r9
 8002b12:	008b      	lsls	r3, r1, #2
 8002b14:	4641      	mov	r1, r8
 8002b16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b1a:	4641      	mov	r1, r8
 8002b1c:	008a      	lsls	r2, r1, #2
 8002b1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002b22:	f7fd fb57 	bl	80001d4 <__aeabi_uldivmod>
 8002b26:	4602      	mov	r2, r0
 8002b28:	460b      	mov	r3, r1
 8002b2a:	4b39      	ldr	r3, [pc, #228]	; (8002c10 <UART_SetConfig+0x4e4>)
 8002b2c:	fba3 1302 	umull	r1, r3, r3, r2
 8002b30:	095b      	lsrs	r3, r3, #5
 8002b32:	2164      	movs	r1, #100	; 0x64
 8002b34:	fb01 f303 	mul.w	r3, r1, r3
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	011b      	lsls	r3, r3, #4
 8002b3c:	3332      	adds	r3, #50	; 0x32
 8002b3e:	4a34      	ldr	r2, [pc, #208]	; (8002c10 <UART_SetConfig+0x4e4>)
 8002b40:	fba2 2303 	umull	r2, r3, r2, r3
 8002b44:	095b      	lsrs	r3, r3, #5
 8002b46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b4a:	441c      	add	r4, r3
 8002b4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b50:	2200      	movs	r2, #0
 8002b52:	673b      	str	r3, [r7, #112]	; 0x70
 8002b54:	677a      	str	r2, [r7, #116]	; 0x74
 8002b56:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002b5a:	4642      	mov	r2, r8
 8002b5c:	464b      	mov	r3, r9
 8002b5e:	1891      	adds	r1, r2, r2
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	415b      	adcs	r3, r3
 8002b64:	60fb      	str	r3, [r7, #12]
 8002b66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b6a:	4641      	mov	r1, r8
 8002b6c:	1851      	adds	r1, r2, r1
 8002b6e:	6039      	str	r1, [r7, #0]
 8002b70:	4649      	mov	r1, r9
 8002b72:	414b      	adcs	r3, r1
 8002b74:	607b      	str	r3, [r7, #4]
 8002b76:	f04f 0200 	mov.w	r2, #0
 8002b7a:	f04f 0300 	mov.w	r3, #0
 8002b7e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002b82:	4659      	mov	r1, fp
 8002b84:	00cb      	lsls	r3, r1, #3
 8002b86:	4651      	mov	r1, sl
 8002b88:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b8c:	4651      	mov	r1, sl
 8002b8e:	00ca      	lsls	r2, r1, #3
 8002b90:	4610      	mov	r0, r2
 8002b92:	4619      	mov	r1, r3
 8002b94:	4603      	mov	r3, r0
 8002b96:	4642      	mov	r2, r8
 8002b98:	189b      	adds	r3, r3, r2
 8002b9a:	66bb      	str	r3, [r7, #104]	; 0x68
 8002b9c:	464b      	mov	r3, r9
 8002b9e:	460a      	mov	r2, r1
 8002ba0:	eb42 0303 	adc.w	r3, r2, r3
 8002ba4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	663b      	str	r3, [r7, #96]	; 0x60
 8002bb0:	667a      	str	r2, [r7, #100]	; 0x64
 8002bb2:	f04f 0200 	mov.w	r2, #0
 8002bb6:	f04f 0300 	mov.w	r3, #0
 8002bba:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002bbe:	4649      	mov	r1, r9
 8002bc0:	008b      	lsls	r3, r1, #2
 8002bc2:	4641      	mov	r1, r8
 8002bc4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002bc8:	4641      	mov	r1, r8
 8002bca:	008a      	lsls	r2, r1, #2
 8002bcc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002bd0:	f7fd fb00 	bl	80001d4 <__aeabi_uldivmod>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	460b      	mov	r3, r1
 8002bd8:	4b0d      	ldr	r3, [pc, #52]	; (8002c10 <UART_SetConfig+0x4e4>)
 8002bda:	fba3 1302 	umull	r1, r3, r3, r2
 8002bde:	095b      	lsrs	r3, r3, #5
 8002be0:	2164      	movs	r1, #100	; 0x64
 8002be2:	fb01 f303 	mul.w	r3, r1, r3
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	011b      	lsls	r3, r3, #4
 8002bea:	3332      	adds	r3, #50	; 0x32
 8002bec:	4a08      	ldr	r2, [pc, #32]	; (8002c10 <UART_SetConfig+0x4e4>)
 8002bee:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf2:	095b      	lsrs	r3, r3, #5
 8002bf4:	f003 020f 	and.w	r2, r3, #15
 8002bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4422      	add	r2, r4
 8002c00:	609a      	str	r2, [r3, #8]
}
 8002c02:	bf00      	nop
 8002c04:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c0e:	bf00      	nop
 8002c10:	51eb851f 	.word	0x51eb851f

08002c14 <__errno>:
 8002c14:	4b01      	ldr	r3, [pc, #4]	; (8002c1c <__errno+0x8>)
 8002c16:	6818      	ldr	r0, [r3, #0]
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	2000000c 	.word	0x2000000c

08002c20 <__libc_init_array>:
 8002c20:	b570      	push	{r4, r5, r6, lr}
 8002c22:	4d0d      	ldr	r5, [pc, #52]	; (8002c58 <__libc_init_array+0x38>)
 8002c24:	4c0d      	ldr	r4, [pc, #52]	; (8002c5c <__libc_init_array+0x3c>)
 8002c26:	1b64      	subs	r4, r4, r5
 8002c28:	10a4      	asrs	r4, r4, #2
 8002c2a:	2600      	movs	r6, #0
 8002c2c:	42a6      	cmp	r6, r4
 8002c2e:	d109      	bne.n	8002c44 <__libc_init_array+0x24>
 8002c30:	4d0b      	ldr	r5, [pc, #44]	; (8002c60 <__libc_init_array+0x40>)
 8002c32:	4c0c      	ldr	r4, [pc, #48]	; (8002c64 <__libc_init_array+0x44>)
 8002c34:	f000 fd1e 	bl	8003674 <_init>
 8002c38:	1b64      	subs	r4, r4, r5
 8002c3a:	10a4      	asrs	r4, r4, #2
 8002c3c:	2600      	movs	r6, #0
 8002c3e:	42a6      	cmp	r6, r4
 8002c40:	d105      	bne.n	8002c4e <__libc_init_array+0x2e>
 8002c42:	bd70      	pop	{r4, r5, r6, pc}
 8002c44:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c48:	4798      	blx	r3
 8002c4a:	3601      	adds	r6, #1
 8002c4c:	e7ee      	b.n	8002c2c <__libc_init_array+0xc>
 8002c4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c52:	4798      	blx	r3
 8002c54:	3601      	adds	r6, #1
 8002c56:	e7f2      	b.n	8002c3e <__libc_init_array+0x1e>
 8002c58:	08003728 	.word	0x08003728
 8002c5c:	08003728 	.word	0x08003728
 8002c60:	08003728 	.word	0x08003728
 8002c64:	0800372c 	.word	0x0800372c

08002c68 <memset>:
 8002c68:	4402      	add	r2, r0
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d100      	bne.n	8002c72 <memset+0xa>
 8002c70:	4770      	bx	lr
 8002c72:	f803 1b01 	strb.w	r1, [r3], #1
 8002c76:	e7f9      	b.n	8002c6c <memset+0x4>

08002c78 <_puts_r>:
 8002c78:	b570      	push	{r4, r5, r6, lr}
 8002c7a:	460e      	mov	r6, r1
 8002c7c:	4605      	mov	r5, r0
 8002c7e:	b118      	cbz	r0, 8002c88 <_puts_r+0x10>
 8002c80:	6983      	ldr	r3, [r0, #24]
 8002c82:	b90b      	cbnz	r3, 8002c88 <_puts_r+0x10>
 8002c84:	f000 fa48 	bl	8003118 <__sinit>
 8002c88:	69ab      	ldr	r3, [r5, #24]
 8002c8a:	68ac      	ldr	r4, [r5, #8]
 8002c8c:	b913      	cbnz	r3, 8002c94 <_puts_r+0x1c>
 8002c8e:	4628      	mov	r0, r5
 8002c90:	f000 fa42 	bl	8003118 <__sinit>
 8002c94:	4b2c      	ldr	r3, [pc, #176]	; (8002d48 <_puts_r+0xd0>)
 8002c96:	429c      	cmp	r4, r3
 8002c98:	d120      	bne.n	8002cdc <_puts_r+0x64>
 8002c9a:	686c      	ldr	r4, [r5, #4]
 8002c9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002c9e:	07db      	lsls	r3, r3, #31
 8002ca0:	d405      	bmi.n	8002cae <_puts_r+0x36>
 8002ca2:	89a3      	ldrh	r3, [r4, #12]
 8002ca4:	0598      	lsls	r0, r3, #22
 8002ca6:	d402      	bmi.n	8002cae <_puts_r+0x36>
 8002ca8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002caa:	f000 fad3 	bl	8003254 <__retarget_lock_acquire_recursive>
 8002cae:	89a3      	ldrh	r3, [r4, #12]
 8002cb0:	0719      	lsls	r1, r3, #28
 8002cb2:	d51d      	bpl.n	8002cf0 <_puts_r+0x78>
 8002cb4:	6923      	ldr	r3, [r4, #16]
 8002cb6:	b1db      	cbz	r3, 8002cf0 <_puts_r+0x78>
 8002cb8:	3e01      	subs	r6, #1
 8002cba:	68a3      	ldr	r3, [r4, #8]
 8002cbc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002cc0:	3b01      	subs	r3, #1
 8002cc2:	60a3      	str	r3, [r4, #8]
 8002cc4:	bb39      	cbnz	r1, 8002d16 <_puts_r+0x9e>
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	da38      	bge.n	8002d3c <_puts_r+0xc4>
 8002cca:	4622      	mov	r2, r4
 8002ccc:	210a      	movs	r1, #10
 8002cce:	4628      	mov	r0, r5
 8002cd0:	f000 f848 	bl	8002d64 <__swbuf_r>
 8002cd4:	3001      	adds	r0, #1
 8002cd6:	d011      	beq.n	8002cfc <_puts_r+0x84>
 8002cd8:	250a      	movs	r5, #10
 8002cda:	e011      	b.n	8002d00 <_puts_r+0x88>
 8002cdc:	4b1b      	ldr	r3, [pc, #108]	; (8002d4c <_puts_r+0xd4>)
 8002cde:	429c      	cmp	r4, r3
 8002ce0:	d101      	bne.n	8002ce6 <_puts_r+0x6e>
 8002ce2:	68ac      	ldr	r4, [r5, #8]
 8002ce4:	e7da      	b.n	8002c9c <_puts_r+0x24>
 8002ce6:	4b1a      	ldr	r3, [pc, #104]	; (8002d50 <_puts_r+0xd8>)
 8002ce8:	429c      	cmp	r4, r3
 8002cea:	bf08      	it	eq
 8002cec:	68ec      	ldreq	r4, [r5, #12]
 8002cee:	e7d5      	b.n	8002c9c <_puts_r+0x24>
 8002cf0:	4621      	mov	r1, r4
 8002cf2:	4628      	mov	r0, r5
 8002cf4:	f000 f888 	bl	8002e08 <__swsetup_r>
 8002cf8:	2800      	cmp	r0, #0
 8002cfa:	d0dd      	beq.n	8002cb8 <_puts_r+0x40>
 8002cfc:	f04f 35ff 	mov.w	r5, #4294967295
 8002d00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d02:	07da      	lsls	r2, r3, #31
 8002d04:	d405      	bmi.n	8002d12 <_puts_r+0x9a>
 8002d06:	89a3      	ldrh	r3, [r4, #12]
 8002d08:	059b      	lsls	r3, r3, #22
 8002d0a:	d402      	bmi.n	8002d12 <_puts_r+0x9a>
 8002d0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d0e:	f000 faa2 	bl	8003256 <__retarget_lock_release_recursive>
 8002d12:	4628      	mov	r0, r5
 8002d14:	bd70      	pop	{r4, r5, r6, pc}
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	da04      	bge.n	8002d24 <_puts_r+0xac>
 8002d1a:	69a2      	ldr	r2, [r4, #24]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	dc06      	bgt.n	8002d2e <_puts_r+0xb6>
 8002d20:	290a      	cmp	r1, #10
 8002d22:	d004      	beq.n	8002d2e <_puts_r+0xb6>
 8002d24:	6823      	ldr	r3, [r4, #0]
 8002d26:	1c5a      	adds	r2, r3, #1
 8002d28:	6022      	str	r2, [r4, #0]
 8002d2a:	7019      	strb	r1, [r3, #0]
 8002d2c:	e7c5      	b.n	8002cba <_puts_r+0x42>
 8002d2e:	4622      	mov	r2, r4
 8002d30:	4628      	mov	r0, r5
 8002d32:	f000 f817 	bl	8002d64 <__swbuf_r>
 8002d36:	3001      	adds	r0, #1
 8002d38:	d1bf      	bne.n	8002cba <_puts_r+0x42>
 8002d3a:	e7df      	b.n	8002cfc <_puts_r+0x84>
 8002d3c:	6823      	ldr	r3, [r4, #0]
 8002d3e:	250a      	movs	r5, #10
 8002d40:	1c5a      	adds	r2, r3, #1
 8002d42:	6022      	str	r2, [r4, #0]
 8002d44:	701d      	strb	r5, [r3, #0]
 8002d46:	e7db      	b.n	8002d00 <_puts_r+0x88>
 8002d48:	080036e0 	.word	0x080036e0
 8002d4c:	08003700 	.word	0x08003700
 8002d50:	080036c0 	.word	0x080036c0

08002d54 <puts>:
 8002d54:	4b02      	ldr	r3, [pc, #8]	; (8002d60 <puts+0xc>)
 8002d56:	4601      	mov	r1, r0
 8002d58:	6818      	ldr	r0, [r3, #0]
 8002d5a:	f7ff bf8d 	b.w	8002c78 <_puts_r>
 8002d5e:	bf00      	nop
 8002d60:	2000000c 	.word	0x2000000c

08002d64 <__swbuf_r>:
 8002d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d66:	460e      	mov	r6, r1
 8002d68:	4614      	mov	r4, r2
 8002d6a:	4605      	mov	r5, r0
 8002d6c:	b118      	cbz	r0, 8002d76 <__swbuf_r+0x12>
 8002d6e:	6983      	ldr	r3, [r0, #24]
 8002d70:	b90b      	cbnz	r3, 8002d76 <__swbuf_r+0x12>
 8002d72:	f000 f9d1 	bl	8003118 <__sinit>
 8002d76:	4b21      	ldr	r3, [pc, #132]	; (8002dfc <__swbuf_r+0x98>)
 8002d78:	429c      	cmp	r4, r3
 8002d7a:	d12b      	bne.n	8002dd4 <__swbuf_r+0x70>
 8002d7c:	686c      	ldr	r4, [r5, #4]
 8002d7e:	69a3      	ldr	r3, [r4, #24]
 8002d80:	60a3      	str	r3, [r4, #8]
 8002d82:	89a3      	ldrh	r3, [r4, #12]
 8002d84:	071a      	lsls	r2, r3, #28
 8002d86:	d52f      	bpl.n	8002de8 <__swbuf_r+0x84>
 8002d88:	6923      	ldr	r3, [r4, #16]
 8002d8a:	b36b      	cbz	r3, 8002de8 <__swbuf_r+0x84>
 8002d8c:	6923      	ldr	r3, [r4, #16]
 8002d8e:	6820      	ldr	r0, [r4, #0]
 8002d90:	1ac0      	subs	r0, r0, r3
 8002d92:	6963      	ldr	r3, [r4, #20]
 8002d94:	b2f6      	uxtb	r6, r6
 8002d96:	4283      	cmp	r3, r0
 8002d98:	4637      	mov	r7, r6
 8002d9a:	dc04      	bgt.n	8002da6 <__swbuf_r+0x42>
 8002d9c:	4621      	mov	r1, r4
 8002d9e:	4628      	mov	r0, r5
 8002da0:	f000 f926 	bl	8002ff0 <_fflush_r>
 8002da4:	bb30      	cbnz	r0, 8002df4 <__swbuf_r+0x90>
 8002da6:	68a3      	ldr	r3, [r4, #8]
 8002da8:	3b01      	subs	r3, #1
 8002daa:	60a3      	str	r3, [r4, #8]
 8002dac:	6823      	ldr	r3, [r4, #0]
 8002dae:	1c5a      	adds	r2, r3, #1
 8002db0:	6022      	str	r2, [r4, #0]
 8002db2:	701e      	strb	r6, [r3, #0]
 8002db4:	6963      	ldr	r3, [r4, #20]
 8002db6:	3001      	adds	r0, #1
 8002db8:	4283      	cmp	r3, r0
 8002dba:	d004      	beq.n	8002dc6 <__swbuf_r+0x62>
 8002dbc:	89a3      	ldrh	r3, [r4, #12]
 8002dbe:	07db      	lsls	r3, r3, #31
 8002dc0:	d506      	bpl.n	8002dd0 <__swbuf_r+0x6c>
 8002dc2:	2e0a      	cmp	r6, #10
 8002dc4:	d104      	bne.n	8002dd0 <__swbuf_r+0x6c>
 8002dc6:	4621      	mov	r1, r4
 8002dc8:	4628      	mov	r0, r5
 8002dca:	f000 f911 	bl	8002ff0 <_fflush_r>
 8002dce:	b988      	cbnz	r0, 8002df4 <__swbuf_r+0x90>
 8002dd0:	4638      	mov	r0, r7
 8002dd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002dd4:	4b0a      	ldr	r3, [pc, #40]	; (8002e00 <__swbuf_r+0x9c>)
 8002dd6:	429c      	cmp	r4, r3
 8002dd8:	d101      	bne.n	8002dde <__swbuf_r+0x7a>
 8002dda:	68ac      	ldr	r4, [r5, #8]
 8002ddc:	e7cf      	b.n	8002d7e <__swbuf_r+0x1a>
 8002dde:	4b09      	ldr	r3, [pc, #36]	; (8002e04 <__swbuf_r+0xa0>)
 8002de0:	429c      	cmp	r4, r3
 8002de2:	bf08      	it	eq
 8002de4:	68ec      	ldreq	r4, [r5, #12]
 8002de6:	e7ca      	b.n	8002d7e <__swbuf_r+0x1a>
 8002de8:	4621      	mov	r1, r4
 8002dea:	4628      	mov	r0, r5
 8002dec:	f000 f80c 	bl	8002e08 <__swsetup_r>
 8002df0:	2800      	cmp	r0, #0
 8002df2:	d0cb      	beq.n	8002d8c <__swbuf_r+0x28>
 8002df4:	f04f 37ff 	mov.w	r7, #4294967295
 8002df8:	e7ea      	b.n	8002dd0 <__swbuf_r+0x6c>
 8002dfa:	bf00      	nop
 8002dfc:	080036e0 	.word	0x080036e0
 8002e00:	08003700 	.word	0x08003700
 8002e04:	080036c0 	.word	0x080036c0

08002e08 <__swsetup_r>:
 8002e08:	4b32      	ldr	r3, [pc, #200]	; (8002ed4 <__swsetup_r+0xcc>)
 8002e0a:	b570      	push	{r4, r5, r6, lr}
 8002e0c:	681d      	ldr	r5, [r3, #0]
 8002e0e:	4606      	mov	r6, r0
 8002e10:	460c      	mov	r4, r1
 8002e12:	b125      	cbz	r5, 8002e1e <__swsetup_r+0x16>
 8002e14:	69ab      	ldr	r3, [r5, #24]
 8002e16:	b913      	cbnz	r3, 8002e1e <__swsetup_r+0x16>
 8002e18:	4628      	mov	r0, r5
 8002e1a:	f000 f97d 	bl	8003118 <__sinit>
 8002e1e:	4b2e      	ldr	r3, [pc, #184]	; (8002ed8 <__swsetup_r+0xd0>)
 8002e20:	429c      	cmp	r4, r3
 8002e22:	d10f      	bne.n	8002e44 <__swsetup_r+0x3c>
 8002e24:	686c      	ldr	r4, [r5, #4]
 8002e26:	89a3      	ldrh	r3, [r4, #12]
 8002e28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002e2c:	0719      	lsls	r1, r3, #28
 8002e2e:	d42c      	bmi.n	8002e8a <__swsetup_r+0x82>
 8002e30:	06dd      	lsls	r5, r3, #27
 8002e32:	d411      	bmi.n	8002e58 <__swsetup_r+0x50>
 8002e34:	2309      	movs	r3, #9
 8002e36:	6033      	str	r3, [r6, #0]
 8002e38:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002e3c:	81a3      	strh	r3, [r4, #12]
 8002e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8002e42:	e03e      	b.n	8002ec2 <__swsetup_r+0xba>
 8002e44:	4b25      	ldr	r3, [pc, #148]	; (8002edc <__swsetup_r+0xd4>)
 8002e46:	429c      	cmp	r4, r3
 8002e48:	d101      	bne.n	8002e4e <__swsetup_r+0x46>
 8002e4a:	68ac      	ldr	r4, [r5, #8]
 8002e4c:	e7eb      	b.n	8002e26 <__swsetup_r+0x1e>
 8002e4e:	4b24      	ldr	r3, [pc, #144]	; (8002ee0 <__swsetup_r+0xd8>)
 8002e50:	429c      	cmp	r4, r3
 8002e52:	bf08      	it	eq
 8002e54:	68ec      	ldreq	r4, [r5, #12]
 8002e56:	e7e6      	b.n	8002e26 <__swsetup_r+0x1e>
 8002e58:	0758      	lsls	r0, r3, #29
 8002e5a:	d512      	bpl.n	8002e82 <__swsetup_r+0x7a>
 8002e5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e5e:	b141      	cbz	r1, 8002e72 <__swsetup_r+0x6a>
 8002e60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002e64:	4299      	cmp	r1, r3
 8002e66:	d002      	beq.n	8002e6e <__swsetup_r+0x66>
 8002e68:	4630      	mov	r0, r6
 8002e6a:	f000 fa5b 	bl	8003324 <_free_r>
 8002e6e:	2300      	movs	r3, #0
 8002e70:	6363      	str	r3, [r4, #52]	; 0x34
 8002e72:	89a3      	ldrh	r3, [r4, #12]
 8002e74:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002e78:	81a3      	strh	r3, [r4, #12]
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	6063      	str	r3, [r4, #4]
 8002e7e:	6923      	ldr	r3, [r4, #16]
 8002e80:	6023      	str	r3, [r4, #0]
 8002e82:	89a3      	ldrh	r3, [r4, #12]
 8002e84:	f043 0308 	orr.w	r3, r3, #8
 8002e88:	81a3      	strh	r3, [r4, #12]
 8002e8a:	6923      	ldr	r3, [r4, #16]
 8002e8c:	b94b      	cbnz	r3, 8002ea2 <__swsetup_r+0x9a>
 8002e8e:	89a3      	ldrh	r3, [r4, #12]
 8002e90:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002e94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e98:	d003      	beq.n	8002ea2 <__swsetup_r+0x9a>
 8002e9a:	4621      	mov	r1, r4
 8002e9c:	4630      	mov	r0, r6
 8002e9e:	f000 fa01 	bl	80032a4 <__smakebuf_r>
 8002ea2:	89a0      	ldrh	r0, [r4, #12]
 8002ea4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002ea8:	f010 0301 	ands.w	r3, r0, #1
 8002eac:	d00a      	beq.n	8002ec4 <__swsetup_r+0xbc>
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60a3      	str	r3, [r4, #8]
 8002eb2:	6963      	ldr	r3, [r4, #20]
 8002eb4:	425b      	negs	r3, r3
 8002eb6:	61a3      	str	r3, [r4, #24]
 8002eb8:	6923      	ldr	r3, [r4, #16]
 8002eba:	b943      	cbnz	r3, 8002ece <__swsetup_r+0xc6>
 8002ebc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002ec0:	d1ba      	bne.n	8002e38 <__swsetup_r+0x30>
 8002ec2:	bd70      	pop	{r4, r5, r6, pc}
 8002ec4:	0781      	lsls	r1, r0, #30
 8002ec6:	bf58      	it	pl
 8002ec8:	6963      	ldrpl	r3, [r4, #20]
 8002eca:	60a3      	str	r3, [r4, #8]
 8002ecc:	e7f4      	b.n	8002eb8 <__swsetup_r+0xb0>
 8002ece:	2000      	movs	r0, #0
 8002ed0:	e7f7      	b.n	8002ec2 <__swsetup_r+0xba>
 8002ed2:	bf00      	nop
 8002ed4:	2000000c 	.word	0x2000000c
 8002ed8:	080036e0 	.word	0x080036e0
 8002edc:	08003700 	.word	0x08003700
 8002ee0:	080036c0 	.word	0x080036c0

08002ee4 <__sflush_r>:
 8002ee4:	898a      	ldrh	r2, [r1, #12]
 8002ee6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002eea:	4605      	mov	r5, r0
 8002eec:	0710      	lsls	r0, r2, #28
 8002eee:	460c      	mov	r4, r1
 8002ef0:	d458      	bmi.n	8002fa4 <__sflush_r+0xc0>
 8002ef2:	684b      	ldr	r3, [r1, #4]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	dc05      	bgt.n	8002f04 <__sflush_r+0x20>
 8002ef8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	dc02      	bgt.n	8002f04 <__sflush_r+0x20>
 8002efe:	2000      	movs	r0, #0
 8002f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002f06:	2e00      	cmp	r6, #0
 8002f08:	d0f9      	beq.n	8002efe <__sflush_r+0x1a>
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002f10:	682f      	ldr	r7, [r5, #0]
 8002f12:	602b      	str	r3, [r5, #0]
 8002f14:	d032      	beq.n	8002f7c <__sflush_r+0x98>
 8002f16:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002f18:	89a3      	ldrh	r3, [r4, #12]
 8002f1a:	075a      	lsls	r2, r3, #29
 8002f1c:	d505      	bpl.n	8002f2a <__sflush_r+0x46>
 8002f1e:	6863      	ldr	r3, [r4, #4]
 8002f20:	1ac0      	subs	r0, r0, r3
 8002f22:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002f24:	b10b      	cbz	r3, 8002f2a <__sflush_r+0x46>
 8002f26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002f28:	1ac0      	subs	r0, r0, r3
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002f30:	6a21      	ldr	r1, [r4, #32]
 8002f32:	4628      	mov	r0, r5
 8002f34:	47b0      	blx	r6
 8002f36:	1c43      	adds	r3, r0, #1
 8002f38:	89a3      	ldrh	r3, [r4, #12]
 8002f3a:	d106      	bne.n	8002f4a <__sflush_r+0x66>
 8002f3c:	6829      	ldr	r1, [r5, #0]
 8002f3e:	291d      	cmp	r1, #29
 8002f40:	d82c      	bhi.n	8002f9c <__sflush_r+0xb8>
 8002f42:	4a2a      	ldr	r2, [pc, #168]	; (8002fec <__sflush_r+0x108>)
 8002f44:	40ca      	lsrs	r2, r1
 8002f46:	07d6      	lsls	r6, r2, #31
 8002f48:	d528      	bpl.n	8002f9c <__sflush_r+0xb8>
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	6062      	str	r2, [r4, #4]
 8002f4e:	04d9      	lsls	r1, r3, #19
 8002f50:	6922      	ldr	r2, [r4, #16]
 8002f52:	6022      	str	r2, [r4, #0]
 8002f54:	d504      	bpl.n	8002f60 <__sflush_r+0x7c>
 8002f56:	1c42      	adds	r2, r0, #1
 8002f58:	d101      	bne.n	8002f5e <__sflush_r+0x7a>
 8002f5a:	682b      	ldr	r3, [r5, #0]
 8002f5c:	b903      	cbnz	r3, 8002f60 <__sflush_r+0x7c>
 8002f5e:	6560      	str	r0, [r4, #84]	; 0x54
 8002f60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002f62:	602f      	str	r7, [r5, #0]
 8002f64:	2900      	cmp	r1, #0
 8002f66:	d0ca      	beq.n	8002efe <__sflush_r+0x1a>
 8002f68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002f6c:	4299      	cmp	r1, r3
 8002f6e:	d002      	beq.n	8002f76 <__sflush_r+0x92>
 8002f70:	4628      	mov	r0, r5
 8002f72:	f000 f9d7 	bl	8003324 <_free_r>
 8002f76:	2000      	movs	r0, #0
 8002f78:	6360      	str	r0, [r4, #52]	; 0x34
 8002f7a:	e7c1      	b.n	8002f00 <__sflush_r+0x1c>
 8002f7c:	6a21      	ldr	r1, [r4, #32]
 8002f7e:	2301      	movs	r3, #1
 8002f80:	4628      	mov	r0, r5
 8002f82:	47b0      	blx	r6
 8002f84:	1c41      	adds	r1, r0, #1
 8002f86:	d1c7      	bne.n	8002f18 <__sflush_r+0x34>
 8002f88:	682b      	ldr	r3, [r5, #0]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d0c4      	beq.n	8002f18 <__sflush_r+0x34>
 8002f8e:	2b1d      	cmp	r3, #29
 8002f90:	d001      	beq.n	8002f96 <__sflush_r+0xb2>
 8002f92:	2b16      	cmp	r3, #22
 8002f94:	d101      	bne.n	8002f9a <__sflush_r+0xb6>
 8002f96:	602f      	str	r7, [r5, #0]
 8002f98:	e7b1      	b.n	8002efe <__sflush_r+0x1a>
 8002f9a:	89a3      	ldrh	r3, [r4, #12]
 8002f9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fa0:	81a3      	strh	r3, [r4, #12]
 8002fa2:	e7ad      	b.n	8002f00 <__sflush_r+0x1c>
 8002fa4:	690f      	ldr	r7, [r1, #16]
 8002fa6:	2f00      	cmp	r7, #0
 8002fa8:	d0a9      	beq.n	8002efe <__sflush_r+0x1a>
 8002faa:	0793      	lsls	r3, r2, #30
 8002fac:	680e      	ldr	r6, [r1, #0]
 8002fae:	bf08      	it	eq
 8002fb0:	694b      	ldreq	r3, [r1, #20]
 8002fb2:	600f      	str	r7, [r1, #0]
 8002fb4:	bf18      	it	ne
 8002fb6:	2300      	movne	r3, #0
 8002fb8:	eba6 0807 	sub.w	r8, r6, r7
 8002fbc:	608b      	str	r3, [r1, #8]
 8002fbe:	f1b8 0f00 	cmp.w	r8, #0
 8002fc2:	dd9c      	ble.n	8002efe <__sflush_r+0x1a>
 8002fc4:	6a21      	ldr	r1, [r4, #32]
 8002fc6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002fc8:	4643      	mov	r3, r8
 8002fca:	463a      	mov	r2, r7
 8002fcc:	4628      	mov	r0, r5
 8002fce:	47b0      	blx	r6
 8002fd0:	2800      	cmp	r0, #0
 8002fd2:	dc06      	bgt.n	8002fe2 <__sflush_r+0xfe>
 8002fd4:	89a3      	ldrh	r3, [r4, #12]
 8002fd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fda:	81a3      	strh	r3, [r4, #12]
 8002fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8002fe0:	e78e      	b.n	8002f00 <__sflush_r+0x1c>
 8002fe2:	4407      	add	r7, r0
 8002fe4:	eba8 0800 	sub.w	r8, r8, r0
 8002fe8:	e7e9      	b.n	8002fbe <__sflush_r+0xda>
 8002fea:	bf00      	nop
 8002fec:	20400001 	.word	0x20400001

08002ff0 <_fflush_r>:
 8002ff0:	b538      	push	{r3, r4, r5, lr}
 8002ff2:	690b      	ldr	r3, [r1, #16]
 8002ff4:	4605      	mov	r5, r0
 8002ff6:	460c      	mov	r4, r1
 8002ff8:	b913      	cbnz	r3, 8003000 <_fflush_r+0x10>
 8002ffa:	2500      	movs	r5, #0
 8002ffc:	4628      	mov	r0, r5
 8002ffe:	bd38      	pop	{r3, r4, r5, pc}
 8003000:	b118      	cbz	r0, 800300a <_fflush_r+0x1a>
 8003002:	6983      	ldr	r3, [r0, #24]
 8003004:	b90b      	cbnz	r3, 800300a <_fflush_r+0x1a>
 8003006:	f000 f887 	bl	8003118 <__sinit>
 800300a:	4b14      	ldr	r3, [pc, #80]	; (800305c <_fflush_r+0x6c>)
 800300c:	429c      	cmp	r4, r3
 800300e:	d11b      	bne.n	8003048 <_fflush_r+0x58>
 8003010:	686c      	ldr	r4, [r5, #4]
 8003012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d0ef      	beq.n	8002ffa <_fflush_r+0xa>
 800301a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800301c:	07d0      	lsls	r0, r2, #31
 800301e:	d404      	bmi.n	800302a <_fflush_r+0x3a>
 8003020:	0599      	lsls	r1, r3, #22
 8003022:	d402      	bmi.n	800302a <_fflush_r+0x3a>
 8003024:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003026:	f000 f915 	bl	8003254 <__retarget_lock_acquire_recursive>
 800302a:	4628      	mov	r0, r5
 800302c:	4621      	mov	r1, r4
 800302e:	f7ff ff59 	bl	8002ee4 <__sflush_r>
 8003032:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003034:	07da      	lsls	r2, r3, #31
 8003036:	4605      	mov	r5, r0
 8003038:	d4e0      	bmi.n	8002ffc <_fflush_r+0xc>
 800303a:	89a3      	ldrh	r3, [r4, #12]
 800303c:	059b      	lsls	r3, r3, #22
 800303e:	d4dd      	bmi.n	8002ffc <_fflush_r+0xc>
 8003040:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003042:	f000 f908 	bl	8003256 <__retarget_lock_release_recursive>
 8003046:	e7d9      	b.n	8002ffc <_fflush_r+0xc>
 8003048:	4b05      	ldr	r3, [pc, #20]	; (8003060 <_fflush_r+0x70>)
 800304a:	429c      	cmp	r4, r3
 800304c:	d101      	bne.n	8003052 <_fflush_r+0x62>
 800304e:	68ac      	ldr	r4, [r5, #8]
 8003050:	e7df      	b.n	8003012 <_fflush_r+0x22>
 8003052:	4b04      	ldr	r3, [pc, #16]	; (8003064 <_fflush_r+0x74>)
 8003054:	429c      	cmp	r4, r3
 8003056:	bf08      	it	eq
 8003058:	68ec      	ldreq	r4, [r5, #12]
 800305a:	e7da      	b.n	8003012 <_fflush_r+0x22>
 800305c:	080036e0 	.word	0x080036e0
 8003060:	08003700 	.word	0x08003700
 8003064:	080036c0 	.word	0x080036c0

08003068 <std>:
 8003068:	2300      	movs	r3, #0
 800306a:	b510      	push	{r4, lr}
 800306c:	4604      	mov	r4, r0
 800306e:	e9c0 3300 	strd	r3, r3, [r0]
 8003072:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003076:	6083      	str	r3, [r0, #8]
 8003078:	8181      	strh	r1, [r0, #12]
 800307a:	6643      	str	r3, [r0, #100]	; 0x64
 800307c:	81c2      	strh	r2, [r0, #14]
 800307e:	6183      	str	r3, [r0, #24]
 8003080:	4619      	mov	r1, r3
 8003082:	2208      	movs	r2, #8
 8003084:	305c      	adds	r0, #92	; 0x5c
 8003086:	f7ff fdef 	bl	8002c68 <memset>
 800308a:	4b05      	ldr	r3, [pc, #20]	; (80030a0 <std+0x38>)
 800308c:	6263      	str	r3, [r4, #36]	; 0x24
 800308e:	4b05      	ldr	r3, [pc, #20]	; (80030a4 <std+0x3c>)
 8003090:	62a3      	str	r3, [r4, #40]	; 0x28
 8003092:	4b05      	ldr	r3, [pc, #20]	; (80030a8 <std+0x40>)
 8003094:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003096:	4b05      	ldr	r3, [pc, #20]	; (80030ac <std+0x44>)
 8003098:	6224      	str	r4, [r4, #32]
 800309a:	6323      	str	r3, [r4, #48]	; 0x30
 800309c:	bd10      	pop	{r4, pc}
 800309e:	bf00      	nop
 80030a0:	08003505 	.word	0x08003505
 80030a4:	08003527 	.word	0x08003527
 80030a8:	0800355f 	.word	0x0800355f
 80030ac:	08003583 	.word	0x08003583

080030b0 <_cleanup_r>:
 80030b0:	4901      	ldr	r1, [pc, #4]	; (80030b8 <_cleanup_r+0x8>)
 80030b2:	f000 b8af 	b.w	8003214 <_fwalk_reent>
 80030b6:	bf00      	nop
 80030b8:	08002ff1 	.word	0x08002ff1

080030bc <__sfmoreglue>:
 80030bc:	b570      	push	{r4, r5, r6, lr}
 80030be:	2268      	movs	r2, #104	; 0x68
 80030c0:	1e4d      	subs	r5, r1, #1
 80030c2:	4355      	muls	r5, r2
 80030c4:	460e      	mov	r6, r1
 80030c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80030ca:	f000 f997 	bl	80033fc <_malloc_r>
 80030ce:	4604      	mov	r4, r0
 80030d0:	b140      	cbz	r0, 80030e4 <__sfmoreglue+0x28>
 80030d2:	2100      	movs	r1, #0
 80030d4:	e9c0 1600 	strd	r1, r6, [r0]
 80030d8:	300c      	adds	r0, #12
 80030da:	60a0      	str	r0, [r4, #8]
 80030dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80030e0:	f7ff fdc2 	bl	8002c68 <memset>
 80030e4:	4620      	mov	r0, r4
 80030e6:	bd70      	pop	{r4, r5, r6, pc}

080030e8 <__sfp_lock_acquire>:
 80030e8:	4801      	ldr	r0, [pc, #4]	; (80030f0 <__sfp_lock_acquire+0x8>)
 80030ea:	f000 b8b3 	b.w	8003254 <__retarget_lock_acquire_recursive>
 80030ee:	bf00      	nop
 80030f0:	20000529 	.word	0x20000529

080030f4 <__sfp_lock_release>:
 80030f4:	4801      	ldr	r0, [pc, #4]	; (80030fc <__sfp_lock_release+0x8>)
 80030f6:	f000 b8ae 	b.w	8003256 <__retarget_lock_release_recursive>
 80030fa:	bf00      	nop
 80030fc:	20000529 	.word	0x20000529

08003100 <__sinit_lock_acquire>:
 8003100:	4801      	ldr	r0, [pc, #4]	; (8003108 <__sinit_lock_acquire+0x8>)
 8003102:	f000 b8a7 	b.w	8003254 <__retarget_lock_acquire_recursive>
 8003106:	bf00      	nop
 8003108:	2000052a 	.word	0x2000052a

0800310c <__sinit_lock_release>:
 800310c:	4801      	ldr	r0, [pc, #4]	; (8003114 <__sinit_lock_release+0x8>)
 800310e:	f000 b8a2 	b.w	8003256 <__retarget_lock_release_recursive>
 8003112:	bf00      	nop
 8003114:	2000052a 	.word	0x2000052a

08003118 <__sinit>:
 8003118:	b510      	push	{r4, lr}
 800311a:	4604      	mov	r4, r0
 800311c:	f7ff fff0 	bl	8003100 <__sinit_lock_acquire>
 8003120:	69a3      	ldr	r3, [r4, #24]
 8003122:	b11b      	cbz	r3, 800312c <__sinit+0x14>
 8003124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003128:	f7ff bff0 	b.w	800310c <__sinit_lock_release>
 800312c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003130:	6523      	str	r3, [r4, #80]	; 0x50
 8003132:	4b13      	ldr	r3, [pc, #76]	; (8003180 <__sinit+0x68>)
 8003134:	4a13      	ldr	r2, [pc, #76]	; (8003184 <__sinit+0x6c>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	62a2      	str	r2, [r4, #40]	; 0x28
 800313a:	42a3      	cmp	r3, r4
 800313c:	bf04      	itt	eq
 800313e:	2301      	moveq	r3, #1
 8003140:	61a3      	streq	r3, [r4, #24]
 8003142:	4620      	mov	r0, r4
 8003144:	f000 f820 	bl	8003188 <__sfp>
 8003148:	6060      	str	r0, [r4, #4]
 800314a:	4620      	mov	r0, r4
 800314c:	f000 f81c 	bl	8003188 <__sfp>
 8003150:	60a0      	str	r0, [r4, #8]
 8003152:	4620      	mov	r0, r4
 8003154:	f000 f818 	bl	8003188 <__sfp>
 8003158:	2200      	movs	r2, #0
 800315a:	60e0      	str	r0, [r4, #12]
 800315c:	2104      	movs	r1, #4
 800315e:	6860      	ldr	r0, [r4, #4]
 8003160:	f7ff ff82 	bl	8003068 <std>
 8003164:	68a0      	ldr	r0, [r4, #8]
 8003166:	2201      	movs	r2, #1
 8003168:	2109      	movs	r1, #9
 800316a:	f7ff ff7d 	bl	8003068 <std>
 800316e:	68e0      	ldr	r0, [r4, #12]
 8003170:	2202      	movs	r2, #2
 8003172:	2112      	movs	r1, #18
 8003174:	f7ff ff78 	bl	8003068 <std>
 8003178:	2301      	movs	r3, #1
 800317a:	61a3      	str	r3, [r4, #24]
 800317c:	e7d2      	b.n	8003124 <__sinit+0xc>
 800317e:	bf00      	nop
 8003180:	080036bc 	.word	0x080036bc
 8003184:	080030b1 	.word	0x080030b1

08003188 <__sfp>:
 8003188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800318a:	4607      	mov	r7, r0
 800318c:	f7ff ffac 	bl	80030e8 <__sfp_lock_acquire>
 8003190:	4b1e      	ldr	r3, [pc, #120]	; (800320c <__sfp+0x84>)
 8003192:	681e      	ldr	r6, [r3, #0]
 8003194:	69b3      	ldr	r3, [r6, #24]
 8003196:	b913      	cbnz	r3, 800319e <__sfp+0x16>
 8003198:	4630      	mov	r0, r6
 800319a:	f7ff ffbd 	bl	8003118 <__sinit>
 800319e:	3648      	adds	r6, #72	; 0x48
 80031a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80031a4:	3b01      	subs	r3, #1
 80031a6:	d503      	bpl.n	80031b0 <__sfp+0x28>
 80031a8:	6833      	ldr	r3, [r6, #0]
 80031aa:	b30b      	cbz	r3, 80031f0 <__sfp+0x68>
 80031ac:	6836      	ldr	r6, [r6, #0]
 80031ae:	e7f7      	b.n	80031a0 <__sfp+0x18>
 80031b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80031b4:	b9d5      	cbnz	r5, 80031ec <__sfp+0x64>
 80031b6:	4b16      	ldr	r3, [pc, #88]	; (8003210 <__sfp+0x88>)
 80031b8:	60e3      	str	r3, [r4, #12]
 80031ba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80031be:	6665      	str	r5, [r4, #100]	; 0x64
 80031c0:	f000 f847 	bl	8003252 <__retarget_lock_init_recursive>
 80031c4:	f7ff ff96 	bl	80030f4 <__sfp_lock_release>
 80031c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80031cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80031d0:	6025      	str	r5, [r4, #0]
 80031d2:	61a5      	str	r5, [r4, #24]
 80031d4:	2208      	movs	r2, #8
 80031d6:	4629      	mov	r1, r5
 80031d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80031dc:	f7ff fd44 	bl	8002c68 <memset>
 80031e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80031e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80031e8:	4620      	mov	r0, r4
 80031ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031ec:	3468      	adds	r4, #104	; 0x68
 80031ee:	e7d9      	b.n	80031a4 <__sfp+0x1c>
 80031f0:	2104      	movs	r1, #4
 80031f2:	4638      	mov	r0, r7
 80031f4:	f7ff ff62 	bl	80030bc <__sfmoreglue>
 80031f8:	4604      	mov	r4, r0
 80031fa:	6030      	str	r0, [r6, #0]
 80031fc:	2800      	cmp	r0, #0
 80031fe:	d1d5      	bne.n	80031ac <__sfp+0x24>
 8003200:	f7ff ff78 	bl	80030f4 <__sfp_lock_release>
 8003204:	230c      	movs	r3, #12
 8003206:	603b      	str	r3, [r7, #0]
 8003208:	e7ee      	b.n	80031e8 <__sfp+0x60>
 800320a:	bf00      	nop
 800320c:	080036bc 	.word	0x080036bc
 8003210:	ffff0001 	.word	0xffff0001

08003214 <_fwalk_reent>:
 8003214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003218:	4606      	mov	r6, r0
 800321a:	4688      	mov	r8, r1
 800321c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003220:	2700      	movs	r7, #0
 8003222:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003226:	f1b9 0901 	subs.w	r9, r9, #1
 800322a:	d505      	bpl.n	8003238 <_fwalk_reent+0x24>
 800322c:	6824      	ldr	r4, [r4, #0]
 800322e:	2c00      	cmp	r4, #0
 8003230:	d1f7      	bne.n	8003222 <_fwalk_reent+0xe>
 8003232:	4638      	mov	r0, r7
 8003234:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003238:	89ab      	ldrh	r3, [r5, #12]
 800323a:	2b01      	cmp	r3, #1
 800323c:	d907      	bls.n	800324e <_fwalk_reent+0x3a>
 800323e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003242:	3301      	adds	r3, #1
 8003244:	d003      	beq.n	800324e <_fwalk_reent+0x3a>
 8003246:	4629      	mov	r1, r5
 8003248:	4630      	mov	r0, r6
 800324a:	47c0      	blx	r8
 800324c:	4307      	orrs	r7, r0
 800324e:	3568      	adds	r5, #104	; 0x68
 8003250:	e7e9      	b.n	8003226 <_fwalk_reent+0x12>

08003252 <__retarget_lock_init_recursive>:
 8003252:	4770      	bx	lr

08003254 <__retarget_lock_acquire_recursive>:
 8003254:	4770      	bx	lr

08003256 <__retarget_lock_release_recursive>:
 8003256:	4770      	bx	lr

08003258 <__swhatbuf_r>:
 8003258:	b570      	push	{r4, r5, r6, lr}
 800325a:	460e      	mov	r6, r1
 800325c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003260:	2900      	cmp	r1, #0
 8003262:	b096      	sub	sp, #88	; 0x58
 8003264:	4614      	mov	r4, r2
 8003266:	461d      	mov	r5, r3
 8003268:	da08      	bge.n	800327c <__swhatbuf_r+0x24>
 800326a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800326e:	2200      	movs	r2, #0
 8003270:	602a      	str	r2, [r5, #0]
 8003272:	061a      	lsls	r2, r3, #24
 8003274:	d410      	bmi.n	8003298 <__swhatbuf_r+0x40>
 8003276:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800327a:	e00e      	b.n	800329a <__swhatbuf_r+0x42>
 800327c:	466a      	mov	r2, sp
 800327e:	f000 f9a7 	bl	80035d0 <_fstat_r>
 8003282:	2800      	cmp	r0, #0
 8003284:	dbf1      	blt.n	800326a <__swhatbuf_r+0x12>
 8003286:	9a01      	ldr	r2, [sp, #4]
 8003288:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800328c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003290:	425a      	negs	r2, r3
 8003292:	415a      	adcs	r2, r3
 8003294:	602a      	str	r2, [r5, #0]
 8003296:	e7ee      	b.n	8003276 <__swhatbuf_r+0x1e>
 8003298:	2340      	movs	r3, #64	; 0x40
 800329a:	2000      	movs	r0, #0
 800329c:	6023      	str	r3, [r4, #0]
 800329e:	b016      	add	sp, #88	; 0x58
 80032a0:	bd70      	pop	{r4, r5, r6, pc}
	...

080032a4 <__smakebuf_r>:
 80032a4:	898b      	ldrh	r3, [r1, #12]
 80032a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80032a8:	079d      	lsls	r5, r3, #30
 80032aa:	4606      	mov	r6, r0
 80032ac:	460c      	mov	r4, r1
 80032ae:	d507      	bpl.n	80032c0 <__smakebuf_r+0x1c>
 80032b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80032b4:	6023      	str	r3, [r4, #0]
 80032b6:	6123      	str	r3, [r4, #16]
 80032b8:	2301      	movs	r3, #1
 80032ba:	6163      	str	r3, [r4, #20]
 80032bc:	b002      	add	sp, #8
 80032be:	bd70      	pop	{r4, r5, r6, pc}
 80032c0:	ab01      	add	r3, sp, #4
 80032c2:	466a      	mov	r2, sp
 80032c4:	f7ff ffc8 	bl	8003258 <__swhatbuf_r>
 80032c8:	9900      	ldr	r1, [sp, #0]
 80032ca:	4605      	mov	r5, r0
 80032cc:	4630      	mov	r0, r6
 80032ce:	f000 f895 	bl	80033fc <_malloc_r>
 80032d2:	b948      	cbnz	r0, 80032e8 <__smakebuf_r+0x44>
 80032d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032d8:	059a      	lsls	r2, r3, #22
 80032da:	d4ef      	bmi.n	80032bc <__smakebuf_r+0x18>
 80032dc:	f023 0303 	bic.w	r3, r3, #3
 80032e0:	f043 0302 	orr.w	r3, r3, #2
 80032e4:	81a3      	strh	r3, [r4, #12]
 80032e6:	e7e3      	b.n	80032b0 <__smakebuf_r+0xc>
 80032e8:	4b0d      	ldr	r3, [pc, #52]	; (8003320 <__smakebuf_r+0x7c>)
 80032ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80032ec:	89a3      	ldrh	r3, [r4, #12]
 80032ee:	6020      	str	r0, [r4, #0]
 80032f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032f4:	81a3      	strh	r3, [r4, #12]
 80032f6:	9b00      	ldr	r3, [sp, #0]
 80032f8:	6163      	str	r3, [r4, #20]
 80032fa:	9b01      	ldr	r3, [sp, #4]
 80032fc:	6120      	str	r0, [r4, #16]
 80032fe:	b15b      	cbz	r3, 8003318 <__smakebuf_r+0x74>
 8003300:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003304:	4630      	mov	r0, r6
 8003306:	f000 f975 	bl	80035f4 <_isatty_r>
 800330a:	b128      	cbz	r0, 8003318 <__smakebuf_r+0x74>
 800330c:	89a3      	ldrh	r3, [r4, #12]
 800330e:	f023 0303 	bic.w	r3, r3, #3
 8003312:	f043 0301 	orr.w	r3, r3, #1
 8003316:	81a3      	strh	r3, [r4, #12]
 8003318:	89a0      	ldrh	r0, [r4, #12]
 800331a:	4305      	orrs	r5, r0
 800331c:	81a5      	strh	r5, [r4, #12]
 800331e:	e7cd      	b.n	80032bc <__smakebuf_r+0x18>
 8003320:	080030b1 	.word	0x080030b1

08003324 <_free_r>:
 8003324:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003326:	2900      	cmp	r1, #0
 8003328:	d044      	beq.n	80033b4 <_free_r+0x90>
 800332a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800332e:	9001      	str	r0, [sp, #4]
 8003330:	2b00      	cmp	r3, #0
 8003332:	f1a1 0404 	sub.w	r4, r1, #4
 8003336:	bfb8      	it	lt
 8003338:	18e4      	addlt	r4, r4, r3
 800333a:	f000 f97d 	bl	8003638 <__malloc_lock>
 800333e:	4a1e      	ldr	r2, [pc, #120]	; (80033b8 <_free_r+0x94>)
 8003340:	9801      	ldr	r0, [sp, #4]
 8003342:	6813      	ldr	r3, [r2, #0]
 8003344:	b933      	cbnz	r3, 8003354 <_free_r+0x30>
 8003346:	6063      	str	r3, [r4, #4]
 8003348:	6014      	str	r4, [r2, #0]
 800334a:	b003      	add	sp, #12
 800334c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003350:	f000 b978 	b.w	8003644 <__malloc_unlock>
 8003354:	42a3      	cmp	r3, r4
 8003356:	d908      	bls.n	800336a <_free_r+0x46>
 8003358:	6825      	ldr	r5, [r4, #0]
 800335a:	1961      	adds	r1, r4, r5
 800335c:	428b      	cmp	r3, r1
 800335e:	bf01      	itttt	eq
 8003360:	6819      	ldreq	r1, [r3, #0]
 8003362:	685b      	ldreq	r3, [r3, #4]
 8003364:	1949      	addeq	r1, r1, r5
 8003366:	6021      	streq	r1, [r4, #0]
 8003368:	e7ed      	b.n	8003346 <_free_r+0x22>
 800336a:	461a      	mov	r2, r3
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	b10b      	cbz	r3, 8003374 <_free_r+0x50>
 8003370:	42a3      	cmp	r3, r4
 8003372:	d9fa      	bls.n	800336a <_free_r+0x46>
 8003374:	6811      	ldr	r1, [r2, #0]
 8003376:	1855      	adds	r5, r2, r1
 8003378:	42a5      	cmp	r5, r4
 800337a:	d10b      	bne.n	8003394 <_free_r+0x70>
 800337c:	6824      	ldr	r4, [r4, #0]
 800337e:	4421      	add	r1, r4
 8003380:	1854      	adds	r4, r2, r1
 8003382:	42a3      	cmp	r3, r4
 8003384:	6011      	str	r1, [r2, #0]
 8003386:	d1e0      	bne.n	800334a <_free_r+0x26>
 8003388:	681c      	ldr	r4, [r3, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	6053      	str	r3, [r2, #4]
 800338e:	4421      	add	r1, r4
 8003390:	6011      	str	r1, [r2, #0]
 8003392:	e7da      	b.n	800334a <_free_r+0x26>
 8003394:	d902      	bls.n	800339c <_free_r+0x78>
 8003396:	230c      	movs	r3, #12
 8003398:	6003      	str	r3, [r0, #0]
 800339a:	e7d6      	b.n	800334a <_free_r+0x26>
 800339c:	6825      	ldr	r5, [r4, #0]
 800339e:	1961      	adds	r1, r4, r5
 80033a0:	428b      	cmp	r3, r1
 80033a2:	bf04      	itt	eq
 80033a4:	6819      	ldreq	r1, [r3, #0]
 80033a6:	685b      	ldreq	r3, [r3, #4]
 80033a8:	6063      	str	r3, [r4, #4]
 80033aa:	bf04      	itt	eq
 80033ac:	1949      	addeq	r1, r1, r5
 80033ae:	6021      	streq	r1, [r4, #0]
 80033b0:	6054      	str	r4, [r2, #4]
 80033b2:	e7ca      	b.n	800334a <_free_r+0x26>
 80033b4:	b003      	add	sp, #12
 80033b6:	bd30      	pop	{r4, r5, pc}
 80033b8:	2000052c 	.word	0x2000052c

080033bc <sbrk_aligned>:
 80033bc:	b570      	push	{r4, r5, r6, lr}
 80033be:	4e0e      	ldr	r6, [pc, #56]	; (80033f8 <sbrk_aligned+0x3c>)
 80033c0:	460c      	mov	r4, r1
 80033c2:	6831      	ldr	r1, [r6, #0]
 80033c4:	4605      	mov	r5, r0
 80033c6:	b911      	cbnz	r1, 80033ce <sbrk_aligned+0x12>
 80033c8:	f000 f88c 	bl	80034e4 <_sbrk_r>
 80033cc:	6030      	str	r0, [r6, #0]
 80033ce:	4621      	mov	r1, r4
 80033d0:	4628      	mov	r0, r5
 80033d2:	f000 f887 	bl	80034e4 <_sbrk_r>
 80033d6:	1c43      	adds	r3, r0, #1
 80033d8:	d00a      	beq.n	80033f0 <sbrk_aligned+0x34>
 80033da:	1cc4      	adds	r4, r0, #3
 80033dc:	f024 0403 	bic.w	r4, r4, #3
 80033e0:	42a0      	cmp	r0, r4
 80033e2:	d007      	beq.n	80033f4 <sbrk_aligned+0x38>
 80033e4:	1a21      	subs	r1, r4, r0
 80033e6:	4628      	mov	r0, r5
 80033e8:	f000 f87c 	bl	80034e4 <_sbrk_r>
 80033ec:	3001      	adds	r0, #1
 80033ee:	d101      	bne.n	80033f4 <sbrk_aligned+0x38>
 80033f0:	f04f 34ff 	mov.w	r4, #4294967295
 80033f4:	4620      	mov	r0, r4
 80033f6:	bd70      	pop	{r4, r5, r6, pc}
 80033f8:	20000530 	.word	0x20000530

080033fc <_malloc_r>:
 80033fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003400:	1ccd      	adds	r5, r1, #3
 8003402:	f025 0503 	bic.w	r5, r5, #3
 8003406:	3508      	adds	r5, #8
 8003408:	2d0c      	cmp	r5, #12
 800340a:	bf38      	it	cc
 800340c:	250c      	movcc	r5, #12
 800340e:	2d00      	cmp	r5, #0
 8003410:	4607      	mov	r7, r0
 8003412:	db01      	blt.n	8003418 <_malloc_r+0x1c>
 8003414:	42a9      	cmp	r1, r5
 8003416:	d905      	bls.n	8003424 <_malloc_r+0x28>
 8003418:	230c      	movs	r3, #12
 800341a:	603b      	str	r3, [r7, #0]
 800341c:	2600      	movs	r6, #0
 800341e:	4630      	mov	r0, r6
 8003420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003424:	4e2e      	ldr	r6, [pc, #184]	; (80034e0 <_malloc_r+0xe4>)
 8003426:	f000 f907 	bl	8003638 <__malloc_lock>
 800342a:	6833      	ldr	r3, [r6, #0]
 800342c:	461c      	mov	r4, r3
 800342e:	bb34      	cbnz	r4, 800347e <_malloc_r+0x82>
 8003430:	4629      	mov	r1, r5
 8003432:	4638      	mov	r0, r7
 8003434:	f7ff ffc2 	bl	80033bc <sbrk_aligned>
 8003438:	1c43      	adds	r3, r0, #1
 800343a:	4604      	mov	r4, r0
 800343c:	d14d      	bne.n	80034da <_malloc_r+0xde>
 800343e:	6834      	ldr	r4, [r6, #0]
 8003440:	4626      	mov	r6, r4
 8003442:	2e00      	cmp	r6, #0
 8003444:	d140      	bne.n	80034c8 <_malloc_r+0xcc>
 8003446:	6823      	ldr	r3, [r4, #0]
 8003448:	4631      	mov	r1, r6
 800344a:	4638      	mov	r0, r7
 800344c:	eb04 0803 	add.w	r8, r4, r3
 8003450:	f000 f848 	bl	80034e4 <_sbrk_r>
 8003454:	4580      	cmp	r8, r0
 8003456:	d13a      	bne.n	80034ce <_malloc_r+0xd2>
 8003458:	6821      	ldr	r1, [r4, #0]
 800345a:	3503      	adds	r5, #3
 800345c:	1a6d      	subs	r5, r5, r1
 800345e:	f025 0503 	bic.w	r5, r5, #3
 8003462:	3508      	adds	r5, #8
 8003464:	2d0c      	cmp	r5, #12
 8003466:	bf38      	it	cc
 8003468:	250c      	movcc	r5, #12
 800346a:	4629      	mov	r1, r5
 800346c:	4638      	mov	r0, r7
 800346e:	f7ff ffa5 	bl	80033bc <sbrk_aligned>
 8003472:	3001      	adds	r0, #1
 8003474:	d02b      	beq.n	80034ce <_malloc_r+0xd2>
 8003476:	6823      	ldr	r3, [r4, #0]
 8003478:	442b      	add	r3, r5
 800347a:	6023      	str	r3, [r4, #0]
 800347c:	e00e      	b.n	800349c <_malloc_r+0xa0>
 800347e:	6822      	ldr	r2, [r4, #0]
 8003480:	1b52      	subs	r2, r2, r5
 8003482:	d41e      	bmi.n	80034c2 <_malloc_r+0xc6>
 8003484:	2a0b      	cmp	r2, #11
 8003486:	d916      	bls.n	80034b6 <_malloc_r+0xba>
 8003488:	1961      	adds	r1, r4, r5
 800348a:	42a3      	cmp	r3, r4
 800348c:	6025      	str	r5, [r4, #0]
 800348e:	bf18      	it	ne
 8003490:	6059      	strne	r1, [r3, #4]
 8003492:	6863      	ldr	r3, [r4, #4]
 8003494:	bf08      	it	eq
 8003496:	6031      	streq	r1, [r6, #0]
 8003498:	5162      	str	r2, [r4, r5]
 800349a:	604b      	str	r3, [r1, #4]
 800349c:	4638      	mov	r0, r7
 800349e:	f104 060b 	add.w	r6, r4, #11
 80034a2:	f000 f8cf 	bl	8003644 <__malloc_unlock>
 80034a6:	f026 0607 	bic.w	r6, r6, #7
 80034aa:	1d23      	adds	r3, r4, #4
 80034ac:	1af2      	subs	r2, r6, r3
 80034ae:	d0b6      	beq.n	800341e <_malloc_r+0x22>
 80034b0:	1b9b      	subs	r3, r3, r6
 80034b2:	50a3      	str	r3, [r4, r2]
 80034b4:	e7b3      	b.n	800341e <_malloc_r+0x22>
 80034b6:	6862      	ldr	r2, [r4, #4]
 80034b8:	42a3      	cmp	r3, r4
 80034ba:	bf0c      	ite	eq
 80034bc:	6032      	streq	r2, [r6, #0]
 80034be:	605a      	strne	r2, [r3, #4]
 80034c0:	e7ec      	b.n	800349c <_malloc_r+0xa0>
 80034c2:	4623      	mov	r3, r4
 80034c4:	6864      	ldr	r4, [r4, #4]
 80034c6:	e7b2      	b.n	800342e <_malloc_r+0x32>
 80034c8:	4634      	mov	r4, r6
 80034ca:	6876      	ldr	r6, [r6, #4]
 80034cc:	e7b9      	b.n	8003442 <_malloc_r+0x46>
 80034ce:	230c      	movs	r3, #12
 80034d0:	603b      	str	r3, [r7, #0]
 80034d2:	4638      	mov	r0, r7
 80034d4:	f000 f8b6 	bl	8003644 <__malloc_unlock>
 80034d8:	e7a1      	b.n	800341e <_malloc_r+0x22>
 80034da:	6025      	str	r5, [r4, #0]
 80034dc:	e7de      	b.n	800349c <_malloc_r+0xa0>
 80034de:	bf00      	nop
 80034e0:	2000052c 	.word	0x2000052c

080034e4 <_sbrk_r>:
 80034e4:	b538      	push	{r3, r4, r5, lr}
 80034e6:	4d06      	ldr	r5, [pc, #24]	; (8003500 <_sbrk_r+0x1c>)
 80034e8:	2300      	movs	r3, #0
 80034ea:	4604      	mov	r4, r0
 80034ec:	4608      	mov	r0, r1
 80034ee:	602b      	str	r3, [r5, #0]
 80034f0:	f7fd fa9e 	bl	8000a30 <_sbrk>
 80034f4:	1c43      	adds	r3, r0, #1
 80034f6:	d102      	bne.n	80034fe <_sbrk_r+0x1a>
 80034f8:	682b      	ldr	r3, [r5, #0]
 80034fa:	b103      	cbz	r3, 80034fe <_sbrk_r+0x1a>
 80034fc:	6023      	str	r3, [r4, #0]
 80034fe:	bd38      	pop	{r3, r4, r5, pc}
 8003500:	20000534 	.word	0x20000534

08003504 <__sread>:
 8003504:	b510      	push	{r4, lr}
 8003506:	460c      	mov	r4, r1
 8003508:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800350c:	f000 f8a0 	bl	8003650 <_read_r>
 8003510:	2800      	cmp	r0, #0
 8003512:	bfab      	itete	ge
 8003514:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003516:	89a3      	ldrhlt	r3, [r4, #12]
 8003518:	181b      	addge	r3, r3, r0
 800351a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800351e:	bfac      	ite	ge
 8003520:	6563      	strge	r3, [r4, #84]	; 0x54
 8003522:	81a3      	strhlt	r3, [r4, #12]
 8003524:	bd10      	pop	{r4, pc}

08003526 <__swrite>:
 8003526:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800352a:	461f      	mov	r7, r3
 800352c:	898b      	ldrh	r3, [r1, #12]
 800352e:	05db      	lsls	r3, r3, #23
 8003530:	4605      	mov	r5, r0
 8003532:	460c      	mov	r4, r1
 8003534:	4616      	mov	r6, r2
 8003536:	d505      	bpl.n	8003544 <__swrite+0x1e>
 8003538:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800353c:	2302      	movs	r3, #2
 800353e:	2200      	movs	r2, #0
 8003540:	f000 f868 	bl	8003614 <_lseek_r>
 8003544:	89a3      	ldrh	r3, [r4, #12]
 8003546:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800354a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800354e:	81a3      	strh	r3, [r4, #12]
 8003550:	4632      	mov	r2, r6
 8003552:	463b      	mov	r3, r7
 8003554:	4628      	mov	r0, r5
 8003556:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800355a:	f000 b817 	b.w	800358c <_write_r>

0800355e <__sseek>:
 800355e:	b510      	push	{r4, lr}
 8003560:	460c      	mov	r4, r1
 8003562:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003566:	f000 f855 	bl	8003614 <_lseek_r>
 800356a:	1c43      	adds	r3, r0, #1
 800356c:	89a3      	ldrh	r3, [r4, #12]
 800356e:	bf15      	itete	ne
 8003570:	6560      	strne	r0, [r4, #84]	; 0x54
 8003572:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003576:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800357a:	81a3      	strheq	r3, [r4, #12]
 800357c:	bf18      	it	ne
 800357e:	81a3      	strhne	r3, [r4, #12]
 8003580:	bd10      	pop	{r4, pc}

08003582 <__sclose>:
 8003582:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003586:	f000 b813 	b.w	80035b0 <_close_r>
	...

0800358c <_write_r>:
 800358c:	b538      	push	{r3, r4, r5, lr}
 800358e:	4d07      	ldr	r5, [pc, #28]	; (80035ac <_write_r+0x20>)
 8003590:	4604      	mov	r4, r0
 8003592:	4608      	mov	r0, r1
 8003594:	4611      	mov	r1, r2
 8003596:	2200      	movs	r2, #0
 8003598:	602a      	str	r2, [r5, #0]
 800359a:	461a      	mov	r2, r3
 800359c:	f7fd f9f7 	bl	800098e <_write>
 80035a0:	1c43      	adds	r3, r0, #1
 80035a2:	d102      	bne.n	80035aa <_write_r+0x1e>
 80035a4:	682b      	ldr	r3, [r5, #0]
 80035a6:	b103      	cbz	r3, 80035aa <_write_r+0x1e>
 80035a8:	6023      	str	r3, [r4, #0]
 80035aa:	bd38      	pop	{r3, r4, r5, pc}
 80035ac:	20000534 	.word	0x20000534

080035b0 <_close_r>:
 80035b0:	b538      	push	{r3, r4, r5, lr}
 80035b2:	4d06      	ldr	r5, [pc, #24]	; (80035cc <_close_r+0x1c>)
 80035b4:	2300      	movs	r3, #0
 80035b6:	4604      	mov	r4, r0
 80035b8:	4608      	mov	r0, r1
 80035ba:	602b      	str	r3, [r5, #0]
 80035bc:	f7fd fa03 	bl	80009c6 <_close>
 80035c0:	1c43      	adds	r3, r0, #1
 80035c2:	d102      	bne.n	80035ca <_close_r+0x1a>
 80035c4:	682b      	ldr	r3, [r5, #0]
 80035c6:	b103      	cbz	r3, 80035ca <_close_r+0x1a>
 80035c8:	6023      	str	r3, [r4, #0]
 80035ca:	bd38      	pop	{r3, r4, r5, pc}
 80035cc:	20000534 	.word	0x20000534

080035d0 <_fstat_r>:
 80035d0:	b538      	push	{r3, r4, r5, lr}
 80035d2:	4d07      	ldr	r5, [pc, #28]	; (80035f0 <_fstat_r+0x20>)
 80035d4:	2300      	movs	r3, #0
 80035d6:	4604      	mov	r4, r0
 80035d8:	4608      	mov	r0, r1
 80035da:	4611      	mov	r1, r2
 80035dc:	602b      	str	r3, [r5, #0]
 80035de:	f7fd f9fe 	bl	80009de <_fstat>
 80035e2:	1c43      	adds	r3, r0, #1
 80035e4:	d102      	bne.n	80035ec <_fstat_r+0x1c>
 80035e6:	682b      	ldr	r3, [r5, #0]
 80035e8:	b103      	cbz	r3, 80035ec <_fstat_r+0x1c>
 80035ea:	6023      	str	r3, [r4, #0]
 80035ec:	bd38      	pop	{r3, r4, r5, pc}
 80035ee:	bf00      	nop
 80035f0:	20000534 	.word	0x20000534

080035f4 <_isatty_r>:
 80035f4:	b538      	push	{r3, r4, r5, lr}
 80035f6:	4d06      	ldr	r5, [pc, #24]	; (8003610 <_isatty_r+0x1c>)
 80035f8:	2300      	movs	r3, #0
 80035fa:	4604      	mov	r4, r0
 80035fc:	4608      	mov	r0, r1
 80035fe:	602b      	str	r3, [r5, #0]
 8003600:	f7fd f9fd 	bl	80009fe <_isatty>
 8003604:	1c43      	adds	r3, r0, #1
 8003606:	d102      	bne.n	800360e <_isatty_r+0x1a>
 8003608:	682b      	ldr	r3, [r5, #0]
 800360a:	b103      	cbz	r3, 800360e <_isatty_r+0x1a>
 800360c:	6023      	str	r3, [r4, #0]
 800360e:	bd38      	pop	{r3, r4, r5, pc}
 8003610:	20000534 	.word	0x20000534

08003614 <_lseek_r>:
 8003614:	b538      	push	{r3, r4, r5, lr}
 8003616:	4d07      	ldr	r5, [pc, #28]	; (8003634 <_lseek_r+0x20>)
 8003618:	4604      	mov	r4, r0
 800361a:	4608      	mov	r0, r1
 800361c:	4611      	mov	r1, r2
 800361e:	2200      	movs	r2, #0
 8003620:	602a      	str	r2, [r5, #0]
 8003622:	461a      	mov	r2, r3
 8003624:	f7fd f9f6 	bl	8000a14 <_lseek>
 8003628:	1c43      	adds	r3, r0, #1
 800362a:	d102      	bne.n	8003632 <_lseek_r+0x1e>
 800362c:	682b      	ldr	r3, [r5, #0]
 800362e:	b103      	cbz	r3, 8003632 <_lseek_r+0x1e>
 8003630:	6023      	str	r3, [r4, #0]
 8003632:	bd38      	pop	{r3, r4, r5, pc}
 8003634:	20000534 	.word	0x20000534

08003638 <__malloc_lock>:
 8003638:	4801      	ldr	r0, [pc, #4]	; (8003640 <__malloc_lock+0x8>)
 800363a:	f7ff be0b 	b.w	8003254 <__retarget_lock_acquire_recursive>
 800363e:	bf00      	nop
 8003640:	20000528 	.word	0x20000528

08003644 <__malloc_unlock>:
 8003644:	4801      	ldr	r0, [pc, #4]	; (800364c <__malloc_unlock+0x8>)
 8003646:	f7ff be06 	b.w	8003256 <__retarget_lock_release_recursive>
 800364a:	bf00      	nop
 800364c:	20000528 	.word	0x20000528

08003650 <_read_r>:
 8003650:	b538      	push	{r3, r4, r5, lr}
 8003652:	4d07      	ldr	r5, [pc, #28]	; (8003670 <_read_r+0x20>)
 8003654:	4604      	mov	r4, r0
 8003656:	4608      	mov	r0, r1
 8003658:	4611      	mov	r1, r2
 800365a:	2200      	movs	r2, #0
 800365c:	602a      	str	r2, [r5, #0]
 800365e:	461a      	mov	r2, r3
 8003660:	f7fd f978 	bl	8000954 <_read>
 8003664:	1c43      	adds	r3, r0, #1
 8003666:	d102      	bne.n	800366e <_read_r+0x1e>
 8003668:	682b      	ldr	r3, [r5, #0]
 800366a:	b103      	cbz	r3, 800366e <_read_r+0x1e>
 800366c:	6023      	str	r3, [r4, #0]
 800366e:	bd38      	pop	{r3, r4, r5, pc}
 8003670:	20000534 	.word	0x20000534

08003674 <_init>:
 8003674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003676:	bf00      	nop
 8003678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800367a:	bc08      	pop	{r3}
 800367c:	469e      	mov	lr, r3
 800367e:	4770      	bx	lr

08003680 <_fini>:
 8003680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003682:	bf00      	nop
 8003684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003686:	bc08      	pop	{r3}
 8003688:	469e      	mov	lr, r3
 800368a:	4770      	bx	lr
