23:20:02 INFO  : Registering command handlers for SDK TCF services
23:20:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
23:20:05 INFO  : XSCT server has started successfully.
23:20:05 INFO  : Successfully done setting XSCT server connection channel  
23:20:05 INFO  : Successfully done setting SDK workspace  
23:20:05 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
23:31:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:31:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:33:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:35:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:35:18 INFO  : 'fpga -state' command is executed.
23:35:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:18 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:35:18 INFO  : 'jtag frequency' command is executed.
23:35:18 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:18 INFO  : Context for 'APU' is selected.
23:35:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:19 INFO  : Context for 'APU' is selected.
23:35:19 INFO  : 'stop' command is executed.
23:35:19 INFO  : 'ps7_init' command is executed.
23:35:19 INFO  : 'ps7_post_config' command is executed.
23:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:19 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:19 INFO  : 'con' command is executed.
23:35:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

23:35:19 INFO  : Disconnected from the channel tcfchan#1.
02:01:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544522402609,  Project:1544511540637
02:01:06 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:01:54 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:01:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:02:00 INFO  : 
02:02:01 INFO  : Updating hardware inferred compiler options for axi4_pl_interrupt_generator_test.
02:02:01 INFO  : Clearing existing target manager status.
02:02:01 INFO  : Closing and re-opening the MSS file of ther project axi4_pl_interrupt_generator_test_bsp
02:02:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:02:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:04:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:04:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:04:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:04:56 INFO  : 'fpga -state' command is executed.
02:04:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:56 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:04:56 INFO  : 'jtag frequency' command is executed.
02:04:56 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:04:56 INFO  : Context for 'APU' is selected.
02:04:56 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:04:56 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:56 INFO  : Context for 'APU' is selected.
02:04:56 INFO  : 'stop' command is executed.
02:04:57 INFO  : 'ps7_init' command is executed.
02:04:57 INFO  : 'ps7_post_config' command is executed.
02:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:57 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:57 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:57 INFO  : 'con' command is executed.
02:04:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:04:57 INFO  : Disconnected from the channel tcfchan#2.
15:59:12 INFO  : Registering command handlers for SDK TCF services
15:59:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
15:59:14 INFO  : XSCT server has started successfully.
15:59:14 INFO  : Successfully done setting XSCT server connection channel  
15:59:14 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
15:59:14 INFO  : Successfully done setting SDK workspace  
15:59:14 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:59:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544831832121,  Project:1544522402609
15:59:17 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
15:59:17 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:59:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:59:26 INFO  : 
15:59:27 INFO  : Updating hardware inferred compiler options for axi4_pl_interrupt_generator_test.
15:59:27 INFO  : Clearing existing target manager status.
15:59:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:59:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:49 INFO  : Registering command handlers for SDK TCF services
16:35:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
16:35:52 INFO  : XSCT server has started successfully.
16:35:52 INFO  : Successfully done setting XSCT server connection channel  
16:35:52 INFO  : Successfully done setting SDK workspace  
16:35:52 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
16:35:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:35:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:37:43 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:38:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:38:24 INFO  : 'fpga -state' command is executed.
17:38:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:24 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:38:24 INFO  : 'jtag frequency' command is executed.
17:38:24 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:24 INFO  : Context for 'APU' is selected.
17:38:24 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:38:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:24 INFO  : Context for 'APU' is selected.
17:38:24 INFO  : 'stop' command is executed.
17:38:24 INFO  : 'ps7_init' command is executed.
17:38:24 INFO  : 'ps7_post_config' command is executed.
17:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:25 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:25 INFO  : 'con' command is executed.
17:38:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:38:25 INFO  : Disconnected from the channel tcfchan#1.
17:38:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:38:51 INFO  : 'fpga -state' command is executed.
17:38:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:38:51 INFO  : 'jtag frequency' command is executed.
17:38:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:51 INFO  : Context for 'APU' is selected.
17:38:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:38:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:54 INFO  : Context for 'APU' is selected.
17:38:54 INFO  : 'stop' command is executed.
17:38:55 INFO  : 'ps7_init' command is executed.
17:38:55 INFO  : 'ps7_post_config' command is executed.
17:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:56 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:56 INFO  : 'con' command is executed.
17:38:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:38:56 INFO  : Disconnected from the channel tcfchan#2.
17:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:39:21 INFO  : 'fpga -state' command is executed.
17:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:39:22 INFO  : 'jtag frequency' command is executed.
17:39:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:22 INFO  : Context for 'APU' is selected.
17:39:25 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:39:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:25 INFO  : Context for 'APU' is selected.
17:39:25 INFO  : 'stop' command is executed.
17:39:26 INFO  : 'ps7_init' command is executed.
17:39:26 INFO  : 'ps7_post_config' command is executed.
17:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:27 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:27 INFO  : 'con' command is executed.
17:39:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:39:27 INFO  : Disconnected from the channel tcfchan#3.
17:40:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:40:44 INFO  : 'fpga -state' command is executed.
17:40:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:40:44 INFO  : 'jtag frequency' command is executed.
17:40:44 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:45 INFO  : Context for 'APU' is selected.
17:40:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:40:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:48 INFO  : Context for 'APU' is selected.
17:40:48 INFO  : 'stop' command is executed.
17:40:48 INFO  : 'ps7_init' command is executed.
17:40:48 INFO  : 'ps7_post_config' command is executed.
17:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:49 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:49 INFO  : 'con' command is executed.
17:40:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:40:49 INFO  : Disconnected from the channel tcfchan#4.
17:45:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:45:23 INFO  : 'fpga -state' command is executed.
17:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:24 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:45:24 INFO  : 'jtag frequency' command is executed.
17:45:24 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:24 INFO  : Context for 'APU' is selected.
17:45:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:45:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:27 INFO  : Context for 'APU' is selected.
17:45:27 INFO  : 'stop' command is executed.
17:45:27 INFO  : 'ps7_init' command is executed.
17:45:27 INFO  : 'ps7_post_config' command is executed.
17:45:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:45:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:28 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:28 INFO  : 'con' command is executed.
17:45:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:45:28 INFO  : Disconnected from the channel tcfchan#5.
17:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:48:27 INFO  : 'fpga -state' command is executed.
17:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:28 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:48:28 INFO  : 'jtag frequency' command is executed.
17:48:28 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:28 INFO  : Context for 'APU' is selected.
17:48:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:48:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:31 INFO  : Context for 'APU' is selected.
17:48:31 INFO  : 'stop' command is executed.
17:48:31 INFO  : 'ps7_init' command is executed.
17:48:31 INFO  : 'ps7_post_config' command is executed.
17:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:32 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:32 INFO  : 'con' command is executed.
17:48:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:48:32 INFO  : Disconnected from the channel tcfchan#6.
19:02:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544842920023,  Project:1544831832121
19:02:04 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:02:28 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
19:02:46 INFO  : Registering command handlers for SDK TCF services
19:02:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
19:02:48 INFO  : XSCT server has started successfully.
19:02:48 INFO  : Successfully done setting XSCT server connection channel  
19:02:48 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
19:02:48 INFO  : Successfully done setting SDK workspace  
19:05:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:05:40 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:05:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:05:53 INFO  : 'fpga -state' command is executed.
19:05:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:53 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:05:53 INFO  : 'jtag frequency' command is executed.
19:05:53 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:53 INFO  : Context for 'APU' is selected.
19:05:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:05:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:53 INFO  : Context for 'APU' is selected.
19:05:53 INFO  : 'stop' command is executed.
19:05:54 INFO  : 'ps7_init' command is executed.
19:05:54 INFO  : 'ps7_post_config' command is executed.
19:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:54 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:54 INFO  : 'con' command is executed.
19:05:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:05:54 INFO  : Disconnected from the channel tcfchan#1.
19:11:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:11:22 INFO  : 'fpga -state' command is executed.
19:11:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:11:22 INFO  : 'jtag frequency' command is executed.
19:11:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:22 INFO  : Context for 'APU' is selected.
19:11:24 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:11:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:25 INFO  : Context for 'APU' is selected.
19:11:25 INFO  : 'stop' command is executed.
19:11:26 INFO  : 'ps7_init' command is executed.
19:11:26 INFO  : 'ps7_post_config' command is executed.
19:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:27 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:27 INFO  : 'con' command is executed.
19:11:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:11:27 INFO  : Disconnected from the channel tcfchan#2.
19:12:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:12:00 INFO  : 'fpga -state' command is executed.
19:12:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:00 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:12:00 INFO  : 'jtag frequency' command is executed.
19:12:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:12:01 INFO  : Context for 'APU' is selected.
19:12:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:12:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:01 INFO  : Context for 'APU' is selected.
19:12:01 INFO  : 'stop' command is executed.
19:12:02 INFO  : 'ps7_init' command is executed.
19:12:02 INFO  : 'ps7_post_config' command is executed.
19:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:02 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:03 INFO  : 'con' command is executed.
19:12:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:12:03 INFO  : Disconnected from the channel tcfchan#3.
19:15:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:15:40 INFO  : 'fpga -state' command is executed.
19:15:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:41 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:15:41 INFO  : 'jtag frequency' command is executed.
19:15:41 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:15:41 INFO  : Context for 'APU' is selected.
19:15:41 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:15:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:41 INFO  : Context for 'APU' is selected.
19:15:41 INFO  : 'stop' command is executed.
19:15:42 INFO  : 'ps7_init' command is executed.
19:15:42 INFO  : 'ps7_post_config' command is executed.
19:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:43 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:43 INFO  : 'con' command is executed.
19:15:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:15:43 INFO  : Disconnected from the channel tcfchan#4.
19:26:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:26:30 INFO  : 'fpga -state' command is executed.
19:26:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:31 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:26:31 INFO  : 'jtag frequency' command is executed.
19:26:31 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:31 INFO  : Context for 'APU' is selected.
19:26:31 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:26:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:31 INFO  : Context for 'APU' is selected.
19:26:31 INFO  : 'stop' command is executed.
19:26:32 INFO  : 'ps7_init' command is executed.
19:26:32 INFO  : 'ps7_post_config' command is executed.
19:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:33 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:33 INFO  : 'con' command is executed.
19:26:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:26:33 INFO  : Disconnected from the channel tcfchan#5.
20:39:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:39:50 INFO  : 'fpga -state' command is executed.
20:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:39:51 INFO  : 'jtag frequency' command is executed.
20:39:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:51 INFO  : Context for 'APU' is selected.
20:39:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:39:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:51 INFO  : Context for 'APU' is selected.
20:39:51 INFO  : 'stop' command is executed.
20:39:52 INFO  : 'ps7_init' command is executed.
20:39:52 INFO  : 'ps7_post_config' command is executed.
20:39:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:39:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:53 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:53 INFO  : 'con' command is executed.
20:39:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:39:53 INFO  : Disconnected from the channel tcfchan#6.
00:20:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:20:06 INFO  : 'fpga -state' command is executed.
00:20:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:20:07 INFO  : 'jtag frequency' command is executed.
00:20:07 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:20:07 INFO  : Context for 'APU' is selected.
00:20:07 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:20:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:20:07 INFO  : Context for 'APU' is selected.
00:20:07 INFO  : 'stop' command is executed.
00:20:08 INFO  : 'ps7_init' command is executed.
00:20:08 INFO  : 'ps7_post_config' command is executed.
00:20:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:20:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:09 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:20:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:20:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:09 INFO  : 'con' command is executed.
00:20:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:20:09 INFO  : Disconnected from the channel tcfchan#7.
00:27:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:27:17 INFO  : 'fpga -state' command is executed.
00:27:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:27:17 INFO  : 'jtag frequency' command is executed.
00:27:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:17 INFO  : Context for 'APU' is selected.
00:27:17 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:27:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:18 INFO  : Context for 'APU' is selected.
00:27:18 INFO  : 'stop' command is executed.
00:27:19 INFO  : 'ps7_init' command is executed.
00:27:19 INFO  : 'ps7_post_config' command is executed.
00:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:19 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:19 INFO  : 'con' command is executed.
00:27:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:27:19 INFO  : Disconnected from the channel tcfchan#8.
00:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:28:45 INFO  : 'fpga -state' command is executed.
00:28:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:46 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:28:46 INFO  : 'jtag frequency' command is executed.
00:28:46 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:46 INFO  : Context for 'APU' is selected.
00:28:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:46 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:46 INFO  : Context for 'APU' is selected.
00:28:46 INFO  : 'stop' command is executed.
00:28:47 INFO  : 'ps7_init' command is executed.
00:28:47 INFO  : 'ps7_post_config' command is executed.
00:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:48 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:48 INFO  : 'con' command is executed.
00:28:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:28:48 INFO  : Disconnected from the channel tcfchan#9.
00:41:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:41:21 INFO  : 'fpga -state' command is executed.
00:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:21 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:41:21 INFO  : 'jtag frequency' command is executed.
00:41:21 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:21 INFO  : Context for 'APU' is selected.
00:41:21 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:41:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:21 INFO  : Context for 'APU' is selected.
00:41:22 INFO  : 'stop' command is executed.
00:41:22 INFO  : 'ps7_init' command is executed.
00:41:22 INFO  : 'ps7_post_config' command is executed.
00:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:23 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:23 INFO  : 'con' command is executed.
00:41:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:41:23 INFO  : Disconnected from the channel tcfchan#10.
17:15:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545095696713,  Project:1544842920023
17:15:22 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:15:53 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
17:15:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:15:56 INFO  : Clearing existing target manager status.
17:15:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:15:56 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:16:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:16:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:16:29 INFO  : 'fpga -state' command is executed.
17:16:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:16:29 INFO  : 'jtag frequency' command is executed.
17:16:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:29 INFO  : Context for 'APU' is selected.
17:16:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:16:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:29 INFO  : Context for 'APU' is selected.
17:16:29 INFO  : 'stop' command is executed.
17:16:30 INFO  : 'ps7_init' command is executed.
17:16:30 INFO  : 'ps7_post_config' command is executed.
17:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:30 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:30 INFO  : 'con' command is executed.
17:16:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:16:30 INFO  : Disconnected from the channel tcfchan#11.
17:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:20:40 INFO  : 'fpga -state' command is executed.
17:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:40 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:20:40 INFO  : 'jtag frequency' command is executed.
17:20:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:40 INFO  : Context for 'APU' is selected.
17:20:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:20:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:41 INFO  : Context for 'APU' is selected.
17:20:41 INFO  : 'stop' command is executed.
17:20:41 INFO  : 'ps7_init' command is executed.
17:20:41 INFO  : 'ps7_post_config' command is executed.
17:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:42 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:42 INFO  : 'con' command is executed.
17:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:20:42 INFO  : Disconnected from the channel tcfchan#12.
17:23:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:23:07 INFO  : 'fpga -state' command is executed.
17:23:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:23:07 INFO  : 'jtag frequency' command is executed.
17:23:07 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:07 INFO  : Context for 'APU' is selected.
17:23:07 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:23:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:07 INFO  : Context for 'APU' is selected.
17:23:08 INFO  : 'stop' command is executed.
17:23:08 INFO  : 'ps7_init' command is executed.
17:23:08 INFO  : 'ps7_post_config' command is executed.
17:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:09 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:09 INFO  : 'con' command is executed.
17:23:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:23:09 INFO  : Disconnected from the channel tcfchan#13.
17:29:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:29:31 INFO  : 'fpga -state' command is executed.
17:29:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:31 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:29:31 INFO  : 'jtag frequency' command is executed.
17:29:31 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:31 INFO  : Context for 'APU' is selected.
17:29:31 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:29:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:32 INFO  : Context for 'APU' is selected.
17:29:32 INFO  : 'stop' command is executed.
17:29:32 INFO  : 'ps7_init' command is executed.
17:29:32 INFO  : 'ps7_post_config' command is executed.
17:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:33 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:33 INFO  : 'con' command is executed.
17:29:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:29:33 INFO  : Disconnected from the channel tcfchan#14.
17:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:32:03 INFO  : 'fpga -state' command is executed.
17:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:03 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:32:03 INFO  : 'jtag frequency' command is executed.
17:32:03 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:03 INFO  : Context for 'APU' is selected.
17:32:03 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:32:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:03 INFO  : Context for 'APU' is selected.
17:32:03 INFO  : 'stop' command is executed.
17:32:04 INFO  : 'ps7_init' command is executed.
17:32:04 INFO  : 'ps7_post_config' command is executed.
17:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:05 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:05 INFO  : 'con' command is executed.
17:32:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:32:05 INFO  : Disconnected from the channel tcfchan#15.
17:43:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545097396078,  Project:1545095696713
17:43:35 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:43:39 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
17:43:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:43:42 INFO  : Clearing existing target manager status.
17:43:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:43:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:43:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:43:50 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:44:00 INFO  : 'fpga -state' command is executed.
17:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:01 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:44:01 INFO  : 'jtag frequency' command is executed.
17:44:01 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:01 INFO  : Context for 'APU' is selected.
17:44:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:44:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:01 INFO  : Context for 'APU' is selected.
17:44:01 INFO  : 'stop' command is executed.
17:44:01 INFO  : 'ps7_init' command is executed.
17:44:01 INFO  : 'ps7_post_config' command is executed.
17:44:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:01 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:02 INFO  : 'con' command is executed.
17:44:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:44:02 INFO  : Disconnected from the channel tcfchan#16.
18:07:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545098819144,  Project:1545097396078
18:07:16 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:07:47 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
18:07:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:07:50 INFO  : Clearing existing target manager status.
18:07:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:07:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:07:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:07:57 INFO  : 'fpga -state' command is executed.
18:07:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:58 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:07:58 INFO  : 'jtag frequency' command is executed.
18:07:58 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:58 INFO  : Context for 'APU' is selected.
18:07:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:07:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:58 INFO  : Context for 'APU' is selected.
18:07:58 INFO  : 'stop' command is executed.
18:07:59 INFO  : 'ps7_init' command is executed.
18:07:59 INFO  : 'ps7_post_config' command is executed.
18:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:00 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:00 INFO  : 'con' command is executed.
18:08:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:08:00 INFO  : Disconnected from the channel tcfchan#17.
18:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:08:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:08:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:08:16 INFO  : 'fpga -state' command is executed.
18:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:08:17 INFO  : 'jtag frequency' command is executed.
18:08:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:17 INFO  : Context for 'APU' is selected.
18:08:17 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:08:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:17 INFO  : Context for 'APU' is selected.
18:08:17 INFO  : 'stop' command is executed.
18:08:17 INFO  : 'ps7_init' command is executed.
18:08:17 INFO  : 'ps7_post_config' command is executed.
18:08:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:08:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:17 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:17 INFO  : 'con' command is executed.
18:08:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:08:18 INFO  : Disconnected from the channel tcfchan#18.
18:25:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545099892380,  Project:1545098819144
18:25:15 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:25:32 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
18:25:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:25:35 INFO  : Clearing existing target manager status.
18:25:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:25:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:25:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:25:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:26:05 INFO  : 'fpga -state' command is executed.
18:26:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:26:05 INFO  : 'jtag frequency' command is executed.
18:26:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:05 INFO  : Context for 'APU' is selected.
18:26:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:26:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:05 INFO  : Context for 'APU' is selected.
18:26:05 INFO  : 'stop' command is executed.
18:26:06 INFO  : 'ps7_init' command is executed.
18:26:06 INFO  : 'ps7_post_config' command is executed.
18:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:06 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:06 INFO  : 'con' command is executed.
18:26:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:26:06 INFO  : Disconnected from the channel tcfchan#19.
18:31:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:31:12 INFO  : 'fpga -state' command is executed.
18:31:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:13 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:31:13 INFO  : 'jtag frequency' command is executed.
18:31:13 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:31:13 INFO  : Context for 'APU' is selected.
18:31:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:31:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:13 INFO  : Context for 'APU' is selected.
18:31:13 INFO  : 'stop' command is executed.
18:31:14 INFO  : 'ps7_init' command is executed.
18:31:14 INFO  : 'ps7_post_config' command is executed.
18:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:14 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:15 INFO  : 'con' command is executed.
18:31:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:31:15 INFO  : Disconnected from the channel tcfchan#20.
18:37:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545100615569,  Project:1545099892380
18:37:19 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:37:28 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
18:37:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:37:31 INFO  : Clearing existing target manager status.
18:37:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:37:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:37:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:38:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:38:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:38:48 INFO  : 'fpga -state' command is executed.
18:38:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:48 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:38:48 INFO  : 'jtag frequency' command is executed.
18:38:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:48 INFO  : Context for 'APU' is selected.
18:38:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:49 INFO  : Context for 'APU' is selected.
18:38:49 INFO  : 'stop' command is executed.
18:38:49 INFO  : 'ps7_init' command is executed.
18:38:49 INFO  : 'ps7_post_config' command is executed.
18:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:49 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:49 INFO  : 'con' command is executed.
18:38:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:38:49 INFO  : Disconnected from the channel tcfchan#21.
18:50:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545101409928,  Project:1545100615569
18:50:45 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:50:55 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
18:50:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:50:58 INFO  : Clearing existing target manager status.
18:50:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:50:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:51:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:51:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:51:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:51:25 INFO  : 'fpga -state' command is executed.
18:51:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:25 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:51:25 INFO  : 'jtag frequency' command is executed.
18:51:25 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:25 INFO  : Context for 'APU' is selected.
18:51:25 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:51:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:25 INFO  : Context for 'APU' is selected.
18:51:25 INFO  : 'stop' command is executed.
18:51:26 INFO  : 'ps7_init' command is executed.
18:51:26 INFO  : 'ps7_post_config' command is executed.
18:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:26 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:26 INFO  : 'con' command is executed.
18:51:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:51:26 INFO  : Disconnected from the channel tcfchan#22.
18:54:18 INFO  : Registering command handlers for SDK TCF services
18:54:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
18:54:21 INFO  : XSCT server has started successfully.
18:54:21 INFO  : Successfully done setting XSCT server connection channel  
18:54:21 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
18:54:21 INFO  : Successfully done setting SDK workspace  
18:54:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
18:54:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:54:57 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:55:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:55:11 INFO  : 'fpga -state' command is executed.
18:55:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:55:11 INFO  : 'jtag frequency' command is executed.
18:55:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:11 INFO  : Context for 'APU' is selected.
18:55:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:55:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:11 INFO  : Context for 'APU' is selected.
18:55:11 INFO  : 'stop' command is executed.
18:55:11 INFO  : 'ps7_init' command is executed.
18:55:11 INFO  : 'ps7_post_config' command is executed.
18:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:12 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:12 INFO  : 'con' command is executed.
18:55:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:55:12 INFO  : Disconnected from the channel tcfchan#1.
18:55:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:55:52 INFO  : 'fpga -state' command is executed.
18:55:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:55:52 INFO  : 'jtag frequency' command is executed.
18:55:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:52 INFO  : Context for 'APU' is selected.
18:55:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:55:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:55 INFO  : Context for 'APU' is selected.
18:55:55 INFO  : 'stop' command is executed.
18:55:56 INFO  : 'ps7_init' command is executed.
18:55:56 INFO  : 'ps7_post_config' command is executed.
18:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:57 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:57 INFO  : 'con' command is executed.
18:55:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:55:57 INFO  : Disconnected from the channel tcfchan#2.
19:00:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:00:37 INFO  : 'fpga -state' command is executed.
19:00:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:38 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:00:38 INFO  : 'jtag frequency' command is executed.
19:00:38 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:00:38 INFO  : Context for 'APU' is selected.
19:00:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:00:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:38 INFO  : Context for 'APU' is selected.
19:00:38 INFO  : 'stop' command is executed.
19:00:39 INFO  : 'ps7_init' command is executed.
19:00:39 INFO  : 'ps7_post_config' command is executed.
19:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:40 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:40 INFO  : 'con' command is executed.
19:00:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:00:40 INFO  : Disconnected from the channel tcfchan#3.
19:06:21 INFO  : Registering command handlers for SDK TCF services
19:06:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
19:06:24 INFO  : XSCT server has started successfully.
19:06:24 INFO  : Successfully done setting XSCT server connection channel  
19:06:24 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
19:06:24 INFO  : Successfully done setting SDK workspace  
19:06:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
19:13:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:13:34 INFO  : 'fpga -state' command is executed.
19:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:13:34 INFO  : 'jtag frequency' command is executed.
19:13:34 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:34 INFO  : Context for 'APU' is selected.
19:13:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:13:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:35 INFO  : Context for 'APU' is selected.
19:13:35 INFO  : 'stop' command is executed.
19:13:35 INFO  : 'ps7_init' command is executed.
19:13:35 INFO  : 'ps7_post_config' command is executed.
19:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:36 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:36 INFO  : 'con' command is executed.
19:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:13:36 INFO  : Disconnected from the channel tcfchan#1.
19:14:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:14:14 INFO  : 'fpga -state' command is executed.
19:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:15 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:14:15 INFO  : 'jtag frequency' command is executed.
19:14:15 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:14:15 INFO  : Context for 'APU' is selected.
19:14:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:14:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:18 INFO  : Context for 'APU' is selected.
19:14:18 INFO  : 'stop' command is executed.
19:14:19 INFO  : 'ps7_init' command is executed.
19:14:19 INFO  : 'ps7_post_config' command is executed.
19:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:19 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:20 INFO  : 'con' command is executed.
19:14:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:14:20 INFO  : Disconnected from the channel tcfchan#2.
19:18:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:18:05 INFO  : 'fpga -state' command is executed.
19:18:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:18:06 INFO  : 'jtag frequency' command is executed.
19:18:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:06 INFO  : Context for 'APU' is selected.
19:18:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:18:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:06 INFO  : Context for 'APU' is selected.
19:18:06 INFO  : 'stop' command is executed.
19:18:07 INFO  : 'ps7_init' command is executed.
19:18:07 INFO  : 'ps7_post_config' command is executed.
19:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:07 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:08 INFO  : 'con' command is executed.
19:18:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:18:08 INFO  : Disconnected from the channel tcfchan#3.
19:18:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:18:58 INFO  : 'fpga -state' command is executed.
19:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:59 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:18:59 INFO  : 'jtag frequency' command is executed.
19:18:59 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:59 INFO  : Context for 'APU' is selected.
19:18:59 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:18:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:59 INFO  : Context for 'APU' is selected.
19:18:59 INFO  : 'stop' command is executed.
19:19:00 INFO  : 'ps7_init' command is executed.
19:19:00 INFO  : 'ps7_post_config' command is executed.
19:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:01 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:01 INFO  : 'con' command is executed.
19:19:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:19:01 INFO  : Disconnected from the channel tcfchan#4.
19:21:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:21:26 INFO  : 'fpga -state' command is executed.
19:21:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:21:27 INFO  : 'jtag frequency' command is executed.
19:21:27 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:21:27 INFO  : Context for 'APU' is selected.
19:21:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:21:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:27 INFO  : Context for 'APU' is selected.
19:21:27 INFO  : 'stop' command is executed.
19:21:28 INFO  : 'ps7_init' command is executed.
19:21:28 INFO  : 'ps7_post_config' command is executed.
19:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:29 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:29 INFO  : 'con' command is executed.
19:21:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:21:29 INFO  : Disconnected from the channel tcfchan#5.
19:40:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:40:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:41:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:41:06 INFO  : 'fpga -state' command is executed.
19:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:41:06 INFO  : 'jtag frequency' command is executed.
19:41:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:41:06 INFO  : Context for 'APU' is selected.
19:41:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:41:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:06 INFO  : Context for 'APU' is selected.
19:41:06 INFO  : 'stop' command is executed.
19:41:06 INFO  : 'ps7_init' command is executed.
19:41:06 INFO  : 'ps7_post_config' command is executed.
19:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:07 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:07 INFO  : 'con' command is executed.
19:41:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:41:07 INFO  : Disconnected from the channel tcfchan#6.
19:49:54 INFO  : Registering command handlers for SDK TCF services
19:49:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
19:49:57 INFO  : XSCT server has started successfully.
19:49:57 INFO  : Successfully done setting XSCT server connection channel  
19:49:57 INFO  : Successfully done setting SDK workspace  
19:49:57 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
19:51:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:51:19 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
19:51:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:51:45 INFO  : 'fpga -state' command is executed.
19:51:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:45 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:51:45 INFO  : 'jtag frequency' command is executed.
19:51:45 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:51:45 INFO  : Context for 'APU' is selected.
19:51:45 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:51:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:45 INFO  : Context for 'APU' is selected.
19:51:45 INFO  : 'stop' command is executed.
19:51:46 INFO  : 'ps7_init' command is executed.
19:51:46 INFO  : 'ps7_post_config' command is executed.
19:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:46 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:46 INFO  : 'con' command is executed.
19:51:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:51:46 INFO  : Disconnected from the channel tcfchan#1.
12:09:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
12:09:04 INFO  : XSCT server has started successfully.
12:09:04 INFO  : Successfully done setting XSCT server connection channel  
12:09:06 INFO  : Successfully done setting SDK workspace  
12:09:07 INFO  : Registering command handlers for SDK TCF services
12:09:08 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
12:09:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
12:11:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
12:11:24 INFO  : XSCT server has started successfully.
12:11:24 INFO  : Successfully done setting XSCT server connection channel  
12:11:26 INFO  : Successfully done setting SDK workspace  
12:11:27 INFO  : Registering command handlers for SDK TCF services
12:11:28 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
12:11:28 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
12:11:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:11:45 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:09:56 INFO  : Registering command handlers for SDK TCF services
13:09:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
13:09:58 INFO  : XSCT server has started successfully.
13:09:59 INFO  : Successfully done setting XSCT server connection channel  
13:09:59 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
13:09:59 INFO  : Successfully done setting SDK workspace  
13:09:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
13:10:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547240873076,  Project:1545104358160
13:10:02 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
13:10:27 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
13:10:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:10:31 INFO  : Clearing existing target manager status.
13:10:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:10:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:21:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:22:02 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:22:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:22:57 INFO  : 'fpga -state' command is executed.
13:22:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:22:57 INFO  : 'jtag frequency' command is executed.
13:22:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:57 INFO  : Context for 'APU' is selected.
13:22:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:22:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:57 INFO  : Context for 'APU' is selected.
13:22:57 INFO  : 'stop' command is executed.
13:22:57 INFO  : 'ps7_init' command is executed.
13:22:58 INFO  : 'ps7_post_config' command is executed.
13:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:58 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:58 INFO  : 'con' command is executed.
13:22:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:22:58 INFO  : Disconnected from the channel tcfchan#1.
13:23:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:23:05 INFO  : 'fpga -state' command is executed.
13:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:23:05 INFO  : 'jtag frequency' command is executed.
13:23:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:05 INFO  : Context for 'APU' is selected.
13:23:07 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:23:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:07 INFO  : Context for 'APU' is selected.
13:23:07 INFO  : 'stop' command is executed.
13:23:07 INFO  : 'ps7_init' command is executed.
13:23:07 INFO  : 'ps7_post_config' command is executed.
13:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:07 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:07 INFO  : 'con' command is executed.
13:23:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:23:07 INFO  : Disconnected from the channel tcfchan#2.
13:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:23:56 INFO  : 'fpga -state' command is executed.
13:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:23:57 INFO  : 'jtag frequency' command is executed.
13:23:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:58 INFO  : Context for 'APU' is selected.
13:23:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:23:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:58 INFO  : Context for 'APU' is selected.
13:23:58 INFO  : 'stop' command is executed.
13:23:59 INFO  : 'ps7_init' command is executed.
13:23:59 INFO  : 'ps7_post_config' command is executed.
13:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:59 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:59 INFO  : 'con' command is executed.
13:23:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:23:59 INFO  : Disconnected from the channel tcfchan#3.
13:27:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:27:18 INFO  : 'fpga -state' command is executed.
13:27:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:18 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:27:18 INFO  : 'jtag frequency' command is executed.
13:27:18 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:18 INFO  : Context for 'APU' is selected.
13:27:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:27:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:18 INFO  : Context for 'APU' is selected.
13:27:18 INFO  : 'stop' command is executed.
13:27:19 INFO  : 'ps7_init' command is executed.
13:27:19 INFO  : 'ps7_post_config' command is executed.
13:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:20 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:20 INFO  : 'con' command is executed.
13:27:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:27:20 INFO  : Disconnected from the channel tcfchan#4.
13:27:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:27:24 INFO  : 'fpga -state' command is executed.
13:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:25 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:27:25 INFO  : 'jtag frequency' command is executed.
13:27:25 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:25 INFO  : Context for 'APU' is selected.
13:27:25 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:27:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:25 INFO  : Context for 'APU' is selected.
13:27:25 INFO  : 'stop' command is executed.
13:27:26 INFO  : 'ps7_init' command is executed.
13:27:26 INFO  : 'ps7_post_config' command is executed.
13:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:27 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:27 INFO  : 'con' command is executed.
13:27:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:27:27 INFO  : Disconnected from the channel tcfchan#5.
13:33:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:33:29 INFO  : 'fpga -state' command is executed.
13:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:33:29 INFO  : 'jtag frequency' command is executed.
13:33:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:29 INFO  : Context for 'APU' is selected.
13:33:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:33:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:29 INFO  : Context for 'APU' is selected.
13:33:29 INFO  : 'stop' command is executed.
13:33:30 INFO  : 'ps7_init' command is executed.
13:33:30 INFO  : 'ps7_post_config' command is executed.
13:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:31 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:31 INFO  : 'con' command is executed.
13:33:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:33:31 INFO  : Disconnected from the channel tcfchan#6.
13:33:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:33:36 INFO  : 'fpga -state' command is executed.
13:33:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:37 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:33:37 INFO  : 'jtag frequency' command is executed.
13:33:37 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:37 INFO  : Context for 'APU' is selected.
13:33:37 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:33:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:37 INFO  : Context for 'APU' is selected.
13:33:37 INFO  : 'stop' command is executed.
13:33:38 INFO  : 'ps7_init' command is executed.
13:33:38 INFO  : 'ps7_post_config' command is executed.
13:33:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:33:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:38 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:38 INFO  : 'con' command is executed.
13:33:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:33:38 INFO  : Disconnected from the channel tcfchan#7.
13:34:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:34:11 INFO  : 'fpga -state' command is executed.
13:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:12 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:34:12 INFO  : 'jtag frequency' command is executed.
13:34:12 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:12 INFO  : Context for 'APU' is selected.
13:34:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:34:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:12 INFO  : Context for 'APU' is selected.
13:34:12 INFO  : 'stop' command is executed.
13:34:13 INFO  : 'ps7_init' command is executed.
13:34:13 INFO  : 'ps7_post_config' command is executed.
13:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:13 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:14 INFO  : 'con' command is executed.
13:34:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:34:14 INFO  : Disconnected from the channel tcfchan#8.
13:34:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:34:39 INFO  : 'fpga -state' command is executed.
13:34:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:40 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:34:40 INFO  : 'jtag frequency' command is executed.
13:34:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:40 INFO  : Context for 'APU' is selected.
13:34:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:34:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:40 INFO  : Context for 'APU' is selected.
13:34:40 INFO  : 'stop' command is executed.
13:34:41 INFO  : 'ps7_init' command is executed.
13:34:41 INFO  : 'ps7_post_config' command is executed.
13:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:42 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:42 INFO  : 'con' command is executed.
13:34:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:34:42 INFO  : Disconnected from the channel tcfchan#9.
13:36:17 INFO  : Registering command handlers for SDK TCF services
13:36:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
13:36:20 INFO  : XSCT server has started successfully.
13:36:20 INFO  : Successfully done setting XSCT server connection channel  
13:36:20 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
13:36:20 INFO  : Successfully done setting SDK workspace  
13:36:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
13:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:37:08 INFO  : 'fpga -state' command is executed.
13:37:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:09 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:37:09 INFO  : 'jtag frequency' command is executed.
13:37:09 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:37:09 INFO  : Context for 'APU' is selected.
13:37:09 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:37:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:09 INFO  : Context for 'APU' is selected.
13:37:09 INFO  : 'stop' command is executed.
13:37:10 INFO  : 'ps7_init' command is executed.
13:37:10 INFO  : 'ps7_post_config' command is executed.
13:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:10 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:37:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:10 INFO  : 'con' command is executed.
13:37:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:37:10 INFO  : Disconnected from the channel tcfchan#1.
13:37:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:37:13 INFO  : 'fpga -state' command is executed.
13:37:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:14 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:37:14 INFO  : 'jtag frequency' command is executed.
13:37:14 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:37:14 INFO  : Context for 'APU' is selected.
13:37:16 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:37:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:17 INFO  : Context for 'APU' is selected.
13:37:17 INFO  : 'stop' command is executed.
13:37:17 INFO  : 'ps7_init' command is executed.
13:37:17 INFO  : 'ps7_post_config' command is executed.
13:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:18 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:18 INFO  : 'con' command is executed.
13:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:37:18 INFO  : Disconnected from the channel tcfchan#2.
13:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:44:53 INFO  : 'fpga -state' command is executed.
13:44:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:54 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:44:54 INFO  : 'jtag frequency' command is executed.
13:44:54 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:44:54 INFO  : Context for 'APU' is selected.
13:44:54 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:44:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:54 INFO  : Context for 'APU' is selected.
13:44:54 INFO  : 'stop' command is executed.
13:44:55 INFO  : 'ps7_init' command is executed.
13:44:55 INFO  : 'ps7_post_config' command is executed.
13:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:55 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:56 INFO  : Memory regions updated for context APU
13:44:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:56 INFO  : 'con' command is executed.
13:44:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:44:56 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
13:45:14 INFO  : Disconnected from the channel tcfchan#3.
13:45:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:45:15 INFO  : 'fpga -state' command is executed.
13:45:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:16 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:45:16 INFO  : 'jtag frequency' command is executed.
13:45:16 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:16 INFO  : Context for 'APU' is selected.
13:45:16 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:45:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:16 INFO  : Context for 'APU' is selected.
13:45:16 INFO  : 'stop' command is executed.
13:45:16 INFO  : 'ps7_init' command is executed.
13:45:16 INFO  : 'ps7_post_config' command is executed.
13:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:16 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:16 INFO  : Memory regions updated for context APU
13:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:16 INFO  : 'con' command is executed.
13:45:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:45:16 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
13:49:16 INFO  : Disconnected from the channel tcfchan#4.
13:49:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:49:17 INFO  : 'fpga -state' command is executed.
13:49:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:49:17 INFO  : 'jtag frequency' command is executed.
13:49:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:17 INFO  : Context for 'APU' is selected.
13:49:17 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:49:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:17 INFO  : Context for 'APU' is selected.
13:49:17 INFO  : 'stop' command is executed.
13:49:18 INFO  : 'ps7_init' command is executed.
13:49:18 INFO  : 'ps7_post_config' command is executed.
13:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:18 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:18 INFO  : Memory regions updated for context APU
13:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:18 INFO  : 'con' command is executed.
13:49:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:49:18 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
13:54:52 INFO  : Disconnected from the channel tcfchan#5.
13:54:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:54:53 INFO  : 'fpga -state' command is executed.
13:54:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:53 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:54:53 INFO  : 'jtag frequency' command is executed.
13:54:53 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:54:53 INFO  : Context for 'APU' is selected.
13:54:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:54:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:53 INFO  : Context for 'APU' is selected.
13:54:53 INFO  : 'stop' command is executed.
13:54:53 INFO  : 'ps7_init' command is executed.
13:54:53 INFO  : 'ps7_post_config' command is executed.
13:54:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:54 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:54 INFO  : Memory regions updated for context APU
13:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:54 INFO  : 'con' command is executed.
13:54:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:54:54 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
13:55:15 INFO  : Disconnected from the channel tcfchan#6.
14:04:19 INFO  : Registering command handlers for SDK TCF services
14:04:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
14:04:21 INFO  : XSCT server has started successfully.
14:04:22 INFO  : Successfully done setting XSCT server connection channel  
14:04:22 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
14:04:22 INFO  : Successfully done setting SDK workspace  
14:04:22 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
14:12:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:12:00 INFO  : 'fpga -state' command is executed.
14:12:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:00 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:12:00 INFO  : 'jtag frequency' command is executed.
14:12:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:00 INFO  : Context for 'APU' is selected.
14:12:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:01 INFO  : Context for 'APU' is selected.
14:12:01 INFO  : 'stop' command is executed.
14:12:01 INFO  : 'ps7_init' command is executed.
14:12:01 INFO  : 'ps7_post_config' command is executed.
14:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:02 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:12:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:02 INFO  : 'fpga -state' command is executed.
14:12:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:02 INFO  : Memory regions updated for context APU
14:12:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:03 INFO  : 'con' command is executed.
14:12:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:12:03 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:12:03 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:12:03 INFO  : 'jtag frequency' command is executed.
14:12:03 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:03 INFO  : Context for 'APU' is selected.
14:12:03 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:03 INFO  : Context for 'APU' is selected.
14:12:04 INFO  : 'stop' command is executed.
14:12:04 INFO  : 'ps7_init' command is executed.
14:12:04 INFO  : 'ps7_post_config' command is executed.
14:12:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:05 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:05 INFO  : Memory regions updated for context APU
14:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:05 INFO  : 'con' command is executed.
14:12:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:12:05 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:12:28 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:42 INFO  : Disconnected from the channel tcfchan#1.
14:12:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:12:43 INFO  : 'fpga -state' command is executed.
14:12:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:12:44 INFO  : 'jtag frequency' command is executed.
14:12:44 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:44 INFO  : Context for 'APU' is selected.
14:12:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:46 INFO  : Context for 'APU' is selected.
14:12:46 INFO  : 'stop' command is executed.
14:12:46 INFO  : 'ps7_init' command is executed.
14:12:46 INFO  : 'ps7_post_config' command is executed.
14:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:46 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:46 INFO  : Memory regions updated for context APU
14:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:47 INFO  : 'con' command is executed.
14:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:12:47 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:12:56 INFO  : Disconnected from the channel tcfchan#2.
14:12:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:12:57 INFO  : 'fpga -state' command is executed.
14:12:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:12:57 INFO  : 'jtag frequency' command is executed.
14:12:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:57 INFO  : Context for 'APU' is selected.
14:12:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:57 INFO  : Context for 'APU' is selected.
14:12:57 INFO  : 'stop' command is executed.
14:12:57 INFO  : 'ps7_init' command is executed.
14:12:57 INFO  : 'ps7_post_config' command is executed.
14:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:58 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:58 INFO  : Memory regions updated for context APU
14:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:58 INFO  : 'con' command is executed.
14:12:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:12:58 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:14:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:14:22 INFO  : 'fpga -state' command is executed.
14:14:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:14:22 INFO  : 'jtag frequency' command is executed.
14:14:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:22 INFO  : Context for 'APU' is selected.
14:14:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:22 INFO  : Context for 'APU' is selected.
14:14:22 INFO  : 'stop' command is executed.
14:14:22 INFO  : 'ps7_init' command is executed.
14:14:22 INFO  : 'ps7_post_config' command is executed.
14:14:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:23 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:23 INFO  : 'con' command is executed.
14:14:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:14:23 INFO  : Disconnected from the channel tcfchan#3.
14:14:41 WARN  : channel "tcfchan#3" closed
14:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:14:42 INFO  : 'fpga -state' command is executed.
14:14:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:42 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:14:42 INFO  : 'jtag frequency' command is executed.
14:14:42 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:42 INFO  : Context for 'APU' is selected.
14:14:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:42 INFO  : Context for 'APU' is selected.
14:14:42 INFO  : 'stop' command is executed.
14:14:43 INFO  : 'ps7_init' command is executed.
14:14:43 INFO  : 'ps7_post_config' command is executed.
14:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:43 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:43 INFO  : Memory regions updated for context APU
14:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:43 INFO  : 'con' command is executed.
14:14:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:14:43 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:15:34 INFO  : Disconnected from the channel tcfchan#4.
14:15:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:15:35 INFO  : 'fpga -state' command is executed.
14:15:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:36 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:15:36 INFO  : 'jtag frequency' command is executed.
14:15:36 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:36 INFO  : Context for 'APU' is selected.
14:15:36 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:15:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:36 INFO  : Context for 'APU' is selected.
14:15:36 INFO  : 'stop' command is executed.
14:15:36 INFO  : 'ps7_init' command is executed.
14:15:36 INFO  : 'ps7_post_config' command is executed.
14:15:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:15:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:36 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:36 INFO  : Memory regions updated for context APU
14:15:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:36 INFO  : 'con' command is executed.
14:15:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:15:36 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:16:00 INFO  : Disconnected from the channel tcfchan#5.
14:16:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:16:01 INFO  : 'fpga -state' command is executed.
14:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:01 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:16:01 INFO  : 'jtag frequency' command is executed.
14:16:01 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:01 INFO  : Context for 'APU' is selected.
14:16:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:01 INFO  : Context for 'APU' is selected.
14:16:01 INFO  : 'stop' command is executed.
14:16:02 INFO  : 'ps7_init' command is executed.
14:16:02 INFO  : 'ps7_post_config' command is executed.
14:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:02 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:02 INFO  : Memory regions updated for context APU
14:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:02 INFO  : 'con' command is executed.
14:16:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:16:02 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:16:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:16:10 INFO  : 'fpga -state' command is executed.
14:16:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:16:10 INFO  : 'jtag frequency' command is executed.
14:16:10 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:10 INFO  : Context for 'APU' is selected.
14:16:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:10 INFO  : Context for 'APU' is selected.
14:16:10 INFO  : 'stop' command is executed.
14:16:11 INFO  : 'ps7_init' command is executed.
14:16:11 INFO  : 'ps7_post_config' command is executed.
14:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:11 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:11 INFO  : 'con' command is executed.
14:16:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:16:11 INFO  : Disconnected from the channel tcfchan#6.
14:16:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:16:18 INFO  : 'fpga -state' command is executed.
14:16:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:18 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:16:18 INFO  : 'jtag frequency' command is executed.
14:16:18 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:18 INFO  : Context for 'APU' is selected.
14:16:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:18 INFO  : Context for 'APU' is selected.
14:16:18 INFO  : 'stop' command is executed.
14:16:18 INFO  : 'ps7_init' command is executed.
14:16:18 INFO  : 'ps7_post_config' command is executed.
14:16:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:19 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:19 INFO  : 'con' command is executed.
14:16:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:16:19 INFO  : Disconnected from the channel tcfchan#7.
14:16:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:16:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:17:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:17:05 INFO  : 'fpga -state' command is executed.
14:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:17:06 INFO  : 'jtag frequency' command is executed.
14:17:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:06 INFO  : Context for 'APU' is selected.
14:17:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:17:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:06 INFO  : Context for 'APU' is selected.
14:17:06 INFO  : 'stop' command is executed.
14:17:06 INFO  : 'ps7_init' command is executed.
14:17:06 INFO  : 'ps7_post_config' command is executed.
14:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:06 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:06 INFO  : 'con' command is executed.
14:17:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:17:06 INFO  : Disconnected from the channel tcfchan#8.
14:17:41 WARN  : channel "tcfchan#6" closed
14:17:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:17:42 INFO  : 'fpga -state' command is executed.
14:17:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:43 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:17:43 INFO  : 'jtag frequency' command is executed.
14:17:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:43 INFO  : Context for 'APU' is selected.
14:17:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:17:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:43 INFO  : Context for 'APU' is selected.
14:17:43 INFO  : 'stop' command is executed.
14:17:43 INFO  : 'ps7_init' command is executed.
14:17:43 INFO  : 'ps7_post_config' command is executed.
14:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:43 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:43 INFO  : Memory regions updated for context APU
14:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:44 INFO  : 'con' command is executed.
14:17:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:17:44 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:17:56 INFO  : Disconnected from the channel tcfchan#9.
14:18:45 INFO  : Registering command handlers for SDK TCF services
14:18:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
14:18:47 INFO  : XSCT server has started successfully.
14:18:47 INFO  : Successfully done setting XSCT server connection channel  
14:18:47 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
14:18:47 INFO  : Successfully done setting SDK workspace  
14:18:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
14:19:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:19:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:19:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:19:37 INFO  : 'fpga -state' command is executed.
14:19:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:37 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:19:37 INFO  : 'jtag frequency' command is executed.
14:19:37 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:37 INFO  : Context for 'APU' is selected.
14:19:37 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:19:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:37 INFO  : Context for 'APU' is selected.
14:19:37 INFO  : 'stop' command is executed.
14:19:38 INFO  : 'ps7_init' command is executed.
14:19:38 INFO  : 'ps7_post_config' command is executed.
14:19:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:38 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:38 INFO  : Memory regions updated for context APU
14:19:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:38 INFO  : 'con' command is executed.
14:19:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:19:38 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:20:01 INFO  : Disconnected from the channel tcfchan#1.
14:20:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:20:02 INFO  : 'fpga -state' command is executed.
14:20:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:02 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:20:02 INFO  : 'jtag frequency' command is executed.
14:20:02 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:02 INFO  : Context for 'APU' is selected.
14:20:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:04 INFO  : Context for 'APU' is selected.
14:20:04 INFO  : 'stop' command is executed.
14:20:04 INFO  : 'ps7_init' command is executed.
14:20:04 INFO  : 'ps7_post_config' command is executed.
14:20:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:05 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:05 INFO  : Memory regions updated for context APU
14:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:05 INFO  : 'con' command is executed.
14:20:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:20:05 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:21:26 INFO  : Disconnected from the channel tcfchan#2.
14:21:37 INFO  : Registering command handlers for SDK TCF services
14:21:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
14:21:39 INFO  : XSCT server has started successfully.
14:21:40 INFO  : Successfully done setting XSCT server connection channel  
14:21:40 INFO  : Successfully done setting SDK workspace  
14:21:40 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
14:21:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
14:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:21:48 INFO  : 'fpga -state' command is executed.
14:21:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:48 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:21:48 INFO  : 'jtag frequency' command is executed.
14:21:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:48 INFO  : Context for 'APU' is selected.
14:21:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:48 INFO  : Context for 'APU' is selected.
14:21:48 INFO  : 'stop' command is executed.
14:21:49 INFO  : 'ps7_init' command is executed.
14:21:49 INFO  : 'ps7_post_config' command is executed.
14:21:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:50 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:50 INFO  : Memory regions updated for context APU
14:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:50 INFO  : 'con' command is executed.
14:21:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:21:50 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:22:00 INFO  : Disconnected from the channel tcfchan#1.
14:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:22:01 INFO  : 'fpga -state' command is executed.
14:22:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:01 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:22:01 INFO  : 'jtag frequency' command is executed.
14:22:01 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:01 INFO  : Context for 'APU' is selected.
14:22:03 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:22:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:03 INFO  : Context for 'APU' is selected.
14:22:03 INFO  : 'stop' command is executed.
14:22:04 INFO  : 'ps7_init' command is executed.
14:22:04 INFO  : 'ps7_post_config' command is executed.
14:22:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:04 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:04 INFO  : Memory regions updated for context APU
14:22:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:04 INFO  : 'con' command is executed.
14:22:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:22:04 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:22:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:23:48 INFO  : Disconnected from the channel tcfchan#2.
14:24:02 INFO  : Registering command handlers for SDK TCF services
14:24:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
14:24:04 INFO  : XSCT server has started successfully.
14:24:04 INFO  : Successfully done setting XSCT server connection channel  
14:24:04 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
14:24:04 INFO  : Successfully done setting SDK workspace  
14:24:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
14:24:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:24:23 INFO  : 'fpga -state' command is executed.
14:24:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:23 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:24:23 INFO  : 'jtag frequency' command is executed.
14:24:23 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:23 INFO  : Context for 'APU' is selected.
14:24:23 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:24:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:24 INFO  : Context for 'APU' is selected.
14:24:24 INFO  : 'stop' command is executed.
14:24:24 INFO  : 'ps7_init' command is executed.
14:24:24 INFO  : 'ps7_post_config' command is executed.
14:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:25 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:25 INFO  : Memory regions updated for context APU
14:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:25 INFO  : 'con' command is executed.
14:24:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:24:25 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:24:58 INFO  : Disconnected from the channel tcfchan#1.
14:24:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:24:59 INFO  : 'fpga -state' command is executed.
14:24:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:59 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:24:59 INFO  : 'jtag frequency' command is executed.
14:24:59 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:59 INFO  : Context for 'APU' is selected.
14:25:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:25:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:01 INFO  : Context for 'APU' is selected.
14:25:01 INFO  : 'stop' command is executed.
14:25:02 INFO  : 'ps7_init' command is executed.
14:25:02 INFO  : 'ps7_post_config' command is executed.
14:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:02 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:02 INFO  : Memory regions updated for context APU
14:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:02 INFO  : 'con' command is executed.
14:25:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:25:02 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:27:30 INFO  : Disconnected from the channel tcfchan#2.
14:27:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:27:31 INFO  : 'fpga -state' command is executed.
14:27:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:31 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:27:31 INFO  : 'jtag frequency' command is executed.
14:27:31 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:32 INFO  : Context for 'APU' is selected.
14:27:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:27:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:32 INFO  : Context for 'APU' is selected.
14:27:32 INFO  : 'stop' command is executed.
14:27:32 INFO  : 'ps7_init' command is executed.
14:27:32 INFO  : 'ps7_post_config' command is executed.
14:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:32 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:32 INFO  : Memory regions updated for context APU
14:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:32 INFO  : 'con' command is executed.
14:27:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:27:32 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:38:28 INFO  : Disconnected from the channel tcfchan#3.
14:38:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:38:29 INFO  : 'fpga -state' command is executed.
14:38:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:38:29 INFO  : 'jtag frequency' command is executed.
14:38:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:29 INFO  : Context for 'APU' is selected.
14:38:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:38:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:29 INFO  : Context for 'APU' is selected.
14:38:29 INFO  : 'stop' command is executed.
14:38:29 INFO  : 'ps7_init' command is executed.
14:38:29 INFO  : 'ps7_post_config' command is executed.
14:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:30 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:30 INFO  : Memory regions updated for context APU
14:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:30 INFO  : 'con' command is executed.
14:38:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:38:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:40:13 INFO  : Disconnected from the channel tcfchan#4.
14:40:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:40:14 INFO  : 'fpga -state' command is executed.
14:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:14 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:40:14 INFO  : 'jtag frequency' command is executed.
14:40:14 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:14 INFO  : Context for 'APU' is selected.
14:40:14 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:40:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:14 INFO  : Context for 'APU' is selected.
14:40:14 INFO  : 'stop' command is executed.
14:40:15 INFO  : 'ps7_init' command is executed.
14:40:15 INFO  : 'ps7_post_config' command is executed.
14:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:15 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:15 INFO  : Memory regions updated for context APU
14:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:15 INFO  : 'con' command is executed.
14:40:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:40:15 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:47:19 INFO  : Disconnected from the channel tcfchan#5.
14:47:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:47:20 INFO  : 'fpga -state' command is executed.
14:47:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:20 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:47:20 INFO  : 'jtag frequency' command is executed.
14:47:20 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:20 INFO  : Context for 'APU' is selected.
14:47:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:47:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:20 INFO  : Context for 'APU' is selected.
14:47:20 INFO  : 'stop' command is executed.
14:47:21 INFO  : 'ps7_init' command is executed.
14:47:21 INFO  : 'ps7_post_config' command is executed.
14:47:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:21 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:21 INFO  : Memory regions updated for context APU
14:47:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:21 INFO  : 'con' command is executed.
14:47:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:47:21 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:49:06 INFO  : Disconnected from the channel tcfchan#6.
14:49:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:49:08 INFO  : 'fpga -state' command is executed.
14:49:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:49:08 INFO  : 'jtag frequency' command is executed.
14:49:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:08 INFO  : Context for 'APU' is selected.
14:49:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:49:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:08 INFO  : Context for 'APU' is selected.
14:49:08 INFO  : 'stop' command is executed.
14:49:08 INFO  : 'ps7_init' command is executed.
14:49:08 INFO  : 'ps7_post_config' command is executed.
14:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:09 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:09 INFO  : Memory regions updated for context APU
14:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:09 INFO  : 'con' command is executed.
14:49:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:49:09 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:50:16 INFO  : Disconnected from the channel tcfchan#7.
14:50:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:50:18 INFO  : 'fpga -state' command is executed.
14:50:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:18 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:50:18 INFO  : 'jtag frequency' command is executed.
14:50:18 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:18 INFO  : Context for 'APU' is selected.
14:50:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:50:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:18 INFO  : Context for 'APU' is selected.
14:50:18 INFO  : 'stop' command is executed.
14:50:18 INFO  : 'ps7_init' command is executed.
14:50:18 INFO  : 'ps7_post_config' command is executed.
14:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:19 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:19 INFO  : Memory regions updated for context APU
14:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:19 INFO  : 'con' command is executed.
14:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:50:19 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
14:53:36 INFO  : Disconnected from the channel tcfchan#8.
14:53:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
14:53:37 INFO  : 'fpga -state' command is executed.
14:53:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:38 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
14:53:38 INFO  : 'jtag frequency' command is executed.
14:53:38 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:38 INFO  : Context for 'APU' is selected.
14:53:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:53:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:38 INFO  : Context for 'APU' is selected.
14:53:38 INFO  : 'stop' command is executed.
14:53:38 INFO  : 'ps7_init' command is executed.
14:53:38 INFO  : 'ps7_post_config' command is executed.
14:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:38 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:38 INFO  : Memory regions updated for context APU
14:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:38 INFO  : 'con' command is executed.
14:53:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

14:53:38 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:06:38 INFO  : Disconnected from the channel tcfchan#9.
15:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:06:39 INFO  : 'fpga -state' command is executed.
15:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:40 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:06:40 INFO  : 'jtag frequency' command is executed.
15:06:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:40 INFO  : Context for 'APU' is selected.
15:06:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:06:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:40 INFO  : Context for 'APU' is selected.
15:06:40 INFO  : 'stop' command is executed.
15:06:40 INFO  : 'ps7_init' command is executed.
15:06:40 INFO  : 'ps7_post_config' command is executed.
15:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:40 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:41 INFO  : Memory regions updated for context APU
15:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:41 INFO  : 'con' command is executed.
15:06:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:06:41 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:14:28 INFO  : Disconnected from the channel tcfchan#10.
15:14:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:14:29 INFO  : 'fpga -state' command is executed.
15:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:14:29 INFO  : 'jtag frequency' command is executed.
15:14:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:29 INFO  : Context for 'APU' is selected.
15:14:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:14:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:29 INFO  : Context for 'APU' is selected.
15:14:29 INFO  : 'stop' command is executed.
15:14:29 INFO  : 'ps7_init' command is executed.
15:14:29 INFO  : 'ps7_post_config' command is executed.
15:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:30 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:30 INFO  : Memory regions updated for context APU
15:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:30 INFO  : 'con' command is executed.
15:14:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:14:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:15:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:15:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:16:01 INFO  : Disconnected from the channel tcfchan#11.
15:16:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:16:02 INFO  : 'fpga -state' command is executed.
15:16:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:02 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:16:02 INFO  : 'jtag frequency' command is executed.
15:16:02 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:02 INFO  : Context for 'APU' is selected.
15:16:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:16:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:02 INFO  : Context for 'APU' is selected.
15:16:02 INFO  : 'stop' command is executed.
15:16:03 INFO  : 'ps7_init' command is executed.
15:16:03 INFO  : 'ps7_post_config' command is executed.
15:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:03 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:03 INFO  : Memory regions updated for context APU
15:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:03 INFO  : 'con' command is executed.
15:16:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:16:03 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:17:25 INFO  : Disconnected from the channel tcfchan#12.
15:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:17:26 INFO  : 'fpga -state' command is executed.
15:17:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:17:27 INFO  : 'jtag frequency' command is executed.
15:17:27 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:27 INFO  : Context for 'APU' is selected.
15:17:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:17:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:27 INFO  : Context for 'APU' is selected.
15:17:27 INFO  : 'stop' command is executed.
15:17:27 INFO  : 'ps7_init' command is executed.
15:17:27 INFO  : 'ps7_post_config' command is executed.
15:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:28 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:28 INFO  : Memory regions updated for context APU
15:17:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:28 INFO  : 'con' command is executed.
15:17:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:17:28 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:18:26 INFO  : Disconnected from the channel tcfchan#13.
15:18:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:18:27 INFO  : 'fpga -state' command is executed.
15:18:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:18:27 INFO  : 'jtag frequency' command is executed.
15:18:27 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:27 INFO  : Context for 'APU' is selected.
15:18:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:18:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:27 INFO  : Context for 'APU' is selected.
15:18:27 INFO  : 'stop' command is executed.
15:18:27 INFO  : 'ps7_init' command is executed.
15:18:27 INFO  : 'ps7_post_config' command is executed.
15:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:28 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:28 INFO  : Memory regions updated for context APU
15:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:28 INFO  : 'con' command is executed.
15:18:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:18:28 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:58:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547251049731,  Project:1547240873076
15:58:59 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:59:43 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
15:59:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:59:46 INFO  : Clearing existing target manager status.
15:59:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:59:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:00:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:00:06 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:00:16 INFO  : Disconnected from the channel tcfchan#14.
16:00:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:00:17 INFO  : 'fpga -state' command is executed.
16:00:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:18 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:00:18 INFO  : 'jtag frequency' command is executed.
16:00:18 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:18 INFO  : Context for 'APU' is selected.
16:00:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:00:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:18 INFO  : Context for 'APU' is selected.
16:00:18 INFO  : 'stop' command is executed.
16:00:18 INFO  : 'ps7_init' command is executed.
16:00:18 INFO  : 'ps7_post_config' command is executed.
16:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:19 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:19 INFO  : Memory regions updated for context APU
16:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:19 INFO  : 'con' command is executed.
16:00:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:00:19 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:00:37 INFO  : Disconnected from the channel tcfchan#15.
16:00:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:00:38 INFO  : 'fpga -state' command is executed.
16:00:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:00:39 INFO  : 'jtag frequency' command is executed.
16:00:39 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:39 INFO  : Context for 'APU' is selected.
16:00:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:00:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:39 INFO  : Context for 'APU' is selected.
16:00:39 INFO  : 'stop' command is executed.
16:00:39 INFO  : 'ps7_init' command is executed.
16:00:39 INFO  : 'ps7_post_config' command is executed.
16:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:39 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:39 INFO  : Memory regions updated for context APU
16:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:40 INFO  : 'con' command is executed.
16:00:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:00:40 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:03:48 INFO  : Disconnected from the channel tcfchan#16.
16:03:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:03:49 INFO  : 'fpga -state' command is executed.
16:03:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:49 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:03:49 INFO  : 'jtag frequency' command is executed.
16:03:49 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:49 INFO  : Context for 'APU' is selected.
16:03:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:03:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:49 INFO  : Context for 'APU' is selected.
16:03:49 INFO  : 'stop' command is executed.
16:03:49 INFO  : 'ps7_init' command is executed.
16:03:49 INFO  : 'ps7_post_config' command is executed.
16:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:50 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:50 INFO  : Memory regions updated for context APU
16:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:50 INFO  : 'con' command is executed.
16:03:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:03:50 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:07:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:07:33 INFO  : Disconnected from the channel tcfchan#17.
16:07:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:07:34 INFO  : 'fpga -state' command is executed.
16:07:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:07:35 INFO  : 'jtag frequency' command is executed.
16:07:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:35 INFO  : Context for 'APU' is selected.
16:07:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:07:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:35 INFO  : Context for 'APU' is selected.
16:07:35 INFO  : 'stop' command is executed.
16:07:35 INFO  : 'ps7_init' command is executed.
16:07:35 INFO  : 'ps7_post_config' command is executed.
16:07:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:35 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:35 INFO  : Memory regions updated for context APU
16:07:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:36 INFO  : 'con' command is executed.
16:07:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:07:36 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:07:55 INFO  : Disconnected from the channel tcfchan#18.
16:07:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:07:56 INFO  : 'fpga -state' command is executed.
16:07:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:56 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:07:56 INFO  : 'jtag frequency' command is executed.
16:07:56 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:56 INFO  : Context for 'APU' is selected.
16:07:56 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:07:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:56 INFO  : Context for 'APU' is selected.
16:07:56 INFO  : 'stop' command is executed.
16:07:56 INFO  : 'ps7_init' command is executed.
16:07:56 INFO  : 'ps7_post_config' command is executed.
16:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:57 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:57 INFO  : Memory regions updated for context APU
16:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:57 INFO  : 'con' command is executed.
16:07:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:07:57 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:09:49 INFO  : Disconnected from the channel tcfchan#19.
16:09:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:09:50 INFO  : 'fpga -state' command is executed.
16:09:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:50 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:09:50 INFO  : 'jtag frequency' command is executed.
16:09:50 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:50 INFO  : Context for 'APU' is selected.
16:09:50 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:09:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:51 INFO  : Context for 'APU' is selected.
16:09:51 INFO  : 'stop' command is executed.
16:09:51 INFO  : 'ps7_init' command is executed.
16:09:51 INFO  : 'ps7_post_config' command is executed.
16:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:51 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:51 INFO  : Memory regions updated for context APU
16:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:51 INFO  : 'con' command is executed.
16:09:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:09:51 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:10:17 INFO  : Disconnected from the channel tcfchan#20.
16:10:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:10:18 INFO  : 'fpga -state' command is executed.
16:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:18 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:10:18 INFO  : 'jtag frequency' command is executed.
16:10:18 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:18 INFO  : Context for 'APU' is selected.
16:10:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:10:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:18 INFO  : Context for 'APU' is selected.
16:10:18 INFO  : 'stop' command is executed.
16:10:19 INFO  : 'ps7_init' command is executed.
16:10:19 INFO  : 'ps7_post_config' command is executed.
16:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:19 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:19 INFO  : Memory regions updated for context APU
16:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:19 INFO  : 'con' command is executed.
16:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:10:19 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:12:03 INFO  : Disconnected from the channel tcfchan#21.
16:12:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:12:04 INFO  : 'fpga -state' command is executed.
16:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:12:04 INFO  : 'jtag frequency' command is executed.
16:12:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:04 INFO  : Context for 'APU' is selected.
16:12:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:12:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:04 INFO  : Context for 'APU' is selected.
16:12:04 INFO  : 'stop' command is executed.
16:12:05 INFO  : 'ps7_init' command is executed.
16:12:05 INFO  : 'ps7_post_config' command is executed.
16:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:05 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:05 INFO  : Memory regions updated for context APU
16:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:05 INFO  : 'con' command is executed.
16:12:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:12:05 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:12:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:13:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:13:10 INFO  : Disconnected from the channel tcfchan#22.
16:13:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:13:11 INFO  : 'fpga -state' command is executed.
16:13:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:13:11 INFO  : 'jtag frequency' command is executed.
16:13:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:11 INFO  : Context for 'APU' is selected.
16:13:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:13:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:11 INFO  : Context for 'APU' is selected.
16:13:11 INFO  : 'stop' command is executed.
16:13:12 INFO  : 'ps7_init' command is executed.
16:13:12 INFO  : 'ps7_post_config' command is executed.
16:13:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:12 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:12 INFO  : Memory regions updated for context APU
16:13:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:12 INFO  : 'con' command is executed.
16:13:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:13:12 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:20:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547252385520,  Project:1547251049731
16:20:13 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:20:40 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
16:20:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:20:43 INFO  : Clearing existing target manager status.
16:20:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:20:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:20:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:20:50 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:21:01 INFO  : Disconnected from the channel tcfchan#23.
16:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:21:02 INFO  : 'fpga -state' command is executed.
16:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:02 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:21:02 INFO  : 'jtag frequency' command is executed.
16:21:02 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:02 INFO  : Context for 'APU' is selected.
16:21:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:21:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:02 INFO  : Context for 'APU' is selected.
16:21:03 INFO  : 'stop' command is executed.
16:21:03 INFO  : 'ps7_init' command is executed.
16:21:03 INFO  : 'ps7_post_config' command is executed.
16:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:03 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:03 INFO  : Memory regions updated for context APU
16:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:03 INFO  : 'con' command is executed.
16:21:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:21:03 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:22:20 INFO  : Disconnected from the channel tcfchan#24.
16:22:31 INFO  : Registering command handlers for SDK TCF services
16:22:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
16:22:34 INFO  : XSCT server has started successfully.
16:22:34 INFO  : Successfully done setting XSCT server connection channel  
16:22:34 INFO  : Successfully done setting SDK workspace  
16:22:34 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
16:22:34 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
16:22:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:22:51 INFO  : 'fpga -state' command is executed.
16:22:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:22:51 INFO  : 'jtag frequency' command is executed.
16:22:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:52 INFO  : Context for 'APU' is selected.
16:22:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:22:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:52 INFO  : Context for 'APU' is selected.
16:22:52 INFO  : 'stop' command is executed.
16:22:53 INFO  : 'ps7_init' command is executed.
16:22:53 INFO  : 'ps7_post_config' command is executed.
16:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:53 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:53 INFO  : Memory regions updated for context APU
16:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:54 INFO  : 'con' command is executed.
16:22:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:22:54 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:23:11 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:23:22 INFO  : Disconnected from the channel tcfchan#1.
16:23:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:23:23 INFO  : 'fpga -state' command is executed.
16:23:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:23 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:23:23 INFO  : 'jtag frequency' command is executed.
16:23:23 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:23 INFO  : Context for 'APU' is selected.
16:23:25 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:23:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:25 INFO  : Context for 'APU' is selected.
16:23:25 INFO  : 'stop' command is executed.
16:23:26 INFO  : 'ps7_init' command is executed.
16:23:26 INFO  : 'ps7_post_config' command is executed.
16:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:26 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:26 INFO  : Memory regions updated for context APU
16:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:26 INFO  : 'con' command is executed.
16:23:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:23:26 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:23:49 INFO  : Disconnected from the channel tcfchan#2.
16:23:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:23:50 INFO  : 'fpga -state' command is executed.
16:23:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:23:51 INFO  : 'jtag frequency' command is executed.
16:23:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:51 INFO  : Context for 'APU' is selected.
16:23:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:23:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:51 INFO  : Context for 'APU' is selected.
16:23:51 INFO  : 'stop' command is executed.
16:23:51 INFO  : 'ps7_init' command is executed.
16:23:51 INFO  : 'ps7_post_config' command is executed.
16:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:51 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:51 INFO  : Memory regions updated for context APU
16:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:52 INFO  : 'con' command is executed.
16:23:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:23:52 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:24:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:24:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:24:32 INFO  : Disconnected from the channel tcfchan#3.
16:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:24:33 INFO  : 'fpga -state' command is executed.
16:24:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:24:34 INFO  : 'jtag frequency' command is executed.
16:24:34 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:34 INFO  : Context for 'APU' is selected.
16:24:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:24:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:34 INFO  : Context for 'APU' is selected.
16:24:34 INFO  : 'stop' command is executed.
16:24:34 INFO  : 'ps7_init' command is executed.
16:24:34 INFO  : 'ps7_post_config' command is executed.
16:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:34 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:35 INFO  : Memory regions updated for context APU
16:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:35 INFO  : 'con' command is executed.
16:24:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:24:35 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:24:43 INFO  : Disconnected from the channel tcfchan#4.
16:24:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:24:44 INFO  : 'fpga -state' command is executed.
16:24:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:24:44 INFO  : 'jtag frequency' command is executed.
16:24:44 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:45 INFO  : Context for 'APU' is selected.
16:24:45 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:24:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:45 INFO  : Context for 'APU' is selected.
16:24:45 INFO  : 'stop' command is executed.
16:24:45 INFO  : 'ps7_init' command is executed.
16:24:45 INFO  : 'ps7_post_config' command is executed.
16:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:45 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:45 INFO  : Memory regions updated for context APU
16:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:45 INFO  : 'con' command is executed.
16:24:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:24:45 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:25:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:25:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:25:27 INFO  : Disconnected from the channel tcfchan#5.
16:25:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:25:28 INFO  : 'fpga -state' command is executed.
16:25:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:28 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:25:28 INFO  : 'jtag frequency' command is executed.
16:25:28 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:28 INFO  : Context for 'APU' is selected.
16:25:28 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:25:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:28 INFO  : Context for 'APU' is selected.
16:25:28 INFO  : 'stop' command is executed.
16:25:29 INFO  : 'ps7_init' command is executed.
16:25:29 INFO  : 'ps7_post_config' command is executed.
16:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:29 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:29 INFO  : Memory regions updated for context APU
16:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:29 INFO  : 'con' command is executed.
16:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:25:29 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:25:57 INFO  : Disconnected from the channel tcfchan#6.
16:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:25:58 INFO  : 'fpga -state' command is executed.
16:25:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:59 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:25:59 INFO  : 'jtag frequency' command is executed.
16:25:59 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:59 INFO  : Context for 'APU' is selected.
16:25:59 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:25:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:59 INFO  : Context for 'APU' is selected.
16:25:59 INFO  : 'stop' command is executed.
16:25:59 INFO  : 'ps7_init' command is executed.
16:25:59 INFO  : 'ps7_post_config' command is executed.
16:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:59 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:59 INFO  : Memory regions updated for context APU
16:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:59 INFO  : 'con' command is executed.
16:25:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:25:59 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:26:11 INFO  : Disconnected from the channel tcfchan#7.
16:26:27 INFO  : Registering command handlers for SDK TCF services
16:26:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
16:26:30 INFO  : XSCT server has started successfully.
16:26:30 INFO  : Successfully done setting XSCT server connection channel  
16:26:30 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
16:26:30 INFO  : Successfully done setting SDK workspace  
16:26:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
16:26:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:26:40 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:27:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:27:18 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:27:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:27:40 INFO  : 'fpga -state' command is executed.
16:27:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:41 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:27:41 INFO  : 'jtag frequency' command is executed.
16:27:41 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:41 INFO  : Context for 'APU' is selected.
16:27:41 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:27:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:41 INFO  : Context for 'APU' is selected.
16:27:41 INFO  : 'stop' command is executed.
16:27:41 INFO  : 'ps7_init' command is executed.
16:27:41 INFO  : 'ps7_post_config' command is executed.
16:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:41 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:41 INFO  : Memory regions updated for context APU
16:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:41 INFO  : 'con' command is executed.
16:27:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:27:41 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:28:47 INFO  : Disconnected from the channel tcfchan#1.
16:28:58 INFO  : Registering command handlers for SDK TCF services
16:28:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
16:29:00 INFO  : XSCT server has started successfully.
16:29:01 INFO  : Successfully done setting XSCT server connection channel  
16:29:01 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
16:29:01 INFO  : Successfully done setting SDK workspace  
16:29:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
16:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:29:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
16:29:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:29:44 INFO  : 'fpga -state' command is executed.
16:29:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:29:44 INFO  : 'jtag frequency' command is executed.
16:29:44 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:44 INFO  : Context for 'APU' is selected.
16:29:45 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:29:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:45 INFO  : Context for 'APU' is selected.
16:29:45 INFO  : 'stop' command is executed.
16:29:45 INFO  : 'ps7_init' command is executed.
16:29:45 INFO  : 'ps7_post_config' command is executed.
16:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:45 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:45 INFO  : Memory regions updated for context APU
16:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:45 INFO  : 'con' command is executed.
16:29:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:29:45 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:30:15 INFO  : Disconnected from the channel tcfchan#1.
16:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:30:16 INFO  : 'fpga -state' command is executed.
16:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:16 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:30:16 INFO  : 'jtag frequency' command is executed.
16:30:16 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:16 INFO  : Context for 'APU' is selected.
16:30:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:30:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:18 INFO  : Context for 'APU' is selected.
16:30:18 INFO  : 'stop' command is executed.
16:30:19 INFO  : 'ps7_init' command is executed.
16:30:19 INFO  : 'ps7_post_config' command is executed.
16:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:19 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:19 INFO  : Memory regions updated for context APU
16:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:19 INFO  : 'con' command is executed.
16:30:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:30:19 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:46:53 INFO  : Disconnected from the channel tcfchan#2.
16:46:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:46:55 INFO  : 'fpga -state' command is executed.
16:46:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:55 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:46:55 INFO  : 'jtag frequency' command is executed.
16:46:55 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:55 INFO  : Context for 'APU' is selected.
16:46:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:46:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:55 INFO  : Context for 'APU' is selected.
16:46:55 INFO  : 'stop' command is executed.
16:46:55 INFO  : 'ps7_init' command is executed.
16:46:55 INFO  : 'ps7_post_config' command is executed.
16:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:56 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:56 INFO  : Memory regions updated for context APU
16:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:56 INFO  : 'con' command is executed.
16:46:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:46:56 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:49:07 INFO  : Disconnected from the channel tcfchan#3.
16:49:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:49:08 INFO  : 'fpga -state' command is executed.
16:49:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:49:08 INFO  : 'jtag frequency' command is executed.
16:49:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:08 INFO  : Context for 'APU' is selected.
16:49:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:49:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:08 INFO  : Context for 'APU' is selected.
16:49:08 INFO  : 'stop' command is executed.
16:49:08 INFO  : 'ps7_init' command is executed.
16:49:08 INFO  : 'ps7_post_config' command is executed.
16:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:09 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:09 INFO  : Memory regions updated for context APU
16:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:09 INFO  : 'con' command is executed.
16:49:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:49:09 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:02:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547254906749,  Project:1547252385520
17:02:03 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:02:27 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
17:02:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:02:30 INFO  : Clearing existing target manager status.
17:02:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:02:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:02:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:02:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:02:58 INFO  : Disconnected from the channel tcfchan#4.
17:02:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:02:59 INFO  : 'fpga -state' command is executed.
17:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:59 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:02:59 INFO  : 'jtag frequency' command is executed.
17:02:59 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:59 INFO  : Context for 'APU' is selected.
17:02:59 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:59 INFO  : Context for 'APU' is selected.
17:02:59 INFO  : 'stop' command is executed.
17:02:59 INFO  : 'ps7_init' command is executed.
17:02:59 INFO  : 'ps7_post_config' command is executed.
17:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:00 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:00 INFO  : Memory regions updated for context APU
17:03:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:00 INFO  : 'con' command is executed.
17:03:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:03:00 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:19:57 INFO  : Disconnected from the channel tcfchan#5.
17:19:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:19:58 INFO  : 'fpga -state' command is executed.
17:19:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:58 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:19:58 INFO  : 'jtag frequency' command is executed.
17:19:58 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:58 INFO  : Context for 'APU' is selected.
17:19:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:19:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:58 INFO  : Context for 'APU' is selected.
17:19:59 INFO  : 'stop' command is executed.
17:19:59 INFO  : 'ps7_init' command is executed.
17:19:59 INFO  : 'ps7_post_config' command is executed.
17:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:59 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:59 INFO  : Memory regions updated for context APU
17:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:59 INFO  : 'con' command is executed.
17:19:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:19:59 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:20:36 INFO  : Disconnected from the channel tcfchan#6.
17:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:20:37 INFO  : 'fpga -state' command is executed.
17:20:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:37 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:20:37 INFO  : 'jtag frequency' command is executed.
17:20:37 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:38 INFO  : Context for 'APU' is selected.
17:20:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:20:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:38 INFO  : Context for 'APU' is selected.
17:20:38 INFO  : 'stop' command is executed.
17:20:38 INFO  : 'ps7_init' command is executed.
17:20:38 INFO  : 'ps7_post_config' command is executed.
17:20:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:38 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:38 INFO  : Memory regions updated for context APU
17:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:39 INFO  : 'con' command is executed.
17:20:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:20:39 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:21:31 INFO  : Disconnected from the channel tcfchan#7.
17:21:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:21:32 INFO  : 'fpga -state' command is executed.
17:21:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:32 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:21:32 INFO  : 'jtag frequency' command is executed.
17:21:32 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:32 INFO  : Context for 'APU' is selected.
17:21:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:32 INFO  : Context for 'APU' is selected.
17:21:32 INFO  : 'stop' command is executed.
17:21:32 INFO  : 'ps7_init' command is executed.
17:21:33 INFO  : 'ps7_post_config' command is executed.
17:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:33 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:33 INFO  : Memory regions updated for context APU
17:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:33 INFO  : 'con' command is executed.
17:21:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:21:33 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:21:44 INFO  : Disconnected from the channel tcfchan#8.
17:21:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:21:45 INFO  : 'fpga -state' command is executed.
17:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:45 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:21:45 INFO  : 'jtag frequency' command is executed.
17:21:45 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:45 INFO  : Context for 'APU' is selected.
17:21:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:46 INFO  : Context for 'APU' is selected.
17:21:46 INFO  : 'stop' command is executed.
17:21:46 INFO  : 'ps7_init' command is executed.
17:21:46 INFO  : 'ps7_post_config' command is executed.
17:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:46 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:46 INFO  : Memory regions updated for context APU
17:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:46 INFO  : 'con' command is executed.
17:21:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:21:46 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:22:38 INFO  : Disconnected from the channel tcfchan#9.
17:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:22:39 INFO  : 'fpga -state' command is executed.
17:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:22:39 INFO  : 'jtag frequency' command is executed.
17:22:39 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:39 INFO  : Context for 'APU' is selected.
17:22:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:22:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:39 INFO  : Context for 'APU' is selected.
17:22:39 INFO  : 'stop' command is executed.
17:22:40 INFO  : 'ps7_init' command is executed.
17:22:40 INFO  : 'ps7_post_config' command is executed.
17:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:40 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:40 INFO  : Memory regions updated for context APU
17:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:40 INFO  : 'con' command is executed.
17:22:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:22:40 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:23:50 INFO  : Disconnected from the channel tcfchan#10.
17:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:23:51 INFO  : 'fpga -state' command is executed.
17:23:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:23:51 INFO  : 'jtag frequency' command is executed.
17:23:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:51 INFO  : Context for 'APU' is selected.
17:23:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:23:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:51 INFO  : Context for 'APU' is selected.
17:23:51 INFO  : 'stop' command is executed.
17:23:51 INFO  : 'ps7_init' command is executed.
17:23:51 INFO  : 'ps7_post_config' command is executed.
17:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:52 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:52 INFO  : Memory regions updated for context APU
17:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:52 INFO  : 'con' command is executed.
17:23:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:23:52 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:24:29 INFO  : Disconnected from the channel tcfchan#11.
17:24:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:24:30 INFO  : 'fpga -state' command is executed.
17:24:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:31 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:24:31 INFO  : 'jtag frequency' command is executed.
17:24:31 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:31 INFO  : Context for 'APU' is selected.
17:24:31 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:24:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:31 INFO  : Context for 'APU' is selected.
17:24:31 INFO  : 'stop' command is executed.
17:24:31 INFO  : 'ps7_init' command is executed.
17:24:31 INFO  : 'ps7_post_config' command is executed.
17:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:31 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:32 INFO  : Memory regions updated for context APU
17:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:32 INFO  : 'con' command is executed.
17:24:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:24:32 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:24:47 INFO  : Disconnected from the channel tcfchan#12.
17:24:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:24:48 INFO  : 'fpga -state' command is executed.
17:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:48 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:24:48 INFO  : 'jtag frequency' command is executed.
17:24:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:48 INFO  : Context for 'APU' is selected.
17:24:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:24:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:48 INFO  : Context for 'APU' is selected.
17:24:48 INFO  : 'stop' command is executed.
17:24:48 INFO  : 'ps7_init' command is executed.
17:24:48 INFO  : 'ps7_post_config' command is executed.
17:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:49 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:49 INFO  : Memory regions updated for context APU
17:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:49 INFO  : 'con' command is executed.
17:24:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:24:49 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:25:29 INFO  : Disconnected from the channel tcfchan#13.
17:25:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:25:30 INFO  : 'fpga -state' command is executed.
17:25:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:30 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:25:30 INFO  : 'jtag frequency' command is executed.
17:25:30 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:30 INFO  : Context for 'APU' is selected.
17:25:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:25:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:30 INFO  : Context for 'APU' is selected.
17:25:30 INFO  : 'stop' command is executed.
17:25:31 INFO  : 'ps7_init' command is executed.
17:25:31 INFO  : 'ps7_post_config' command is executed.
17:25:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:25:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:31 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:31 INFO  : Memory regions updated for context APU
17:25:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:31 INFO  : 'con' command is executed.
17:25:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:25:31 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:29:10 INFO  : Disconnected from the channel tcfchan#14.
17:29:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:29:11 INFO  : 'fpga -state' command is executed.
17:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:29:11 INFO  : 'jtag frequency' command is executed.
17:29:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:11 INFO  : Context for 'APU' is selected.
17:29:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:29:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:11 INFO  : Context for 'APU' is selected.
17:29:11 INFO  : 'stop' command is executed.
17:29:11 INFO  : 'ps7_init' command is executed.
17:29:11 INFO  : 'ps7_post_config' command is executed.
17:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:29:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:12 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:12 INFO  : Memory regions updated for context APU
17:29:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:12 INFO  : 'con' command is executed.
17:29:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:29:12 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:30:59 INFO  : Disconnected from the channel tcfchan#15.
17:31:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:31:00 INFO  : 'fpga -state' command is executed.
17:31:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:00 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:31:00 INFO  : 'jtag frequency' command is executed.
17:31:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:00 INFO  : Context for 'APU' is selected.
17:31:00 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:31:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:00 INFO  : Context for 'APU' is selected.
17:31:00 INFO  : 'stop' command is executed.
17:31:01 INFO  : 'ps7_init' command is executed.
17:31:01 INFO  : 'ps7_post_config' command is executed.
17:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:01 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:01 INFO  : Memory regions updated for context APU
17:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:01 INFO  : 'con' command is executed.
17:31:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:31:01 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
21:48:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547357651627,  Project:1547254906749
21:48:35 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:49:02 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
21:49:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:49:05 INFO  : Clearing existing target manager status.
21:49:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:49:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:49:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:49:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:18:49 INFO  : Disconnected from the channel tcfchan#16.
00:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:18:50 INFO  : 'fpga -state' command is executed.
00:18:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:50 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:18:50 INFO  : 'jtag frequency' command is executed.
00:18:50 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:18:51 INFO  : Context for 'APU' is selected.
00:18:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:18:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:51 INFO  : Context for 'APU' is selected.
00:18:51 INFO  : 'stop' command is executed.
00:18:51 INFO  : 'ps7_init' command is executed.
00:18:51 INFO  : 'ps7_post_config' command is executed.
00:18:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:18:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:51 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:51 INFO  : Memory regions updated for context APU
00:18:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:51 INFO  : 'con' command is executed.
00:18:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:18:51 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:19:04 INFO  : Disconnected from the channel tcfchan#17.
00:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:19:05 INFO  : 'fpga -state' command is executed.
00:19:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:19:06 INFO  : 'jtag frequency' command is executed.
00:19:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:19:06 INFO  : Context for 'APU' is selected.
00:19:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:06 INFO  : Context for 'APU' is selected.
00:19:06 INFO  : 'stop' command is executed.
00:19:06 INFO  : 'ps7_init' command is executed.
00:19:06 INFO  : 'ps7_post_config' command is executed.
00:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:06 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:06 INFO  : Memory regions updated for context APU
00:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:06 INFO  : 'con' command is executed.
00:19:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:19:06 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:20:20 INFO  : Disconnected from the channel tcfchan#18.
00:20:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:20:21 INFO  : 'fpga -state' command is executed.
00:20:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:20:22 INFO  : 'jtag frequency' command is executed.
00:20:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:20:22 INFO  : Context for 'APU' is selected.
00:20:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:20:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:20:22 INFO  : Context for 'APU' is selected.
00:20:22 INFO  : 'stop' command is executed.
00:20:22 INFO  : 'ps7_init' command is executed.
00:20:22 INFO  : 'ps7_post_config' command is executed.
00:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:22 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:20:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:22 INFO  : Memory regions updated for context APU
00:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:22 INFO  : 'con' command is executed.
00:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:20:22 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:20:36 INFO  : Disconnected from the channel tcfchan#19.
00:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:20:37 INFO  : 'fpga -state' command is executed.
00:20:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:37 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:20:37 INFO  : 'jtag frequency' command is executed.
00:20:37 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:20:37 INFO  : Context for 'APU' is selected.
00:20:37 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:20:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:20:37 INFO  : Context for 'APU' is selected.
00:20:37 INFO  : 'stop' command is executed.
00:20:37 INFO  : 'ps7_init' command is executed.
00:20:37 INFO  : 'ps7_post_config' command is executed.
00:20:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:20:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:38 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:20:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:20:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:38 INFO  : Memory regions updated for context APU
00:20:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:38 INFO  : 'con' command is executed.
00:20:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:20:38 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:21:36 INFO  : Disconnected from the channel tcfchan#20.
00:21:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:21:37 INFO  : 'fpga -state' command is executed.
00:21:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:38 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:21:38 INFO  : 'jtag frequency' command is executed.
00:21:38 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:21:38 INFO  : Context for 'APU' is selected.
00:21:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:21:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:38 INFO  : Context for 'APU' is selected.
00:21:38 INFO  : 'stop' command is executed.
00:21:38 INFO  : 'ps7_init' command is executed.
00:21:38 INFO  : 'ps7_post_config' command is executed.
00:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:38 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:38 INFO  : Memory regions updated for context APU
00:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:38 INFO  : 'con' command is executed.
00:21:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:21:38 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:21:54 INFO  : Disconnected from the channel tcfchan#21.
00:21:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:21:55 INFO  : 'fpga -state' command is executed.
00:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:55 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:21:55 INFO  : 'jtag frequency' command is executed.
00:21:55 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:21:55 INFO  : Context for 'APU' is selected.
00:21:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:21:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:56 INFO  : Context for 'APU' is selected.
00:21:56 INFO  : 'stop' command is executed.
00:21:56 INFO  : 'ps7_init' command is executed.
00:21:56 INFO  : 'ps7_post_config' command is executed.
00:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:56 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:56 INFO  : Memory regions updated for context APU
00:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:56 INFO  : 'con' command is executed.
00:21:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:21:56 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:23:21 INFO  : Disconnected from the channel tcfchan#22.
00:23:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:23:22 INFO  : 'fpga -state' command is executed.
00:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:23:22 INFO  : 'jtag frequency' command is executed.
00:23:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:22 INFO  : Context for 'APU' is selected.
00:23:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:22 INFO  : Context for 'APU' is selected.
00:23:22 INFO  : 'stop' command is executed.
00:23:23 INFO  : 'ps7_init' command is executed.
00:23:23 INFO  : 'ps7_post_config' command is executed.
00:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:23 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:23 INFO  : Memory regions updated for context APU
00:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:23 INFO  : 'con' command is executed.
00:23:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:23:23 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:23:42 INFO  : Disconnected from the channel tcfchan#23.
00:23:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:23:43 INFO  : 'fpga -state' command is executed.
00:23:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:43 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:23:43 INFO  : 'jtag frequency' command is executed.
00:23:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:43 INFO  : Context for 'APU' is selected.
00:23:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:43 INFO  : Context for 'APU' is selected.
00:23:43 INFO  : 'stop' command is executed.
00:23:43 INFO  : 'ps7_init' command is executed.
00:23:43 INFO  : 'ps7_post_config' command is executed.
00:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:44 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:44 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:44 INFO  : Memory regions updated for context APU
00:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:44 INFO  : 'con' command is executed.
00:23:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:23:44 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:26:26 INFO  : Disconnected from the channel tcfchan#24.
00:26:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:26:27 INFO  : 'fpga -state' command is executed.
00:26:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:26:27 INFO  : 'jtag frequency' command is executed.
00:26:27 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:27 INFO  : Context for 'APU' is selected.
00:26:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:26:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:27 INFO  : Context for 'APU' is selected.
00:26:28 INFO  : 'stop' command is executed.
00:26:28 INFO  : 'ps7_init' command is executed.
00:26:28 INFO  : 'ps7_post_config' command is executed.
00:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:28 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:28 INFO  : Memory regions updated for context APU
00:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:28 INFO  : 'con' command is executed.
00:26:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:26:28 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:26:36 INFO  : Disconnected from the channel tcfchan#25.
00:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:26:37 INFO  : 'fpga -state' command is executed.
00:26:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:37 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:26:37 INFO  : 'jtag frequency' command is executed.
00:26:37 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:37 INFO  : Context for 'APU' is selected.
00:26:37 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:37 INFO  : Context for 'APU' is selected.
00:26:37 INFO  : 'stop' command is executed.
00:26:38 INFO  : 'ps7_init' command is executed.
00:26:38 INFO  : 'ps7_post_config' command is executed.
00:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:38 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:38 INFO  : Memory regions updated for context APU
00:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:38 INFO  : 'con' command is executed.
00:26:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:26:38 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:27:28 INFO  : Disconnected from the channel tcfchan#26.
00:27:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:27:29 INFO  : 'fpga -state' command is executed.
00:27:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:27:29 INFO  : 'jtag frequency' command is executed.
00:27:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:29 INFO  : Context for 'APU' is selected.
00:27:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:27:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:29 INFO  : Context for 'APU' is selected.
00:27:29 INFO  : 'stop' command is executed.
00:27:30 INFO  : 'ps7_init' command is executed.
00:27:30 INFO  : 'ps7_post_config' command is executed.
00:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:30 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:30 INFO  : Memory regions updated for context APU
00:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:30 INFO  : 'con' command is executed.
00:27:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:27:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:29:01 INFO  : Disconnected from the channel tcfchan#27.
00:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:29:02 INFO  : 'fpga -state' command is executed.
00:29:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:03 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:29:03 INFO  : 'jtag frequency' command is executed.
00:29:03 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:03 INFO  : Context for 'APU' is selected.
00:29:03 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:29:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:03 INFO  : Context for 'APU' is selected.
00:29:03 INFO  : 'stop' command is executed.
00:29:03 INFO  : 'ps7_init' command is executed.
00:29:03 INFO  : 'ps7_post_config' command is executed.
00:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:03 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:03 INFO  : Memory regions updated for context APU
00:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:03 INFO  : 'con' command is executed.
00:29:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:29:03 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:29:19 INFO  : Disconnected from the channel tcfchan#28.
00:29:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:29:20 INFO  : 'fpga -state' command is executed.
00:29:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:20 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:29:20 INFO  : 'jtag frequency' command is executed.
00:29:20 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:20 INFO  : Context for 'APU' is selected.
00:29:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:20 INFO  : Context for 'APU' is selected.
00:29:20 INFO  : 'stop' command is executed.
00:29:21 INFO  : 'ps7_init' command is executed.
00:29:21 INFO  : 'ps7_post_config' command is executed.
00:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:21 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:21 INFO  : Memory regions updated for context APU
00:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:21 INFO  : 'con' command is executed.
00:29:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:29:21 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:29:54 INFO  : Disconnected from the channel tcfchan#29.
00:29:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:29:55 INFO  : 'fpga -state' command is executed.
00:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:56 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:29:56 INFO  : 'jtag frequency' command is executed.
00:29:56 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:56 INFO  : Context for 'APU' is selected.
00:29:56 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:29:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:56 INFO  : Context for 'APU' is selected.
00:29:56 INFO  : 'stop' command is executed.
00:29:56 INFO  : 'ps7_init' command is executed.
00:29:56 INFO  : 'ps7_post_config' command is executed.
00:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:56 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:56 INFO  : Memory regions updated for context APU
00:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:57 INFO  : 'con' command is executed.
00:29:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:29:57 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:30:04 INFO  : Disconnected from the channel tcfchan#30.
00:30:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:30:05 INFO  : 'fpga -state' command is executed.
00:30:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:30:05 INFO  : 'jtag frequency' command is executed.
00:30:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:05 INFO  : Context for 'APU' is selected.
00:30:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:05 INFO  : Context for 'APU' is selected.
00:30:05 INFO  : 'stop' command is executed.
00:30:05 INFO  : 'ps7_init' command is executed.
00:30:06 INFO  : 'ps7_post_config' command is executed.
00:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:06 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:06 INFO  : Memory regions updated for context APU
00:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:06 INFO  : 'con' command is executed.
00:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:30:06 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:31:37 INFO  : Disconnected from the channel tcfchan#31.
00:31:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:31:39 INFO  : 'fpga -state' command is executed.
00:31:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:31:39 INFO  : 'jtag frequency' command is executed.
00:31:39 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:39 INFO  : Context for 'APU' is selected.
00:31:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:31:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:39 INFO  : Context for 'APU' is selected.
00:31:39 INFO  : 'stop' command is executed.
00:31:39 INFO  : 'ps7_init' command is executed.
00:31:39 INFO  : 'ps7_post_config' command is executed.
00:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:39 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:40 INFO  : Memory regions updated for context APU
00:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:40 INFO  : 'con' command is executed.
00:31:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:31:40 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:31:48 INFO  : Disconnected from the channel tcfchan#32.
00:31:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:31:49 INFO  : 'fpga -state' command is executed.
00:31:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:49 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:31:49 INFO  : 'jtag frequency' command is executed.
00:31:49 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:49 INFO  : Context for 'APU' is selected.
00:31:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:31:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:49 INFO  : Context for 'APU' is selected.
00:31:49 INFO  : 'stop' command is executed.
00:31:49 INFO  : 'ps7_init' command is executed.
00:31:49 INFO  : 'ps7_post_config' command is executed.
00:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:50 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:50 INFO  : Memory regions updated for context APU
00:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:50 INFO  : 'con' command is executed.
00:31:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:31:50 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:32:14 INFO  : Disconnected from the channel tcfchan#33.
00:32:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:32:15 INFO  : 'fpga -state' command is executed.
00:32:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:15 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:32:15 INFO  : 'jtag frequency' command is executed.
00:32:15 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:15 INFO  : Context for 'APU' is selected.
00:32:15 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:32:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:16 INFO  : Context for 'APU' is selected.
00:32:16 INFO  : 'stop' command is executed.
00:32:16 INFO  : 'ps7_init' command is executed.
00:32:16 INFO  : 'ps7_post_config' command is executed.
00:32:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:32:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:16 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:16 INFO  : Memory regions updated for context APU
00:32:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:16 INFO  : 'con' command is executed.
00:32:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:32:16 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:34:22 INFO  : Disconnected from the channel tcfchan#34.
00:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:34:23 INFO  : 'fpga -state' command is executed.
00:34:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:24 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:34:24 INFO  : 'jtag frequency' command is executed.
00:34:24 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:24 INFO  : Context for 'APU' is selected.
00:34:24 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:34:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:24 INFO  : Context for 'APU' is selected.
00:34:24 INFO  : 'stop' command is executed.
00:34:24 INFO  : 'ps7_init' command is executed.
00:34:24 INFO  : 'ps7_post_config' command is executed.
00:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:24 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:24 INFO  : Memory regions updated for context APU
00:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:24 INFO  : 'con' command is executed.
00:34:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:34:24 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:36:56 INFO  : Disconnected from the channel tcfchan#35.
00:36:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:36:57 INFO  : 'fpga -state' command is executed.
00:36:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:36:57 INFO  : 'jtag frequency' command is executed.
00:36:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:58 INFO  : Context for 'APU' is selected.
00:36:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:36:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:58 INFO  : Context for 'APU' is selected.
00:36:58 INFO  : 'stop' command is executed.
00:36:58 INFO  : 'ps7_init' command is executed.
00:36:58 INFO  : 'ps7_post_config' command is executed.
00:36:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:36:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:58 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:58 INFO  : Memory regions updated for context APU
00:36:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:58 INFO  : 'con' command is executed.
00:36:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:36:58 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:37:07 INFO  : Disconnected from the channel tcfchan#36.
00:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:37:08 INFO  : 'fpga -state' command is executed.
00:37:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:09 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:37:09 INFO  : 'jtag frequency' command is executed.
00:37:09 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:37:09 INFO  : Context for 'APU' is selected.
00:37:09 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:37:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:09 INFO  : Context for 'APU' is selected.
00:37:09 INFO  : 'stop' command is executed.
00:37:09 INFO  : 'ps7_init' command is executed.
00:37:09 INFO  : 'ps7_post_config' command is executed.
00:37:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:37:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:09 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:09 INFO  : Memory regions updated for context APU
00:37:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:09 INFO  : 'con' command is executed.
00:37:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:37:09 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:37:44 INFO  : Disconnected from the channel tcfchan#37.
00:37:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:37:45 INFO  : 'fpga -state' command is executed.
00:37:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:45 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:37:45 INFO  : 'jtag frequency' command is executed.
00:37:45 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:37:45 INFO  : Context for 'APU' is selected.
00:37:45 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:37:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:45 INFO  : Context for 'APU' is selected.
00:37:45 INFO  : 'stop' command is executed.
00:37:45 INFO  : 'ps7_init' command is executed.
00:37:45 INFO  : 'ps7_post_config' command is executed.
00:37:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:46 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:46 INFO  : Memory regions updated for context APU
00:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:46 INFO  : 'con' command is executed.
00:37:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:37:46 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:37:51 INFO  : Disconnected from the channel tcfchan#38.
00:37:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:37:52 INFO  : 'fpga -state' command is executed.
00:37:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:37:52 INFO  : 'jtag frequency' command is executed.
00:37:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:37:52 INFO  : Context for 'APU' is selected.
00:37:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:37:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:52 INFO  : Context for 'APU' is selected.
00:37:52 INFO  : 'stop' command is executed.
00:37:52 INFO  : 'ps7_init' command is executed.
00:37:52 INFO  : 'ps7_post_config' command is executed.
00:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:53 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:53 INFO  : Memory regions updated for context APU
00:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:53 INFO  : 'con' command is executed.
00:37:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:37:53 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:38:05 INFO  : Disconnected from the channel tcfchan#39.
00:38:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:38:06 INFO  : 'fpga -state' command is executed.
00:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:38:07 INFO  : 'jtag frequency' command is executed.
00:38:07 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:07 INFO  : Context for 'APU' is selected.
00:38:07 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:38:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:07 INFO  : Context for 'APU' is selected.
00:38:07 INFO  : 'stop' command is executed.
00:38:07 INFO  : 'ps7_init' command is executed.
00:38:07 INFO  : 'ps7_post_config' command is executed.
00:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:07 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:08 INFO  : Memory regions updated for context APU
00:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:08 INFO  : 'con' command is executed.
00:38:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:38:08 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:40:15 INFO  : Disconnected from the channel tcfchan#40.
00:40:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:40:16 INFO  : 'fpga -state' command is executed.
00:40:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:16 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:40:16 INFO  : 'jtag frequency' command is executed.
00:40:16 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:40:16 INFO  : Context for 'APU' is selected.
00:40:16 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:40:16 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:16 INFO  : Context for 'APU' is selected.
00:40:16 INFO  : 'stop' command is executed.
00:40:16 INFO  : 'ps7_init' command is executed.
00:40:16 INFO  : 'ps7_post_config' command is executed.
00:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:17 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:40:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:17 INFO  : Memory regions updated for context APU
00:40:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:17 INFO  : 'con' command is executed.
00:40:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:40:17 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:40:37 INFO  : Disconnected from the channel tcfchan#41.
00:40:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:40:38 INFO  : 'fpga -state' command is executed.
00:40:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:38 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:40:38 INFO  : 'jtag frequency' command is executed.
00:40:38 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:40:38 INFO  : Context for 'APU' is selected.
00:40:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:40:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:38 INFO  : Context for 'APU' is selected.
00:40:38 INFO  : 'stop' command is executed.
00:40:39 INFO  : 'ps7_init' command is executed.
00:40:39 INFO  : 'ps7_post_config' command is executed.
00:40:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:40:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:39 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:40:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:39 INFO  : Memory regions updated for context APU
00:40:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:39 INFO  : 'con' command is executed.
00:40:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:40:39 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:41:18 INFO  : Disconnected from the channel tcfchan#42.
00:41:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:41:19 INFO  : 'fpga -state' command is executed.
00:41:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:19 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:41:19 INFO  : 'jtag frequency' command is executed.
00:41:19 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:20 INFO  : Context for 'APU' is selected.
00:41:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:41:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:20 INFO  : Context for 'APU' is selected.
00:41:20 INFO  : 'stop' command is executed.
00:41:20 INFO  : 'ps7_init' command is executed.
00:41:20 INFO  : 'ps7_post_config' command is executed.
00:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:20 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:20 INFO  : Memory regions updated for context APU
00:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:20 INFO  : 'con' command is executed.
00:41:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:41:20 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:41:38 INFO  : Disconnected from the channel tcfchan#43.
00:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:41:39 INFO  : 'fpga -state' command is executed.
00:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:41:40 INFO  : 'jtag frequency' command is executed.
00:41:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:40 INFO  : Context for 'APU' is selected.
00:41:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:41:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:40 INFO  : Context for 'APU' is selected.
00:41:40 INFO  : 'stop' command is executed.
00:41:40 INFO  : 'ps7_init' command is executed.
00:41:40 INFO  : 'ps7_post_config' command is executed.
00:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:40 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:40 INFO  : Memory regions updated for context APU
00:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:40 INFO  : 'con' command is executed.
00:41:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:41:40 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:41:46 INFO  : Disconnected from the channel tcfchan#44.
00:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:41:47 INFO  : 'fpga -state' command is executed.
00:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:47 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:41:47 INFO  : 'jtag frequency' command is executed.
00:41:47 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:47 INFO  : Context for 'APU' is selected.
00:41:47 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:41:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:47 INFO  : Context for 'APU' is selected.
00:41:47 INFO  : 'stop' command is executed.
00:41:48 INFO  : 'ps7_init' command is executed.
00:41:48 INFO  : 'ps7_post_config' command is executed.
00:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:48 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:48 INFO  : Memory regions updated for context APU
00:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:48 INFO  : 'con' command is executed.
00:41:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:41:48 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:43:11 INFO  : Disconnected from the channel tcfchan#45.
00:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:43:12 INFO  : 'fpga -state' command is executed.
00:43:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:12 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:43:12 INFO  : 'jtag frequency' command is executed.
00:43:12 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:12 INFO  : Context for 'APU' is selected.
00:43:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:43:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:12 INFO  : Context for 'APU' is selected.
00:43:12 INFO  : 'stop' command is executed.
00:43:13 INFO  : 'ps7_init' command is executed.
00:43:13 INFO  : 'ps7_post_config' command is executed.
00:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:13 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:13 INFO  : Memory regions updated for context APU
00:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:13 INFO  : 'con' command is executed.
00:43:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:43:13 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:43:35 INFO  : Disconnected from the channel tcfchan#46.
00:43:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:43:36 INFO  : 'fpga -state' command is executed.
00:43:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:36 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:43:36 INFO  : 'jtag frequency' command is executed.
00:43:36 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:36 INFO  : Context for 'APU' is selected.
00:43:36 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:43:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:36 INFO  : Context for 'APU' is selected.
00:43:36 INFO  : 'stop' command is executed.
00:43:37 INFO  : 'ps7_init' command is executed.
00:43:37 INFO  : 'ps7_post_config' command is executed.
00:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:37 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:37 INFO  : Memory regions updated for context APU
00:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:37 INFO  : 'con' command is executed.
00:43:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:43:37 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:44:40 INFO  : Disconnected from the channel tcfchan#47.
00:44:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:44:41 INFO  : 'fpga -state' command is executed.
00:44:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:42 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:44:42 INFO  : 'jtag frequency' command is executed.
00:44:42 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:42 INFO  : Context for 'APU' is selected.
00:44:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:42 INFO  : Context for 'APU' is selected.
00:44:42 INFO  : 'stop' command is executed.
00:44:42 INFO  : 'ps7_init' command is executed.
00:44:42 INFO  : 'ps7_post_config' command is executed.
00:44:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:42 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:42 INFO  : Memory regions updated for context APU
00:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:43 INFO  : 'con' command is executed.
00:44:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:44:43 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:44:49 INFO  : Disconnected from the channel tcfchan#48.
00:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:44:51 INFO  : 'fpga -state' command is executed.
00:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:44:51 INFO  : 'jtag frequency' command is executed.
00:44:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:51 INFO  : Context for 'APU' is selected.
00:44:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:51 INFO  : Context for 'APU' is selected.
00:44:51 INFO  : 'stop' command is executed.
00:44:51 INFO  : 'ps7_init' command is executed.
00:44:51 INFO  : 'ps7_post_config' command is executed.
00:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:51 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:52 INFO  : Memory regions updated for context APU
00:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:52 INFO  : 'con' command is executed.
00:44:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:44:52 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:45:06 INFO  : Disconnected from the channel tcfchan#49.
00:45:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:45:07 INFO  : 'fpga -state' command is executed.
00:45:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:45:08 INFO  : 'jtag frequency' command is executed.
00:45:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:45:08 INFO  : Context for 'APU' is selected.
00:45:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:45:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:08 INFO  : Context for 'APU' is selected.
00:45:08 INFO  : 'stop' command is executed.
00:45:08 INFO  : 'ps7_init' command is executed.
00:45:08 INFO  : 'ps7_post_config' command is executed.
00:45:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:45:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:08 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:08 INFO  : Memory regions updated for context APU
00:45:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:08 INFO  : 'con' command is executed.
00:45:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:45:08 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:46:34 INFO  : Disconnected from the channel tcfchan#50.
00:46:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:46:35 INFO  : 'fpga -state' command is executed.
00:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:46:35 INFO  : 'jtag frequency' command is executed.
00:46:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:46:35 INFO  : Context for 'APU' is selected.
00:46:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:46:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:35 INFO  : Context for 'APU' is selected.
00:46:35 INFO  : 'stop' command is executed.
00:46:36 INFO  : 'ps7_init' command is executed.
00:46:36 INFO  : 'ps7_post_config' command is executed.
00:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:36 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:36 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:36 INFO  : Memory regions updated for context APU
00:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:36 INFO  : 'con' command is executed.
00:46:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:46:36 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:47:00 INFO  : Disconnected from the channel tcfchan#51.
00:47:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:47:01 INFO  : 'fpga -state' command is executed.
00:47:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:02 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:47:02 INFO  : 'jtag frequency' command is executed.
00:47:02 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:47:02 INFO  : Context for 'APU' is selected.
00:47:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:47:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:02 INFO  : Context for 'APU' is selected.
00:47:02 INFO  : 'stop' command is executed.
00:47:02 INFO  : 'ps7_init' command is executed.
00:47:02 INFO  : 'ps7_post_config' command is executed.
00:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:02 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:47:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:47:02 INFO  : Memory regions updated for context APU
00:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:03 INFO  : 'con' command is executed.
00:47:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:47:03 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:48:06 INFO  : Disconnected from the channel tcfchan#52.
00:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:48:07 INFO  : 'fpga -state' command is executed.
00:48:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:48:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:48:08 INFO  : 'jtag frequency' command is executed.
00:48:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:48:08 INFO  : Context for 'APU' is selected.
00:48:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:48:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:48:08 INFO  : Context for 'APU' is selected.
00:48:08 INFO  : 'stop' command is executed.
00:48:08 INFO  : 'ps7_init' command is executed.
00:48:08 INFO  : 'ps7_post_config' command is executed.
00:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:08 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:48:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:48:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:48:08 INFO  : Memory regions updated for context APU
00:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:08 INFO  : 'con' command is executed.
00:48:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:48:08 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:48:29 INFO  : Disconnected from the channel tcfchan#53.
00:48:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:48:30 INFO  : 'fpga -state' command is executed.
00:48:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:48:30 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:48:30 INFO  : 'jtag frequency' command is executed.
00:48:30 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:48:30 INFO  : Context for 'APU' is selected.
00:48:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:48:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:48:30 INFO  : Context for 'APU' is selected.
00:48:30 INFO  : 'stop' command is executed.
00:48:31 INFO  : 'ps7_init' command is executed.
00:48:31 INFO  : 'ps7_post_config' command is executed.
00:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:31 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:48:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:48:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:48:31 INFO  : Memory regions updated for context APU
00:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:31 INFO  : 'con' command is executed.
00:48:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:48:31 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:51:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:51:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:52:07 INFO  : Disconnected from the channel tcfchan#54.
00:52:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:52:08 INFO  : 'fpga -state' command is executed.
00:52:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:52:08 INFO  : 'jtag frequency' command is executed.
00:52:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:08 INFO  : Context for 'APU' is selected.
00:52:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:52:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:08 INFO  : Context for 'APU' is selected.
00:52:08 INFO  : 'stop' command is executed.
00:52:09 INFO  : 'ps7_init' command is executed.
00:52:09 INFO  : 'ps7_post_config' command is executed.
00:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:09 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:09 INFO  : Memory regions updated for context APU
00:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:09 INFO  : 'con' command is executed.
00:52:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:52:09 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:52:34 INFO  : Disconnected from the channel tcfchan#55.
00:52:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:52:35 INFO  : 'fpga -state' command is executed.
00:52:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:52:35 INFO  : 'jtag frequency' command is executed.
00:52:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:35 INFO  : Context for 'APU' is selected.
00:52:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:52:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:35 INFO  : Context for 'APU' is selected.
00:52:35 INFO  : 'stop' command is executed.
00:52:35 INFO  : 'ps7_init' command is executed.
00:52:35 INFO  : 'ps7_post_config' command is executed.
00:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:36 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:36 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:36 INFO  : Memory regions updated for context APU
00:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:36 INFO  : 'con' command is executed.
00:52:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:52:36 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:52:52 INFO  : Disconnected from the channel tcfchan#56.
00:52:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:52:53 INFO  : 'fpga -state' command is executed.
00:52:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:53 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:52:53 INFO  : 'jtag frequency' command is executed.
00:52:53 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:53 INFO  : Context for 'APU' is selected.
00:52:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:52:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:53 INFO  : Context for 'APU' is selected.
00:52:53 INFO  : 'stop' command is executed.
00:52:54 INFO  : 'ps7_init' command is executed.
00:52:54 INFO  : 'ps7_post_config' command is executed.
00:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:54 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:54 INFO  : Memory regions updated for context APU
00:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:54 INFO  : 'con' command is executed.
00:52:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:52:54 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:54:27 INFO  : Disconnected from the channel tcfchan#57.
00:54:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:54:28 INFO  : 'fpga -state' command is executed.
00:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:54:29 INFO  : 'jtag frequency' command is executed.
00:54:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:54:29 INFO  : Context for 'APU' is selected.
00:54:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:54:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:29 INFO  : Context for 'APU' is selected.
00:54:29 INFO  : 'stop' command is executed.
00:54:29 INFO  : 'ps7_init' command is executed.
00:54:29 INFO  : 'ps7_post_config' command is executed.
00:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:29 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:54:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:29 INFO  : Memory regions updated for context APU
00:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:29 INFO  : 'con' command is executed.
00:54:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:54:29 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
00:55:11 INFO  : Disconnected from the channel tcfchan#58.
00:55:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:55:12 INFO  : 'fpga -state' command is executed.
00:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:12 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:55:12 INFO  : 'jtag frequency' command is executed.
00:55:12 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:55:12 INFO  : Context for 'APU' is selected.
00:55:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:55:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:12 INFO  : Context for 'APU' is selected.
00:55:12 INFO  : 'stop' command is executed.
00:55:13 INFO  : 'ps7_init' command is executed.
00:55:13 INFO  : 'ps7_post_config' command is executed.
00:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:13 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:13 INFO  : Memory regions updated for context APU
00:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:13 INFO  : 'con' command is executed.
00:55:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:55:13 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
01:05:51 INFO  : Disconnected from the channel tcfchan#59.
01:05:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:05:52 INFO  : 'fpga -state' command is executed.
01:05:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:05:52 INFO  : 'jtag frequency' command is executed.
01:05:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:05:52 INFO  : Context for 'APU' is selected.
01:05:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:52 INFO  : Context for 'APU' is selected.
01:05:52 INFO  : 'stop' command is executed.
01:05:52 INFO  : 'ps7_init' command is executed.
01:05:52 INFO  : 'ps7_post_config' command is executed.
01:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:53 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:53 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:53 INFO  : Memory regions updated for context APU
01:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:53 INFO  : 'con' command is executed.
01:05:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:05:53 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
01:06:23 INFO  : Disconnected from the channel tcfchan#60.
01:06:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:06:25 INFO  : 'fpga -state' command is executed.
01:06:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:25 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:06:25 INFO  : 'jtag frequency' command is executed.
01:06:25 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:06:25 INFO  : Context for 'APU' is selected.
01:06:25 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:06:25 INFO  : 'configparams force-mem-access 1' command is executed.
01:06:25 INFO  : Context for 'APU' is selected.
01:06:25 INFO  : 'stop' command is executed.
01:06:25 INFO  : 'ps7_init' command is executed.
01:06:25 INFO  : 'ps7_post_config' command is executed.
01:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:26 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:06:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:06:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:06:26 INFO  : Memory regions updated for context APU
01:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:26 INFO  : 'con' command is executed.
01:06:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:06:26 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
01:06:56 INFO  : Disconnected from the channel tcfchan#61.
01:06:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:06:57 INFO  : 'fpga -state' command is executed.
01:06:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:06:57 INFO  : 'jtag frequency' command is executed.
01:06:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:06:57 INFO  : Context for 'APU' is selected.
01:06:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:06:58 INFO  : 'configparams force-mem-access 1' command is executed.
01:06:58 INFO  : Context for 'APU' is selected.
01:06:58 INFO  : 'stop' command is executed.
01:06:58 INFO  : 'ps7_init' command is executed.
01:06:58 INFO  : 'ps7_post_config' command is executed.
01:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:58 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:06:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:06:58 INFO  : Memory regions updated for context APU
01:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:58 INFO  : 'con' command is executed.
01:06:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:06:58 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
01:07:19 INFO  : Disconnected from the channel tcfchan#62.
01:07:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:07:20 INFO  : 'fpga -state' command is executed.
01:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:20 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:07:20 INFO  : 'jtag frequency' command is executed.
01:07:20 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:07:20 INFO  : Context for 'APU' is selected.
01:07:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:20 INFO  : Context for 'APU' is selected.
01:07:20 INFO  : 'stop' command is executed.
01:07:20 INFO  : 'ps7_init' command is executed.
01:07:20 INFO  : 'ps7_post_config' command is executed.
01:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:21 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:21 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:21 INFO  : Memory regions updated for context APU
01:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:21 INFO  : 'con' command is executed.
01:07:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:07:21 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
01:07:33 INFO  : Disconnected from the channel tcfchan#63.
01:07:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:07:35 INFO  : 'fpga -state' command is executed.
01:07:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:07:35 INFO  : 'jtag frequency' command is executed.
01:07:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:07:35 INFO  : Context for 'APU' is selected.
01:07:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:07:35 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:35 INFO  : Context for 'APU' is selected.
01:07:35 INFO  : 'stop' command is executed.
01:07:35 INFO  : 'ps7_init' command is executed.
01:07:35 INFO  : 'ps7_post_config' command is executed.
01:07:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:07:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:36 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:36 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:36 INFO  : Memory regions updated for context APU
01:07:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:36 INFO  : 'con' command is executed.
01:07:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:07:36 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:33:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547375578046,  Project:1547357651627
02:33:36 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:33:43 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
02:33:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:33:46 INFO  : Clearing existing target manager status.
02:33:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:33:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:33:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:33:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:33:50 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
02:34:39 INFO  : Disconnected from the channel tcfchan#64.
02:34:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:34:40 INFO  : 'fpga -state' command is executed.
02:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:41 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:34:41 INFO  : 'jtag frequency' command is executed.
02:34:41 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:34:41 INFO  : Context for 'APU' is selected.
02:34:41 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:34:41 INFO  : 'configparams force-mem-access 1' command is executed.
02:34:41 INFO  : Context for 'APU' is selected.
02:34:41 INFO  : 'stop' command is executed.
02:34:41 INFO  : 'ps7_init' command is executed.
02:34:41 INFO  : 'ps7_post_config' command is executed.
02:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:41 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:34:41 INFO  : 'configparams force-mem-access 0' command is executed.
02:34:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:34:41 INFO  : Memory regions updated for context APU
02:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:41 INFO  : 'con' command is executed.
02:34:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:34:41 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:34:54 INFO  : Disconnected from the channel tcfchan#65.
02:34:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:34:55 INFO  : 'fpga -state' command is executed.
02:34:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:55 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:34:55 INFO  : 'jtag frequency' command is executed.
02:34:55 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:34:55 INFO  : Context for 'APU' is selected.
02:34:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:34:55 INFO  : 'configparams force-mem-access 1' command is executed.
02:34:55 INFO  : Context for 'APU' is selected.
02:34:55 INFO  : 'stop' command is executed.
02:34:56 INFO  : 'ps7_init' command is executed.
02:34:56 INFO  : 'ps7_post_config' command is executed.
02:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:56 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:34:56 INFO  : 'configparams force-mem-access 0' command is executed.
02:34:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:34:56 INFO  : Memory regions updated for context APU
02:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:56 INFO  : 'con' command is executed.
02:34:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:34:56 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:35:05 INFO  : Disconnected from the channel tcfchan#66.
02:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:35:06 INFO  : 'fpga -state' command is executed.
02:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:35:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:35:06 INFO  : 'jtag frequency' command is executed.
02:35:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:35:06 INFO  : Context for 'APU' is selected.
02:35:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:35:06 INFO  : 'configparams force-mem-access 1' command is executed.
02:35:06 INFO  : Context for 'APU' is selected.
02:35:06 INFO  : 'stop' command is executed.
02:35:07 INFO  : 'ps7_init' command is executed.
02:35:07 INFO  : 'ps7_post_config' command is executed.
02:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:07 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:35:07 INFO  : 'configparams force-mem-access 0' command is executed.
02:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:35:07 INFO  : Memory regions updated for context APU
02:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:07 INFO  : 'con' command is executed.
02:35:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:35:07 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:37:02 INFO  : Disconnected from the channel tcfchan#67.
02:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:37:03 INFO  : 'fpga -state' command is executed.
02:37:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:37:03 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:37:03 INFO  : 'jtag frequency' command is executed.
02:37:03 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:37:03 INFO  : Context for 'APU' is selected.
02:37:03 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:37:03 INFO  : 'configparams force-mem-access 1' command is executed.
02:37:03 INFO  : Context for 'APU' is selected.
02:37:03 INFO  : 'stop' command is executed.
02:37:03 INFO  : 'ps7_init' command is executed.
02:37:03 INFO  : 'ps7_post_config' command is executed.
02:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:04 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:37:04 INFO  : 'configparams force-mem-access 0' command is executed.
02:37:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:37:04 INFO  : Memory regions updated for context APU
02:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:04 INFO  : 'con' command is executed.
02:37:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:37:04 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:37:44 INFO  : Disconnected from the channel tcfchan#68.
02:37:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:37:45 INFO  : 'fpga -state' command is executed.
02:37:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:37:46 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:37:46 INFO  : 'jtag frequency' command is executed.
02:37:46 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:37:46 INFO  : Context for 'APU' is selected.
02:37:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:37:46 INFO  : 'configparams force-mem-access 1' command is executed.
02:37:46 INFO  : Context for 'APU' is selected.
02:37:46 INFO  : 'stop' command is executed.
02:37:46 INFO  : 'ps7_init' command is executed.
02:37:46 INFO  : 'ps7_post_config' command is executed.
02:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:46 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:37:46 INFO  : 'configparams force-mem-access 0' command is executed.
02:37:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:37:46 INFO  : Memory regions updated for context APU
02:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:47 INFO  : 'con' command is executed.
02:37:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:37:47 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:43:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547376175288,  Project:1547375578046
02:43:14 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:43:16 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
02:43:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:43:20 INFO  : Clearing existing target manager status.
02:43:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:43:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:43:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:43:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:43:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
02:43:38 INFO  : Disconnected from the channel tcfchan#69.
02:43:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:43:39 INFO  : 'fpga -state' command is executed.
02:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:43:40 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:43:40 INFO  : 'jtag frequency' command is executed.
02:43:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:43:40 INFO  : Context for 'APU' is selected.
02:43:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:43:40 INFO  : 'configparams force-mem-access 1' command is executed.
02:43:40 INFO  : Context for 'APU' is selected.
02:43:40 INFO  : 'stop' command is executed.
02:43:40 INFO  : 'ps7_init' command is executed.
02:43:40 INFO  : 'ps7_post_config' command is executed.
02:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:40 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:43:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:43:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:43:40 INFO  : Memory regions updated for context APU
02:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:41 INFO  : 'con' command is executed.
02:43:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:43:41 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:44:42 INFO  : Disconnected from the channel tcfchan#70.
02:44:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:44:43 INFO  : 'fpga -state' command is executed.
02:44:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:44:43 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:44:43 INFO  : 'jtag frequency' command is executed.
02:44:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:44:43 INFO  : Context for 'APU' is selected.
02:44:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:44:43 INFO  : 'configparams force-mem-access 1' command is executed.
02:44:43 INFO  : Context for 'APU' is selected.
02:44:43 INFO  : 'stop' command is executed.
02:44:43 INFO  : 'ps7_init' command is executed.
02:44:43 INFO  : 'ps7_post_config' command is executed.
02:44:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:44:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:44:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:44:44 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:44:44 INFO  : 'configparams force-mem-access 0' command is executed.
02:44:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:44:44 INFO  : Memory regions updated for context APU
02:44:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:44:44 INFO  : 'con' command is executed.
02:44:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:44:44 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:45:11 INFO  : Disconnected from the channel tcfchan#71.
02:45:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:45:12 INFO  : 'fpga -state' command is executed.
02:45:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:12 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:45:12 INFO  : 'jtag frequency' command is executed.
02:45:12 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:45:12 INFO  : Context for 'APU' is selected.
02:45:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:45:12 INFO  : 'configparams force-mem-access 1' command is executed.
02:45:12 INFO  : Context for 'APU' is selected.
02:45:12 INFO  : 'stop' command is executed.
02:45:12 INFO  : 'ps7_init' command is executed.
02:45:12 INFO  : 'ps7_post_config' command is executed.
02:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:13 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:45:13 INFO  : 'configparams force-mem-access 0' command is executed.
02:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:45:13 INFO  : Memory regions updated for context APU
02:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:13 INFO  : 'con' command is executed.
02:45:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:45:13 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:45:30 INFO  : Disconnected from the channel tcfchan#72.
02:45:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:45:31 INFO  : 'fpga -state' command is executed.
02:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:32 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:45:32 INFO  : 'jtag frequency' command is executed.
02:45:32 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:45:32 INFO  : Context for 'APU' is selected.
02:45:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:45:32 INFO  : 'configparams force-mem-access 1' command is executed.
02:45:32 INFO  : Context for 'APU' is selected.
02:45:32 INFO  : 'stop' command is executed.
02:45:32 INFO  : 'ps7_init' command is executed.
02:45:32 INFO  : 'ps7_post_config' command is executed.
02:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:32 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:45:32 INFO  : 'configparams force-mem-access 0' command is executed.
02:45:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:45:32 INFO  : Memory regions updated for context APU
02:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:32 INFO  : 'con' command is executed.
02:45:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:45:32 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:45:56 INFO  : Disconnected from the channel tcfchan#73.
02:45:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:45:57 INFO  : 'fpga -state' command is executed.
02:45:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:58 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:45:58 INFO  : 'jtag frequency' command is executed.
02:45:58 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:45:58 INFO  : Context for 'APU' is selected.
02:45:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:45:58 INFO  : 'configparams force-mem-access 1' command is executed.
02:45:58 INFO  : Context for 'APU' is selected.
02:45:58 INFO  : 'stop' command is executed.
02:45:58 INFO  : 'ps7_init' command is executed.
02:45:58 INFO  : 'ps7_post_config' command is executed.
02:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:58 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:45:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:45:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:45:58 INFO  : Memory regions updated for context APU
02:45:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:59 INFO  : 'con' command is executed.
02:45:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:45:59 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:47:04 INFO  : Disconnected from the channel tcfchan#74.
02:47:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:47:06 INFO  : 'fpga -state' command is executed.
02:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:47:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:47:06 INFO  : 'jtag frequency' command is executed.
02:47:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:47:06 INFO  : Context for 'APU' is selected.
02:47:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:47:06 INFO  : 'configparams force-mem-access 1' command is executed.
02:47:06 INFO  : Context for 'APU' is selected.
02:47:06 INFO  : 'stop' command is executed.
02:47:06 INFO  : 'ps7_init' command is executed.
02:47:06 INFO  : 'ps7_post_config' command is executed.
02:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:07 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:47:07 INFO  : 'configparams force-mem-access 0' command is executed.
02:47:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:47:07 INFO  : Memory regions updated for context APU
02:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:07 INFO  : 'con' command is executed.
02:47:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:47:07 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:48:32 INFO  : Disconnected from the channel tcfchan#75.
02:48:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:48:33 INFO  : 'fpga -state' command is executed.
02:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:48:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:48:34 INFO  : 'jtag frequency' command is executed.
02:48:34 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:48:34 INFO  : Context for 'APU' is selected.
02:48:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:48:34 INFO  : 'configparams force-mem-access 1' command is executed.
02:48:34 INFO  : Context for 'APU' is selected.
02:48:34 INFO  : 'stop' command is executed.
02:48:34 INFO  : 'ps7_init' command is executed.
02:48:34 INFO  : 'ps7_post_config' command is executed.
02:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:48:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:48:34 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:48:34 INFO  : 'configparams force-mem-access 0' command is executed.
02:48:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:48:34 INFO  : Memory regions updated for context APU
02:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:48:34 INFO  : 'con' command is executed.
02:48:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:48:34 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:49:27 INFO  : Disconnected from the channel tcfchan#76.
02:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:49:28 INFO  : 'fpga -state' command is executed.
02:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:49:28 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:49:28 INFO  : 'jtag frequency' command is executed.
02:49:28 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:49:28 INFO  : Context for 'APU' is selected.
02:49:28 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:49:28 INFO  : 'configparams force-mem-access 1' command is executed.
02:49:29 INFO  : Context for 'APU' is selected.
02:49:29 INFO  : 'stop' command is executed.
02:49:29 INFO  : 'ps7_init' command is executed.
02:49:29 INFO  : 'ps7_post_config' command is executed.
02:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:49:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:49:29 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:49:29 INFO  : 'configparams force-mem-access 0' command is executed.
02:49:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:49:29 INFO  : Memory regions updated for context APU
02:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:49:29 INFO  : 'con' command is executed.
02:49:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:49:29 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:51:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:51:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:51:11 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
02:51:55 INFO  : Disconnected from the channel tcfchan#77.
02:51:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:51:56 INFO  : 'fpga -state' command is executed.
02:51:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:51:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:51:57 INFO  : 'jtag frequency' command is executed.
02:51:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:51:57 INFO  : Context for 'APU' is selected.
02:51:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:51:57 INFO  : 'configparams force-mem-access 1' command is executed.
02:51:57 INFO  : Context for 'APU' is selected.
02:51:57 INFO  : 'stop' command is executed.
02:51:57 INFO  : 'ps7_init' command is executed.
02:51:57 INFO  : 'ps7_post_config' command is executed.
02:51:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:51:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:57 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:51:57 INFO  : 'configparams force-mem-access 0' command is executed.
02:51:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:51:57 INFO  : Memory regions updated for context APU
02:51:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:57 INFO  : 'con' command is executed.
02:51:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:51:57 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:52:14 INFO  : Disconnected from the channel tcfchan#78.
02:52:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:52:15 INFO  : 'fpga -state' command is executed.
02:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:52:15 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:52:15 INFO  : 'jtag frequency' command is executed.
02:52:15 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:52:15 INFO  : Context for 'APU' is selected.
02:52:15 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:52:15 INFO  : 'configparams force-mem-access 1' command is executed.
02:52:15 INFO  : Context for 'APU' is selected.
02:52:16 INFO  : 'stop' command is executed.
02:52:16 INFO  : 'ps7_init' command is executed.
02:52:16 INFO  : 'ps7_post_config' command is executed.
02:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:16 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:52:16 INFO  : 'configparams force-mem-access 0' command is executed.
02:52:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:52:16 INFO  : Memory regions updated for context APU
02:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:16 INFO  : 'con' command is executed.
02:52:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:52:16 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:52:26 INFO  : Disconnected from the channel tcfchan#79.
02:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:52:27 INFO  : 'fpga -state' command is executed.
02:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:52:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:52:27 INFO  : 'jtag frequency' command is executed.
02:52:27 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:52:27 INFO  : Context for 'APU' is selected.
02:52:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
02:52:27 INFO  : Context for 'APU' is selected.
02:52:27 INFO  : 'stop' command is executed.
02:52:27 INFO  : 'ps7_init' command is executed.
02:52:27 INFO  : 'ps7_post_config' command is executed.
02:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:28 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
02:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:52:28 INFO  : Memory regions updated for context APU
02:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:28 INFO  : 'con' command is executed.
02:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:52:28 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:53:08 INFO  : Disconnected from the channel tcfchan#80.
02:53:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:53:09 INFO  : 'fpga -state' command is executed.
02:53:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:53:10 INFO  : 'jtag frequency' command is executed.
02:53:10 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:53:10 INFO  : Context for 'APU' is selected.
02:53:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:53:10 INFO  : 'configparams force-mem-access 1' command is executed.
02:53:10 INFO  : Context for 'APU' is selected.
02:53:10 INFO  : 'stop' command is executed.
02:53:10 INFO  : 'ps7_init' command is executed.
02:53:10 INFO  : 'ps7_post_config' command is executed.
02:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:10 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:53:10 INFO  : 'configparams force-mem-access 0' command is executed.
02:53:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:53:10 INFO  : Memory regions updated for context APU
02:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:10 INFO  : 'con' command is executed.
02:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:53:10 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:53:53 INFO  : Disconnected from the channel tcfchan#81.
02:53:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:53:54 INFO  : 'fpga -state' command is executed.
02:53:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:54 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:53:54 INFO  : 'jtag frequency' command is executed.
02:53:54 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:53:54 INFO  : Context for 'APU' is selected.
02:53:54 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:53:54 INFO  : 'configparams force-mem-access 1' command is executed.
02:53:54 INFO  : Context for 'APU' is selected.
02:53:54 INFO  : 'stop' command is executed.
02:53:54 INFO  : 'ps7_init' command is executed.
02:53:54 INFO  : 'ps7_post_config' command is executed.
02:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:55 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:53:55 INFO  : 'configparams force-mem-access 0' command is executed.
02:53:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:53:55 INFO  : Memory regions updated for context APU
02:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:55 INFO  : 'con' command is executed.
02:53:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:53:55 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:54:26 INFO  : Disconnected from the channel tcfchan#82.
02:54:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:54:27 INFO  : 'fpga -state' command is executed.
02:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:54:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:54:27 INFO  : 'jtag frequency' command is executed.
02:54:27 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:54:28 INFO  : Context for 'APU' is selected.
02:54:28 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
02:54:28 INFO  : Context for 'APU' is selected.
02:54:28 INFO  : 'stop' command is executed.
02:54:28 INFO  : 'ps7_init' command is executed.
02:54:28 INFO  : 'ps7_post_config' command is executed.
02:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:28 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:54:28 INFO  : 'configparams force-mem-access 0' command is executed.
02:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:54:28 INFO  : Memory regions updated for context APU
02:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:28 INFO  : 'con' command is executed.
02:54:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:54:28 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:54:49 INFO  : Disconnected from the channel tcfchan#83.
02:54:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:54:50 INFO  : 'fpga -state' command is executed.
02:54:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:54:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:54:51 INFO  : 'jtag frequency' command is executed.
02:54:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:54:51 INFO  : Context for 'APU' is selected.
02:54:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:54:51 INFO  : 'configparams force-mem-access 1' command is executed.
02:54:51 INFO  : Context for 'APU' is selected.
02:54:51 INFO  : 'stop' command is executed.
02:54:51 INFO  : 'ps7_init' command is executed.
02:54:51 INFO  : 'ps7_post_config' command is executed.
02:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:51 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:54:51 INFO  : 'configparams force-mem-access 0' command is executed.
02:54:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:54:51 INFO  : Memory regions updated for context APU
02:54:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:52 INFO  : 'con' command is executed.
02:54:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:54:52 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:57:07 INFO  : Disconnected from the channel tcfchan#84.
02:57:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:57:08 INFO  : 'fpga -state' command is executed.
02:57:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:57:09 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:57:09 INFO  : 'jtag frequency' command is executed.
02:57:09 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:57:09 INFO  : Context for 'APU' is selected.
02:57:09 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:57:09 INFO  : 'configparams force-mem-access 1' command is executed.
02:57:09 INFO  : Context for 'APU' is selected.
02:57:09 INFO  : 'stop' command is executed.
02:57:09 INFO  : 'ps7_init' command is executed.
02:57:09 INFO  : 'ps7_post_config' command is executed.
02:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:09 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:57:09 INFO  : 'configparams force-mem-access 0' command is executed.
02:57:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:57:09 INFO  : Memory regions updated for context APU
02:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:09 INFO  : 'con' command is executed.
02:57:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:57:09 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:57:46 INFO  : Disconnected from the channel tcfchan#85.
02:57:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:57:47 INFO  : 'fpga -state' command is executed.
02:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:57:47 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:57:48 INFO  : 'jtag frequency' command is executed.
02:57:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:57:48 INFO  : Context for 'APU' is selected.
02:57:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:57:48 INFO  : 'configparams force-mem-access 1' command is executed.
02:57:48 INFO  : Context for 'APU' is selected.
02:57:48 INFO  : 'stop' command is executed.
02:57:48 INFO  : 'ps7_init' command is executed.
02:57:48 INFO  : 'ps7_post_config' command is executed.
02:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:48 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:57:48 INFO  : 'configparams force-mem-access 0' command is executed.
02:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:57:48 INFO  : Memory regions updated for context APU
02:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:48 INFO  : 'con' command is executed.
02:57:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:57:48 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:58:19 INFO  : Disconnected from the channel tcfchan#86.
02:58:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:58:20 INFO  : 'fpga -state' command is executed.
02:58:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:58:20 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:58:20 INFO  : 'jtag frequency' command is executed.
02:58:20 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:58:20 INFO  : Context for 'APU' is selected.
02:58:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:58:20 INFO  : 'configparams force-mem-access 1' command is executed.
02:58:20 INFO  : Context for 'APU' is selected.
02:58:20 INFO  : 'stop' command is executed.
02:58:21 INFO  : 'ps7_init' command is executed.
02:58:21 INFO  : 'ps7_post_config' command is executed.
02:58:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:58:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:21 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:58:21 INFO  : 'configparams force-mem-access 0' command is executed.
02:58:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:58:21 INFO  : Memory regions updated for context APU
02:58:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:21 INFO  : 'con' command is executed.
02:58:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:58:21 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:58:56 INFO  : Disconnected from the channel tcfchan#87.
02:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:58:57 INFO  : 'fpga -state' command is executed.
02:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:58:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:58:57 INFO  : 'jtag frequency' command is executed.
02:58:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:58:57 INFO  : Context for 'APU' is selected.
02:58:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:58:57 INFO  : 'configparams force-mem-access 1' command is executed.
02:58:57 INFO  : Context for 'APU' is selected.
02:58:57 INFO  : 'stop' command is executed.
02:58:58 INFO  : 'ps7_init' command is executed.
02:58:58 INFO  : 'ps7_post_config' command is executed.
02:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:58 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:58:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:58:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:58:58 INFO  : Memory regions updated for context APU
02:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:58 INFO  : 'con' command is executed.
02:58:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:58:58 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:59:06 INFO  : Disconnected from the channel tcfchan#88.
02:59:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:59:07 INFO  : 'fpga -state' command is executed.
02:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:59:08 INFO  : 'jtag frequency' command is executed.
02:59:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:59:08 INFO  : Context for 'APU' is selected.
02:59:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:59:08 INFO  : 'configparams force-mem-access 1' command is executed.
02:59:08 INFO  : Context for 'APU' is selected.
02:59:08 INFO  : 'stop' command is executed.
02:59:08 INFO  : 'ps7_init' command is executed.
02:59:08 INFO  : 'ps7_post_config' command is executed.
02:59:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:59:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:08 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:59:08 INFO  : 'configparams force-mem-access 0' command is executed.
02:59:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:59:08 INFO  : Memory regions updated for context APU
02:59:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:09 INFO  : 'con' command is executed.
02:59:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:59:09 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:59:22 INFO  : Disconnected from the channel tcfchan#89.
02:59:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:59:23 INFO  : 'fpga -state' command is executed.
02:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:23 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:59:23 INFO  : 'jtag frequency' command is executed.
02:59:23 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:59:23 INFO  : Context for 'APU' is selected.
02:59:23 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:59:23 INFO  : 'configparams force-mem-access 1' command is executed.
02:59:23 INFO  : Context for 'APU' is selected.
02:59:23 INFO  : 'stop' command is executed.
02:59:23 INFO  : 'ps7_init' command is executed.
02:59:23 INFO  : 'ps7_post_config' command is executed.
02:59:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:59:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:24 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:59:24 INFO  : 'configparams force-mem-access 0' command is executed.
02:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:59:24 INFO  : Memory regions updated for context APU
02:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:24 INFO  : 'con' command is executed.
02:59:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:59:24 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
02:59:57 INFO  : Disconnected from the channel tcfchan#90.
02:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:59:59 INFO  : 'fpga -state' command is executed.
02:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:59 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:59:59 INFO  : 'jtag frequency' command is executed.
02:59:59 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:59:59 INFO  : Context for 'APU' is selected.
02:59:59 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:59:59 INFO  : 'configparams force-mem-access 1' command is executed.
02:59:59 INFO  : Context for 'APU' is selected.
02:59:59 INFO  : 'stop' command is executed.
02:59:59 INFO  : 'ps7_init' command is executed.
02:59:59 INFO  : 'ps7_post_config' command is executed.
02:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:59 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:59:59 INFO  : 'configparams force-mem-access 0' command is executed.
02:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:00:00 INFO  : Memory regions updated for context APU
03:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:00 INFO  : 'con' command is executed.
03:00:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

03:00:00 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
03:00:10 INFO  : Disconnected from the channel tcfchan#91.
03:00:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
03:00:11 INFO  : 'fpga -state' command is executed.
03:00:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:12 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
03:00:12 INFO  : 'jtag frequency' command is executed.
03:00:12 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:00:12 INFO  : Context for 'APU' is selected.
03:00:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:00:12 INFO  : 'configparams force-mem-access 1' command is executed.
03:00:12 INFO  : Context for 'APU' is selected.
03:00:12 INFO  : 'stop' command is executed.
03:00:12 INFO  : 'ps7_init' command is executed.
03:00:12 INFO  : 'ps7_post_config' command is executed.
03:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:12 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:00:12 INFO  : 'configparams force-mem-access 0' command is executed.
03:00:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:00:12 INFO  : Memory regions updated for context APU
03:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:12 INFO  : 'con' command is executed.
03:00:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

03:00:12 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
03:00:27 INFO  : Disconnected from the channel tcfchan#92.
03:00:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
03:00:28 INFO  : 'fpga -state' command is executed.
03:00:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
03:00:29 INFO  : 'jtag frequency' command is executed.
03:00:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:00:29 INFO  : Context for 'APU' is selected.
03:00:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:00:29 INFO  : 'configparams force-mem-access 1' command is executed.
03:00:29 INFO  : Context for 'APU' is selected.
03:00:29 INFO  : 'stop' command is executed.
03:00:29 INFO  : 'ps7_init' command is executed.
03:00:29 INFO  : 'ps7_post_config' command is executed.
03:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:29 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:00:29 INFO  : 'configparams force-mem-access 0' command is executed.
03:00:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:00:29 INFO  : Memory regions updated for context APU
03:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:29 INFO  : 'con' command is executed.
03:00:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

03:00:29 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
03:00:53 INFO  : Disconnected from the channel tcfchan#93.
03:00:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
03:00:54 INFO  : 'fpga -state' command is executed.
03:00:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:54 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
03:00:54 INFO  : 'jtag frequency' command is executed.
03:00:54 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:00:54 INFO  : Context for 'APU' is selected.
03:00:54 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:00:54 INFO  : 'configparams force-mem-access 1' command is executed.
03:00:54 INFO  : Context for 'APU' is selected.
03:00:54 INFO  : 'stop' command is executed.
03:00:55 INFO  : 'ps7_init' command is executed.
03:00:55 INFO  : 'ps7_post_config' command is executed.
03:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:55 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:00:55 INFO  : 'configparams force-mem-access 0' command is executed.
03:00:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:00:55 INFO  : Memory regions updated for context APU
03:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:55 INFO  : 'con' command is executed.
03:00:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

03:00:55 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
03:01:11 INFO  : Disconnected from the channel tcfchan#94.
03:01:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
03:01:12 INFO  : 'fpga -state' command is executed.
03:01:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:01:13 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
03:01:13 INFO  : 'jtag frequency' command is executed.
03:01:13 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:01:13 INFO  : Context for 'APU' is selected.
03:01:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:01:13 INFO  : 'configparams force-mem-access 1' command is executed.
03:01:13 INFO  : Context for 'APU' is selected.
03:01:13 INFO  : 'stop' command is executed.
03:01:13 INFO  : 'ps7_init' command is executed.
03:01:13 INFO  : 'ps7_post_config' command is executed.
03:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:13 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:01:13 INFO  : 'configparams force-mem-access 0' command is executed.
03:01:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:01:13 INFO  : Memory regions updated for context APU
03:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:13 INFO  : 'con' command is executed.
03:01:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

03:01:13 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
06:28:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547389323072,  Project:1547376175288
06:28:08 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
06:28:10 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
06:28:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:28:13 INFO  : Clearing existing target manager status.
06:28:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
06:28:13 WARN  : Linker script will not be updated automatically. Users need to update it manually.
06:28:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:28:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
06:28:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
06:29:10 INFO  : Disconnected from the channel tcfchan#95.
06:29:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
06:29:11 INFO  : 'fpga -state' command is executed.
06:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:29:12 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
06:29:12 INFO  : 'jtag frequency' command is executed.
06:29:12 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:29:12 INFO  : Context for 'APU' is selected.
06:29:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:29:12 INFO  : 'configparams force-mem-access 1' command is executed.
06:29:12 INFO  : Context for 'APU' is selected.
06:29:12 INFO  : 'stop' command is executed.
06:29:12 INFO  : 'ps7_init' command is executed.
06:29:12 INFO  : 'ps7_post_config' command is executed.
06:29:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:29:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:29:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:29:12 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:29:12 INFO  : 'configparams force-mem-access 0' command is executed.
06:29:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

06:29:12 INFO  : Memory regions updated for context APU
06:29:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:29:13 INFO  : 'con' command is executed.
06:29:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

06:29:13 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
11:54:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
11:54:32 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
11:54:41 INFO  : Disconnected from the channel tcfchan#96.
11:54:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
11:54:42 INFO  : 'fpga -state' command is executed.
11:54:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:42 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
11:54:42 INFO  : 'jtag frequency' command is executed.
11:54:42 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:54:42 INFO  : Context for 'APU' is selected.
11:54:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:54:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:42 INFO  : Context for 'APU' is selected.
11:54:42 INFO  : 'stop' command is executed.
11:54:42 INFO  : 'ps7_init' command is executed.
11:54:42 INFO  : 'ps7_post_config' command is executed.
11:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:43 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:43 INFO  : Memory regions updated for context APU
11:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:43 INFO  : 'con' command is executed.
11:54:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

11:54:43 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:03:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:03:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
12:03:28 INFO  : Disconnected from the channel tcfchan#97.
12:03:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:03:30 INFO  : 'fpga -state' command is executed.
12:03:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:30 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:03:30 INFO  : 'jtag frequency' command is executed.
12:03:30 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:03:30 INFO  : Context for 'APU' is selected.
12:03:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:03:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:30 INFO  : Context for 'APU' is selected.
12:03:30 INFO  : 'stop' command is executed.
12:03:30 INFO  : 'ps7_init' command is executed.
12:03:30 INFO  : 'ps7_post_config' command is executed.
12:03:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:03:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:30 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:31 INFO  : Memory regions updated for context APU
12:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:31 INFO  : 'con' command is executed.
12:03:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:03:31 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:04:28 INFO  : Disconnected from the channel tcfchan#98.
12:04:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:04:29 INFO  : 'fpga -state' command is executed.
12:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:04:29 INFO  : 'jtag frequency' command is executed.
12:04:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:29 INFO  : Context for 'APU' is selected.
12:04:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:04:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:29 INFO  : Context for 'APU' is selected.
12:04:29 INFO  : 'stop' command is executed.
12:04:30 INFO  : 'ps7_init' command is executed.
12:04:30 INFO  : 'ps7_post_config' command is executed.
12:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:30 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:30 INFO  : Memory regions updated for context APU
12:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:30 INFO  : 'con' command is executed.
12:04:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:04:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:04:39 INFO  : Disconnected from the channel tcfchan#99.
12:04:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:04:40 INFO  : 'fpga -state' command is executed.
12:04:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:41 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:04:41 INFO  : 'jtag frequency' command is executed.
12:04:41 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:41 INFO  : Context for 'APU' is selected.
12:04:41 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:04:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:41 INFO  : Context for 'APU' is selected.
12:04:41 INFO  : 'stop' command is executed.
12:04:41 INFO  : 'ps7_init' command is executed.
12:04:41 INFO  : 'ps7_post_config' command is executed.
12:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:41 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:42 INFO  : Memory regions updated for context APU
12:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:42 INFO  : 'con' command is executed.
12:04:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:04:42 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:04:50 INFO  : Disconnected from the channel tcfchan#100.
12:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:04:51 INFO  : 'fpga -state' command is executed.
12:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:04:51 INFO  : 'jtag frequency' command is executed.
12:04:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:51 INFO  : Context for 'APU' is selected.
12:04:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:04:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:51 INFO  : Context for 'APU' is selected.
12:04:51 INFO  : 'stop' command is executed.
12:04:52 INFO  : 'ps7_init' command is executed.
12:04:52 INFO  : 'ps7_post_config' command is executed.
12:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:52 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:52 INFO  : Memory regions updated for context APU
12:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:52 INFO  : 'con' command is executed.
12:04:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:04:52 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:07:50 INFO  : Disconnected from the channel tcfchan#101.
12:07:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:07:52 INFO  : 'fpga -state' command is executed.
12:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:07:52 INFO  : 'jtag frequency' command is executed.
12:07:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:52 INFO  : Context for 'APU' is selected.
12:07:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:07:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:52 INFO  : Context for 'APU' is selected.
12:07:52 INFO  : 'stop' command is executed.
12:07:52 INFO  : 'ps7_init' command is executed.
12:07:52 INFO  : 'ps7_post_config' command is executed.
12:07:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:07:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:52 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:53 INFO  : Memory regions updated for context APU
12:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:53 INFO  : 'con' command is executed.
12:07:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:07:53 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:09:21 INFO  : Disconnected from the channel tcfchan#102.
12:09:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:09:22 INFO  : 'fpga -state' command is executed.
12:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:09:22 INFO  : 'jtag frequency' command is executed.
12:09:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:09:22 INFO  : Context for 'APU' is selected.
12:09:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:09:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:22 INFO  : Context for 'APU' is selected.
12:09:22 INFO  : 'stop' command is executed.
12:09:22 INFO  : 'ps7_init' command is executed.
12:09:22 INFO  : 'ps7_post_config' command is executed.
12:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:23 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:09:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:23 INFO  : Memory regions updated for context APU
12:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:23 INFO  : 'con' command is executed.
12:09:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:09:23 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:25:35 INFO  : Disconnected from the channel tcfchan#103.
12:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:25:36 INFO  : 'fpga -state' command is executed.
12:25:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:36 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:25:36 INFO  : 'jtag frequency' command is executed.
12:25:36 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:36 INFO  : Context for 'APU' is selected.
12:25:36 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:25:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:36 INFO  : Context for 'APU' is selected.
12:25:36 INFO  : 'stop' command is executed.
12:25:37 INFO  : 'ps7_init' command is executed.
12:25:37 INFO  : 'ps7_post_config' command is executed.
12:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:37 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:37 INFO  : Memory regions updated for context APU
12:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:37 INFO  : 'con' command is executed.
12:25:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:25:37 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:26:29 INFO  : Disconnected from the channel tcfchan#104.
12:26:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:26:31 INFO  : 'fpga -state' command is executed.
12:26:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:31 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:26:31 INFO  : 'jtag frequency' command is executed.
12:26:31 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:31 INFO  : Context for 'APU' is selected.
12:26:31 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:26:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:31 INFO  : Context for 'APU' is selected.
12:26:31 INFO  : 'stop' command is executed.
12:26:31 INFO  : 'ps7_init' command is executed.
12:26:31 INFO  : 'ps7_post_config' command is executed.
12:26:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:26:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:31 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:32 INFO  : Memory regions updated for context APU
12:26:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:32 INFO  : 'con' command is executed.
12:26:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:26:32 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:27:51 INFO  : Disconnected from the channel tcfchan#105.
12:27:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:27:52 INFO  : 'fpga -state' command is executed.
12:27:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:27:52 INFO  : 'jtag frequency' command is executed.
12:27:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:27:52 INFO  : Context for 'APU' is selected.
12:27:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:27:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:52 INFO  : Context for 'APU' is selected.
12:27:52 INFO  : 'stop' command is executed.
12:27:52 INFO  : 'ps7_init' command is executed.
12:27:52 INFO  : 'ps7_post_config' command is executed.
12:27:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:27:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:53 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:53 INFO  : Memory regions updated for context APU
12:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:53 INFO  : 'con' command is executed.
12:27:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:27:53 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:30:58 INFO  : Disconnected from the channel tcfchan#106.
12:30:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:30:59 INFO  : 'fpga -state' command is executed.
12:30:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:00 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:31:00 INFO  : 'jtag frequency' command is executed.
12:31:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:31:00 INFO  : Context for 'APU' is selected.
12:31:00 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:31:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:00 INFO  : Context for 'APU' is selected.
12:31:00 INFO  : 'stop' command is executed.
12:31:00 INFO  : 'ps7_init' command is executed.
12:31:00 INFO  : 'ps7_post_config' command is executed.
12:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:00 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:00 INFO  : Memory regions updated for context APU
12:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:01 INFO  : 'con' command is executed.
12:31:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:31:01 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:32:12 INFO  : Disconnected from the channel tcfchan#107.
12:32:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:32:13 INFO  : 'fpga -state' command is executed.
12:32:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:13 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:32:13 INFO  : 'jtag frequency' command is executed.
12:32:13 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:32:13 INFO  : Context for 'APU' is selected.
12:32:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:32:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:13 INFO  : Context for 'APU' is selected.
12:32:13 INFO  : 'stop' command is executed.
12:32:13 INFO  : 'ps7_init' command is executed.
12:32:13 INFO  : 'ps7_post_config' command is executed.
12:32:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:14 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:14 INFO  : Memory regions updated for context APU
12:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:14 INFO  : 'con' command is executed.
12:32:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:32:14 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:32:28 INFO  : Disconnected from the channel tcfchan#108.
12:32:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:32:29 INFO  : 'fpga -state' command is executed.
12:32:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:32:29 INFO  : 'jtag frequency' command is executed.
12:32:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:32:29 INFO  : Context for 'APU' is selected.
12:32:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:32:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:29 INFO  : Context for 'APU' is selected.
12:32:29 INFO  : 'stop' command is executed.
12:32:30 INFO  : 'ps7_init' command is executed.
12:32:30 INFO  : 'ps7_post_config' command is executed.
12:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:30 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:30 INFO  : Memory regions updated for context APU
12:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:30 INFO  : 'con' command is executed.
12:32:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:32:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:32:47 INFO  : Disconnected from the channel tcfchan#109.
12:32:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:32:48 INFO  : 'fpga -state' command is executed.
12:32:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:48 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:32:48 INFO  : 'jtag frequency' command is executed.
12:32:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:32:48 INFO  : Context for 'APU' is selected.
12:32:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:48 INFO  : Context for 'APU' is selected.
12:32:48 INFO  : 'stop' command is executed.
12:32:49 INFO  : 'ps7_init' command is executed.
12:32:49 INFO  : 'ps7_post_config' command is executed.
12:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:49 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:49 INFO  : Memory regions updated for context APU
12:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:49 INFO  : 'con' command is executed.
12:32:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:32:49 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:33:03 INFO  : Disconnected from the channel tcfchan#110.
12:33:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:33:04 INFO  : 'fpga -state' command is executed.
12:33:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:33:05 INFO  : 'jtag frequency' command is executed.
12:33:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:33:05 INFO  : Context for 'APU' is selected.
12:33:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:33:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:05 INFO  : Context for 'APU' is selected.
12:33:05 INFO  : 'stop' command is executed.
12:33:05 INFO  : 'ps7_init' command is executed.
12:33:05 INFO  : 'ps7_post_config' command is executed.
12:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:05 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:05 INFO  : Memory regions updated for context APU
12:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:05 INFO  : 'con' command is executed.
12:33:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:33:05 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:34:34 INFO  : Disconnected from the channel tcfchan#111.
12:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:34:36 INFO  : 'fpga -state' command is executed.
12:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:36 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:34:36 INFO  : 'jtag frequency' command is executed.
12:34:36 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:34:36 INFO  : Context for 'APU' is selected.
12:34:36 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:34:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:36 INFO  : Context for 'APU' is selected.
12:34:36 INFO  : 'stop' command is executed.
12:34:36 INFO  : 'ps7_init' command is executed.
12:34:36 INFO  : 'ps7_post_config' command is executed.
12:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:37 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:37 INFO  : Memory regions updated for context APU
12:34:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:37 INFO  : 'con' command is executed.
12:34:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:34:37 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:34:57 INFO  : Disconnected from the channel tcfchan#112.
12:34:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:34:58 INFO  : 'fpga -state' command is executed.
12:34:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:58 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:34:58 INFO  : 'jtag frequency' command is executed.
12:34:58 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:34:58 INFO  : Context for 'APU' is selected.
12:34:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:34:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:58 INFO  : Context for 'APU' is selected.
12:34:58 INFO  : 'stop' command is executed.
12:34:59 INFO  : 'ps7_init' command is executed.
12:34:59 INFO  : 'ps7_post_config' command is executed.
12:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:59 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:59 INFO  : Memory regions updated for context APU
12:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:59 INFO  : 'con' command is executed.
12:34:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:34:59 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:40:46 INFO  : Disconnected from the channel tcfchan#113.
12:40:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:40:47 INFO  : 'fpga -state' command is executed.
12:40:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:47 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:40:47 INFO  : 'jtag frequency' command is executed.
12:40:47 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:47 INFO  : Context for 'APU' is selected.
12:40:47 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:40:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:47 INFO  : Context for 'APU' is selected.
12:40:48 INFO  : 'stop' command is executed.
12:40:48 INFO  : 'ps7_init' command is executed.
12:40:48 INFO  : 'ps7_post_config' command is executed.
12:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:48 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:48 INFO  : Memory regions updated for context APU
12:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:48 INFO  : 'con' command is executed.
12:40:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:40:48 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:41:41 INFO  : Disconnected from the channel tcfchan#114.
12:41:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:41:42 INFO  : 'fpga -state' command is executed.
12:41:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:42 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:41:42 INFO  : 'jtag frequency' command is executed.
12:41:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:41:43 INFO  : Context for 'APU' is selected.
12:41:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:41:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:43 INFO  : Context for 'APU' is selected.
12:41:43 INFO  : 'stop' command is executed.
12:41:43 INFO  : 'ps7_init' command is executed.
12:41:43 INFO  : 'ps7_post_config' command is executed.
12:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:43 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:43 INFO  : Memory regions updated for context APU
12:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:43 INFO  : 'con' command is executed.
12:41:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:41:43 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:42:02 INFO  : Disconnected from the channel tcfchan#115.
12:42:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:42:03 INFO  : 'fpga -state' command is executed.
12:42:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:03 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:42:03 INFO  : 'jtag frequency' command is executed.
12:42:03 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:03 INFO  : Context for 'APU' is selected.
12:42:03 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:42:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:03 INFO  : Context for 'APU' is selected.
12:42:03 INFO  : 'stop' command is executed.
12:42:03 INFO  : 'ps7_init' command is executed.
12:42:03 INFO  : 'ps7_post_config' command is executed.
12:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:04 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:04 INFO  : Memory regions updated for context APU
12:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:04 INFO  : 'con' command is executed.
12:42:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:42:04 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
12:46:23 INFO  : Disconnected from the channel tcfchan#116.
12:46:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
12:46:24 INFO  : 'fpga -state' command is executed.
12:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:24 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
12:46:24 INFO  : 'jtag frequency' command is executed.
12:46:24 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:46:24 INFO  : Context for 'APU' is selected.
12:46:24 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:46:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:24 INFO  : Context for 'APU' is selected.
12:46:24 INFO  : 'stop' command is executed.
12:46:24 INFO  : 'ps7_init' command is executed.
12:46:24 INFO  : 'ps7_post_config' command is executed.
12:46:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:46:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:25 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:25 INFO  : Memory regions updated for context APU
12:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:25 INFO  : 'con' command is executed.
12:46:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

12:46:25 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
13:20:52 INFO  : Disconnected from the channel tcfchan#117.
13:21:03 INFO  : Registering command handlers for SDK TCF services
13:21:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
13:21:06 INFO  : XSCT server has started successfully.
13:21:06 INFO  : Successfully done setting XSCT server connection channel  
13:21:06 INFO  : Successfully done setting SDK workspace  
13:21:06 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
13:21:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
13:39:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:39:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
13:39:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:39:15 INFO  : 'fpga -state' command is executed.
13:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:15 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:39:15 INFO  : 'jtag frequency' command is executed.
13:39:15 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:39:15 INFO  : Context for 'APU' is selected.
13:39:15 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:39:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:16 INFO  : Context for 'APU' is selected.
13:39:16 INFO  : 'stop' command is executed.
13:39:16 INFO  : 'ps7_init' command is executed.
13:39:16 INFO  : 'ps7_post_config' command is executed.
13:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:16 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:16 INFO  : Memory regions updated for context APU
13:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:16 INFO  : 'con' command is executed.
13:39:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:39:16 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
13:39:24 INFO  : Disconnected from the channel tcfchan#1.
13:39:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:39:25 INFO  : 'fpga -state' command is executed.
13:39:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:25 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:39:25 INFO  : 'jtag frequency' command is executed.
13:39:25 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:39:25 INFO  : Context for 'APU' is selected.
13:39:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:39:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:27 INFO  : Context for 'APU' is selected.
13:39:27 INFO  : 'stop' command is executed.
13:39:27 INFO  : 'ps7_init' command is executed.
13:39:27 INFO  : 'ps7_post_config' command is executed.
13:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:28 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:28 INFO  : Memory regions updated for context APU
13:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:28 INFO  : 'con' command is executed.
13:39:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:39:28 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
13:40:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:40:34 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
13:41:12 INFO  : Disconnected from the channel tcfchan#2.
13:41:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:41:13 INFO  : 'fpga -state' command is executed.
13:41:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:13 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:41:13 INFO  : 'jtag frequency' command is executed.
13:41:13 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:13 INFO  : Context for 'APU' is selected.
13:41:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:41:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:13 INFO  : Context for 'APU' is selected.
13:41:13 INFO  : 'stop' command is executed.
13:41:13 INFO  : 'ps7_init' command is executed.
13:41:13 INFO  : 'ps7_post_config' command is executed.
13:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:14 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:14 INFO  : Memory regions updated for context APU
13:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:14 INFO  : 'con' command is executed.
13:41:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:41:14 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
13:41:34 INFO  : Disconnected from the channel tcfchan#3.
13:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:41:35 INFO  : 'fpga -state' command is executed.
13:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:41:35 INFO  : 'jtag frequency' command is executed.
13:41:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:35 INFO  : Context for 'APU' is selected.
13:41:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:41:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:35 INFO  : Context for 'APU' is selected.
13:41:35 INFO  : 'stop' command is executed.
13:41:35 INFO  : 'ps7_init' command is executed.
13:41:36 INFO  : 'ps7_post_config' command is executed.
13:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:36 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:36 INFO  : Memory regions updated for context APU
13:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:36 INFO  : 'con' command is executed.
13:41:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:41:36 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
13:42:01 INFO  : Disconnected from the channel tcfchan#4.
13:42:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:42:02 INFO  : 'fpga -state' command is executed.
13:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:02 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:42:02 INFO  : 'jtag frequency' command is executed.
13:42:02 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:02 INFO  : Context for 'APU' is selected.
13:42:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:42:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:03 INFO  : Context for 'APU' is selected.
13:42:03 INFO  : 'stop' command is executed.
13:42:03 INFO  : 'ps7_init' command is executed.
13:42:03 INFO  : 'ps7_post_config' command is executed.
13:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:03 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:03 INFO  : Memory regions updated for context APU
13:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:03 INFO  : 'con' command is executed.
13:42:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:42:03 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
13:42:26 INFO  : Disconnected from the channel tcfchan#5.
13:42:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:42:27 INFO  : 'fpga -state' command is executed.
13:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:42:27 INFO  : 'jtag frequency' command is executed.
13:42:27 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:28 INFO  : Context for 'APU' is selected.
13:42:28 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:42:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:28 INFO  : Context for 'APU' is selected.
13:42:28 INFO  : 'stop' command is executed.
13:42:28 INFO  : 'ps7_init' command is executed.
13:42:28 INFO  : 'ps7_post_config' command is executed.
13:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:28 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:28 INFO  : Memory regions updated for context APU
13:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:28 INFO  : 'con' command is executed.
13:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:42:28 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
13:43:20 INFO  : Disconnected from the channel tcfchan#6.
13:43:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:43:21 INFO  : 'fpga -state' command is executed.
13:43:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:21 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:43:21 INFO  : 'jtag frequency' command is executed.
13:43:21 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:21 INFO  : Context for 'APU' is selected.
13:43:21 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:43:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:21 INFO  : Context for 'APU' is selected.
13:43:21 INFO  : 'stop' command is executed.
13:43:21 INFO  : 'ps7_init' command is executed.
13:43:21 INFO  : 'ps7_post_config' command is executed.
13:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:22 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:22 INFO  : Memory regions updated for context APU
13:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:22 INFO  : 'con' command is executed.
13:43:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:43:22 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
13:43:57 INFO  : Disconnected from the channel tcfchan#7.
13:43:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:43:58 INFO  : 'fpga -state' command is executed.
13:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:58 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:43:58 INFO  : 'jtag frequency' command is executed.
13:43:58 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:58 INFO  : Context for 'APU' is selected.
13:43:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:43:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:58 INFO  : Context for 'APU' is selected.
13:43:58 INFO  : 'stop' command is executed.
13:43:58 INFO  : 'ps7_init' command is executed.
13:43:58 INFO  : 'ps7_post_config' command is executed.
13:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:59 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:59 INFO  : Memory regions updated for context APU
13:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:59 INFO  : 'con' command is executed.
13:43:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:43:59 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
13:44:43 INFO  : Disconnected from the channel tcfchan#8.
13:44:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:44:44 INFO  : 'fpga -state' command is executed.
13:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:44:44 INFO  : 'jtag frequency' command is executed.
13:44:44 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:44:44 INFO  : Context for 'APU' is selected.
13:44:44 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:44:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:44 INFO  : Context for 'APU' is selected.
13:44:44 INFO  : 'stop' command is executed.
13:44:44 INFO  : 'ps7_init' command is executed.
13:44:44 INFO  : 'ps7_post_config' command is executed.
13:44:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:44:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:45 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:45 INFO  : Memory regions updated for context APU
13:44:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:45 INFO  : 'con' command is executed.
13:44:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:44:45 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
13:45:35 INFO  : Disconnected from the channel tcfchan#9.
13:45:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
13:45:37 INFO  : 'fpga -state' command is executed.
13:45:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:37 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
13:45:37 INFO  : 'jtag frequency' command is executed.
13:45:37 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:37 INFO  : Context for 'APU' is selected.
13:45:37 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:45:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:37 INFO  : Context for 'APU' is selected.
13:45:37 INFO  : 'stop' command is executed.
13:45:37 INFO  : 'ps7_init' command is executed.
13:45:37 INFO  : 'ps7_post_config' command is executed.
13:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:37 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:38 INFO  : Memory regions updated for context APU
13:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:38 INFO  : 'con' command is executed.
13:45:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

13:45:38 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:35:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:36:34 INFO  : Disconnected from the channel tcfchan#10.
22:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:36:36 INFO  : 'fpga -state' command is executed.
22:36:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:36 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:36:36 INFO  : 'jtag frequency' command is executed.
22:36:36 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:36 INFO  : Context for 'APU' is selected.
22:36:36 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:36:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:36 INFO  : Context for 'APU' is selected.
22:36:36 INFO  : 'stop' command is executed.
22:36:36 INFO  : 'ps7_init' command is executed.
22:36:36 INFO  : 'ps7_post_config' command is executed.
22:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:36 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:37 INFO  : Memory regions updated for context APU
22:36:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:37 INFO  : 'con' command is executed.
22:36:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:36:37 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:37:47 INFO  : Disconnected from the channel tcfchan#11.
22:37:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:37:48 INFO  : 'fpga -state' command is executed.
22:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:48 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:37:48 INFO  : 'jtag frequency' command is executed.
22:37:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:48 INFO  : Context for 'APU' is selected.
22:37:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:37:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:48 INFO  : Context for 'APU' is selected.
22:37:48 INFO  : 'stop' command is executed.
22:37:48 INFO  : 'ps7_init' command is executed.
22:37:48 INFO  : 'ps7_post_config' command is executed.
22:37:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:49 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:49 INFO  : Memory regions updated for context APU
22:37:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:49 INFO  : 'con' command is executed.
22:37:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:37:49 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:38:21 INFO  : Disconnected from the channel tcfchan#12.
22:38:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:38:22 INFO  : 'fpga -state' command is executed.
22:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:38:22 INFO  : 'jtag frequency' command is executed.
22:38:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:22 INFO  : Context for 'APU' is selected.
22:38:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:38:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:22 INFO  : Context for 'APU' is selected.
22:38:22 INFO  : 'stop' command is executed.
22:38:22 INFO  : 'ps7_init' command is executed.
22:38:22 INFO  : 'ps7_post_config' command is executed.
22:38:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:38:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:23 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:23 INFO  : Memory regions updated for context APU
22:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:23 INFO  : 'con' command is executed.
22:38:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:38:23 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:39:11 INFO  : Disconnected from the channel tcfchan#13.
22:39:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:39:12 INFO  : 'fpga -state' command is executed.
22:39:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:12 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:39:12 INFO  : 'jtag frequency' command is executed.
22:39:12 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:39:12 INFO  : Context for 'APU' is selected.
22:39:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:39:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:13 INFO  : Context for 'APU' is selected.
22:39:13 INFO  : 'stop' command is executed.
22:39:13 INFO  : 'ps7_init' command is executed.
22:39:13 INFO  : 'ps7_post_config' command is executed.
22:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:13 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:13 INFO  : Memory regions updated for context APU
22:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:13 INFO  : 'con' command is executed.
22:39:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:39:13 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:52:57 INFO  : Disconnected from the channel tcfchan#14.
22:52:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:52:58 INFO  : 'fpga -state' command is executed.
22:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:59 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:52:59 INFO  : 'jtag frequency' command is executed.
22:52:59 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:52:59 INFO  : Context for 'APU' is selected.
22:52:59 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:52:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:59 INFO  : Context for 'APU' is selected.
22:52:59 INFO  : 'stop' command is executed.
22:52:59 INFO  : 'ps7_init' command is executed.
22:52:59 INFO  : 'ps7_post_config' command is executed.
22:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:59 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:52:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:52:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:52:59 INFO  : Memory regions updated for context APU
22:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:59 INFO  : 'con' command is executed.
22:52:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:52:59 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:55:21 INFO  : Disconnected from the channel tcfchan#15.
22:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:55:22 INFO  : 'fpga -state' command is executed.
22:55:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:55:22 INFO  : 'jtag frequency' command is executed.
22:55:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:55:23 INFO  : Context for 'APU' is selected.
22:55:23 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:55:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:23 INFO  : Context for 'APU' is selected.
22:55:23 INFO  : 'stop' command is executed.
22:55:23 INFO  : 'ps7_init' command is executed.
22:55:23 INFO  : 'ps7_post_config' command is executed.
22:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:23 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:23 INFO  : Memory regions updated for context APU
22:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:23 INFO  : 'con' command is executed.
22:55:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:55:23 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:55:47 INFO  : Disconnected from the channel tcfchan#16.
22:55:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:55:48 INFO  : 'fpga -state' command is executed.
22:55:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:48 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:55:48 INFO  : 'jtag frequency' command is executed.
22:55:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:55:48 INFO  : Context for 'APU' is selected.
22:55:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:55:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:48 INFO  : Context for 'APU' is selected.
22:55:48 INFO  : 'stop' command is executed.
22:55:48 INFO  : 'ps7_init' command is executed.
22:55:48 INFO  : 'ps7_post_config' command is executed.
22:55:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:55:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:49 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:49 INFO  : Memory regions updated for context APU
22:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:49 INFO  : 'con' command is executed.
22:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:55:49 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:57:29 INFO  : Disconnected from the channel tcfchan#17.
22:57:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:57:30 INFO  : 'fpga -state' command is executed.
22:57:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:30 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:57:30 INFO  : 'jtag frequency' command is executed.
22:57:30 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:57:30 INFO  : Context for 'APU' is selected.
22:57:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:30 INFO  : Context for 'APU' is selected.
22:57:30 INFO  : 'stop' command is executed.
22:57:31 INFO  : 'ps7_init' command is executed.
22:57:31 INFO  : 'ps7_post_config' command is executed.
22:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:31 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:31 INFO  : Memory regions updated for context APU
22:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:31 INFO  : 'con' command is executed.
22:57:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:57:31 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:57:50 INFO  : Disconnected from the channel tcfchan#18.
22:57:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:57:51 INFO  : 'fpga -state' command is executed.
22:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:57:51 INFO  : 'jtag frequency' command is executed.
22:57:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:57:51 INFO  : Context for 'APU' is selected.
22:57:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:57:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:51 INFO  : Context for 'APU' is selected.
22:57:51 INFO  : 'stop' command is executed.
22:57:52 INFO  : 'ps7_init' command is executed.
22:57:52 INFO  : 'ps7_post_config' command is executed.
22:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:52 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:52 INFO  : Memory regions updated for context APU
22:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:52 INFO  : 'con' command is executed.
22:57:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:57:52 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:58:25 INFO  : Disconnected from the channel tcfchan#19.
22:58:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:58:26 INFO  : 'fpga -state' command is executed.
22:58:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:58:26 INFO  : 'jtag frequency' command is executed.
22:58:26 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:58:27 INFO  : Context for 'APU' is selected.
22:58:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:58:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:27 INFO  : Context for 'APU' is selected.
22:58:27 INFO  : 'stop' command is executed.
22:58:27 INFO  : 'ps7_init' command is executed.
22:58:27 INFO  : 'ps7_post_config' command is executed.
22:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:27 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:27 INFO  : Memory regions updated for context APU
22:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:27 INFO  : 'con' command is executed.
22:58:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:58:27 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:58:52 INFO  : Disconnected from the channel tcfchan#20.
22:58:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:58:53 INFO  : 'fpga -state' command is executed.
22:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:54 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:58:54 INFO  : 'jtag frequency' command is executed.
22:58:54 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:58:54 INFO  : Context for 'APU' is selected.
22:58:54 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:58:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:54 INFO  : Context for 'APU' is selected.
22:58:54 INFO  : 'stop' command is executed.
22:58:54 INFO  : 'ps7_init' command is executed.
22:58:54 INFO  : 'ps7_post_config' command is executed.
22:58:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:58:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:54 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:54 INFO  : Memory regions updated for context APU
22:58:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:54 INFO  : 'con' command is executed.
22:58:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:58:54 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:59:30 INFO  : Disconnected from the channel tcfchan#21.
22:59:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:59:31 INFO  : 'fpga -state' command is executed.
22:59:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:31 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:59:31 INFO  : 'jtag frequency' command is executed.
22:59:31 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:31 INFO  : Context for 'APU' is selected.
22:59:31 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:59:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:31 INFO  : Context for 'APU' is selected.
22:59:31 INFO  : 'stop' command is executed.
22:59:31 INFO  : 'ps7_init' command is executed.
22:59:31 INFO  : 'ps7_post_config' command is executed.
22:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:32 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:32 INFO  : Memory regions updated for context APU
22:59:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:32 INFO  : 'con' command is executed.
22:59:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:59:32 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
23:12:23 INFO  : Disconnected from the channel tcfchan#22.
23:12:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:12:24 INFO  : 'fpga -state' command is executed.
23:12:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:28 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:12:28 INFO  : 'jtag frequency' command is executed.
23:12:28 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:12:29 INFO  : Context for 'APU' is selected.
23:12:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:12:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:29 INFO  : Context for 'APU' is selected.
23:12:29 INFO  : 'stop' command is executed.
23:12:29 INFO  : 'ps7_init' command is executed.
23:12:29 INFO  : 'ps7_post_config' command is executed.
23:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:29 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:29 INFO  : Memory regions updated for context APU
23:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:29 INFO  : 'con' command is executed.
23:12:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

23:12:29 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
23:12:39 INFO  : Disconnected from the channel tcfchan#23.
23:12:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:12:41 INFO  : 'fpga -state' command is executed.
23:12:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:12:51 INFO  : 'jtag frequency' command is executed.
23:12:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:12:51 INFO  : Context for 'APU' is selected.
23:12:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:12:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:51 INFO  : Context for 'APU' is selected.
23:12:52 INFO  : 'stop' command is executed.
23:12:53 INFO  : 'ps7_init' command is executed.
23:12:53 INFO  : 'ps7_post_config' command is executed.
23:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:12:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:56 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
23:12:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
----------------End of Script----------------

23:15:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:15:06 ERROR : Error occured during Prog B register check
23:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:15:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:15:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:15:34 INFO  : 'fpga -state' command is executed.
23:15:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:15:34 INFO  : 'jtag frequency' command is executed.
23:15:34 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:15:34 INFO  : Context for 'APU' is selected.
23:15:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:15:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:35 INFO  : Context for 'APU' is selected.
23:15:35 INFO  : 'stop' command is executed.
23:15:35 INFO  : 'ps7_init' command is executed.
23:15:35 INFO  : 'ps7_post_config' command is executed.
23:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:35 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:35 INFO  : Memory regions updated for context APU
23:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:35 INFO  : 'con' command is executed.
23:15:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

23:15:35 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
04:53:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547556814359,  Project:1547389323072
04:53:50 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:53:54 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
04:53:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:53:58 INFO  : Clearing existing target manager status.
04:53:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:53:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:53:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:54:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
04:54:02 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
04:54:16 INFO  : Disconnected from the channel tcfchan#24.
04:54:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
04:54:17 INFO  : 'fpga -state' command is executed.
04:54:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:54:18 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
04:54:18 INFO  : 'jtag frequency' command is executed.
04:54:18 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:54:18 INFO  : Context for 'APU' is selected.
04:54:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:54:18 INFO  : 'configparams force-mem-access 1' command is executed.
04:54:18 INFO  : Context for 'APU' is selected.
04:54:18 INFO  : 'stop' command is executed.
04:54:18 INFO  : 'ps7_init' command is executed.
04:54:18 INFO  : 'ps7_post_config' command is executed.
04:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:54:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:54:18 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:54:18 INFO  : 'configparams force-mem-access 0' command is executed.
04:54:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:54:18 INFO  : Memory regions updated for context APU
04:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:54:19 INFO  : 'con' command is executed.
04:54:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

04:54:19 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:40:11 INFO  : Disconnected from the channel tcfchan#25.
19:40:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:40:12 INFO  : 'fpga -state' command is executed.
19:40:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:12 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:40:12 INFO  : 'jtag frequency' command is executed.
19:40:12 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:40:12 INFO  : Context for 'APU' is selected.
19:40:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:40:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:12 INFO  : Context for 'APU' is selected.
19:40:12 INFO  : 'stop' command is executed.
19:40:13 INFO  : 'ps7_init' command is executed.
19:40:13 INFO  : 'ps7_post_config' command is executed.
19:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:13 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:13 INFO  : Memory regions updated for context APU
19:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:13 INFO  : 'con' command is executed.
19:40:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:40:13 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:41:15 INFO  : Disconnected from the channel tcfchan#26.
19:41:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:41:16 INFO  : 'fpga -state' command is executed.
19:41:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:16 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:41:16 INFO  : 'jtag frequency' command is executed.
19:41:16 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:41:16 INFO  : Context for 'APU' is selected.
19:41:16 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:41:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:16 INFO  : Context for 'APU' is selected.
19:41:16 INFO  : 'stop' command is executed.
19:41:17 INFO  : 'ps7_init' command is executed.
19:41:17 INFO  : 'ps7_post_config' command is executed.
19:41:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:41:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:17 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:17 INFO  : Memory regions updated for context APU
19:41:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:17 INFO  : 'con' command is executed.
19:41:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:41:17 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:02:25 INFO  : Disconnected from the channel tcfchan#27.
20:02:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:02:26 INFO  : 'fpga -state' command is executed.
20:02:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:02:26 INFO  : 'jtag frequency' command is executed.
20:02:26 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:26 INFO  : Context for 'APU' is selected.
20:02:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:02:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:26 INFO  : Context for 'APU' is selected.
20:02:26 INFO  : 'stop' command is executed.
20:02:27 INFO  : 'ps7_init' command is executed.
20:02:27 INFO  : 'ps7_post_config' command is executed.
20:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:27 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:27 INFO  : Memory regions updated for context APU
20:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:27 INFO  : 'con' command is executed.
20:02:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:02:27 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:04:18 INFO  : Disconnected from the channel tcfchan#28.
20:04:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:04:19 INFO  : 'fpga -state' command is executed.
20:04:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:20 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:04:20 INFO  : 'jtag frequency' command is executed.
20:04:20 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:20 INFO  : Context for 'APU' is selected.
20:04:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:04:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:20 INFO  : Context for 'APU' is selected.
20:04:20 INFO  : 'stop' command is executed.
20:04:20 INFO  : 'ps7_init' command is executed.
20:04:20 INFO  : 'ps7_post_config' command is executed.
20:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:20 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:20 INFO  : Memory regions updated for context APU
20:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:20 INFO  : 'con' command is executed.
20:04:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:04:20 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:04:42 INFO  : Disconnected from the channel tcfchan#29.
20:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:04:43 INFO  : 'fpga -state' command is executed.
20:04:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:43 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:04:43 INFO  : 'jtag frequency' command is executed.
20:04:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:43 INFO  : Context for 'APU' is selected.
20:04:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:04:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:43 INFO  : Context for 'APU' is selected.
20:04:43 INFO  : 'stop' command is executed.
20:04:44 INFO  : 'ps7_init' command is executed.
20:04:44 INFO  : 'ps7_post_config' command is executed.
20:04:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:04:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:44 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:44 INFO  : Memory regions updated for context APU
20:04:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:44 INFO  : 'con' command is executed.
20:04:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:04:44 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
21:03:30 INFO  : Disconnected from the channel tcfchan#30.
21:03:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:03:31 INFO  : 'fpga -state' command is executed.
21:03:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:31 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:03:31 INFO  : 'jtag frequency' command is executed.
21:03:31 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:03:31 INFO  : Context for 'APU' is selected.
21:03:31 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:03:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:31 INFO  : Context for 'APU' is selected.
21:03:31 INFO  : 'stop' command is executed.
21:03:32 INFO  : 'ps7_init' command is executed.
21:03:32 INFO  : 'ps7_post_config' command is executed.
21:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:32 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:32 INFO  : Memory regions updated for context APU
21:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:32 INFO  : 'con' command is executed.
21:03:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

21:03:32 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
21:04:31 INFO  : Disconnected from the channel tcfchan#31.
21:04:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:04:33 INFO  : 'fpga -state' command is executed.
21:04:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:33 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:04:33 INFO  : 'jtag frequency' command is executed.
21:04:33 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:33 INFO  : Context for 'APU' is selected.
21:04:33 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:04:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:33 INFO  : Context for 'APU' is selected.
21:04:33 INFO  : 'stop' command is executed.
21:04:33 INFO  : 'ps7_init' command is executed.
21:04:33 INFO  : 'ps7_post_config' command is executed.
21:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:34 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:34 INFO  : Memory regions updated for context APU
21:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:34 INFO  : 'con' command is executed.
21:04:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

21:04:34 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
21:39:43 INFO  : Disconnected from the channel tcfchan#32.
21:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:39:44 INFO  : 'fpga -state' command is executed.
21:39:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:39:44 INFO  : 'jtag frequency' command is executed.
21:39:44 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:44 INFO  : Context for 'APU' is selected.
21:39:44 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:39:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:44 INFO  : Context for 'APU' is selected.
21:39:44 INFO  : 'stop' command is executed.
21:39:45 INFO  : 'ps7_init' command is executed.
21:39:45 INFO  : 'ps7_post_config' command is executed.
21:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:45 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:45 INFO  : Memory regions updated for context APU
21:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:45 INFO  : 'con' command is executed.
21:39:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

21:39:45 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:41:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1548200461797,  Project:1547556814359
15:41:16 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:41:24 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
15:41:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:41:28 INFO  : Clearing existing target manager status.
15:41:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:41:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:41:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:41:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
15:42:07 INFO  : Disconnected from the channel tcfchan#33.
15:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:42:08 INFO  : 'fpga -state' command is executed.
15:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:09 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:42:09 INFO  : 'jtag frequency' command is executed.
15:42:09 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:09 INFO  : Context for 'APU' is selected.
15:42:09 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:42:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:09 INFO  : Context for 'APU' is selected.
15:42:09 INFO  : 'stop' command is executed.
15:42:09 INFO  : 'ps7_init' command is executed.
15:42:09 INFO  : 'ps7_post_config' command is executed.
15:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:09 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:09 INFO  : Memory regions updated for context APU
15:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:10 INFO  : 'con' command is executed.
15:42:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:42:10 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:47:30 INFO  : Disconnected from the channel tcfchan#34.
15:47:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:47:32 INFO  : 'fpga -state' command is executed.
15:47:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:32 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:47:32 INFO  : 'jtag frequency' command is executed.
15:47:32 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:32 INFO  : Context for 'APU' is selected.
15:47:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:47:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:32 INFO  : Context for 'APU' is selected.
15:47:32 INFO  : 'stop' command is executed.
15:47:32 INFO  : 'ps7_init' command is executed.
15:47:32 INFO  : 'ps7_post_config' command is executed.
15:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:33 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:33 INFO  : Memory regions updated for context APU
15:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:33 INFO  : 'con' command is executed.
15:47:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:47:33 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:48:00 INFO  : Disconnected from the channel tcfchan#35.
15:48:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:48:02 INFO  : 'fpga -state' command is executed.
15:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:02 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:48:02 INFO  : 'jtag frequency' command is executed.
15:48:02 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:02 INFO  : Context for 'APU' is selected.
15:48:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:02 INFO  : Context for 'APU' is selected.
15:48:02 INFO  : 'stop' command is executed.
15:48:02 INFO  : 'ps7_init' command is executed.
15:48:02 INFO  : 'ps7_post_config' command is executed.
15:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:03 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:03 INFO  : Memory regions updated for context APU
15:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:03 INFO  : 'con' command is executed.
15:48:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:48:03 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:50:44 INFO  : Disconnected from the channel tcfchan#36.
15:50:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:50:46 INFO  : 'fpga -state' command is executed.
15:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:46 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:50:46 INFO  : 'jtag frequency' command is executed.
15:50:46 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:50:46 INFO  : Context for 'APU' is selected.
15:50:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:50:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:46 INFO  : Context for 'APU' is selected.
15:50:46 INFO  : 'stop' command is executed.
15:50:46 INFO  : 'ps7_init' command is executed.
15:50:46 INFO  : 'ps7_post_config' command is executed.
15:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:47 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:47 INFO  : Memory regions updated for context APU
15:50:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:47 INFO  : 'con' command is executed.
15:50:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:50:47 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:51:11 INFO  : Disconnected from the channel tcfchan#37.
15:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:51:12 INFO  : 'fpga -state' command is executed.
15:51:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:13 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:51:13 INFO  : 'jtag frequency' command is executed.
15:51:13 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:13 INFO  : Context for 'APU' is selected.
15:51:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:51:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:13 INFO  : Context for 'APU' is selected.
15:51:13 INFO  : 'stop' command is executed.
15:51:13 INFO  : 'ps7_init' command is executed.
15:51:13 INFO  : 'ps7_post_config' command is executed.
15:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:13 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:13 INFO  : Memory regions updated for context APU
15:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:13 INFO  : 'con' command is executed.
15:51:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:51:13 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:51:21 INFO  : Disconnected from the channel tcfchan#38.
15:51:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:51:22 INFO  : 'fpga -state' command is executed.
15:51:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:23 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:51:23 INFO  : 'jtag frequency' command is executed.
15:51:23 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:23 INFO  : Context for 'APU' is selected.
15:51:23 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:51:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:23 INFO  : Context for 'APU' is selected.
15:51:23 INFO  : 'stop' command is executed.
15:51:23 INFO  : 'ps7_init' command is executed.
15:51:23 INFO  : 'ps7_post_config' command is executed.
15:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:23 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:23 INFO  : Memory regions updated for context APU
15:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:24 INFO  : 'con' command is executed.
15:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:51:24 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:52:30 INFO  : Disconnected from the channel tcfchan#39.
15:52:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:52:31 INFO  : 'fpga -state' command is executed.
15:52:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:31 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:52:31 INFO  : 'jtag frequency' command is executed.
15:52:31 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:31 INFO  : Context for 'APU' is selected.
15:52:31 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:52:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:31 INFO  : Context for 'APU' is selected.
15:52:31 INFO  : 'stop' command is executed.
15:52:32 INFO  : 'ps7_init' command is executed.
15:52:32 INFO  : 'ps7_post_config' command is executed.
15:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:32 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:32 INFO  : Memory regions updated for context APU
15:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:32 INFO  : 'con' command is executed.
15:52:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:52:32 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:52:37 INFO  : Disconnected from the channel tcfchan#40.
15:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:52:38 INFO  : 'fpga -state' command is executed.
15:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:52:39 INFO  : 'jtag frequency' command is executed.
15:52:39 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:39 INFO  : Context for 'APU' is selected.
15:52:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:52:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:39 INFO  : Context for 'APU' is selected.
15:52:39 INFO  : 'stop' command is executed.
15:52:39 INFO  : 'ps7_init' command is executed.
15:52:39 INFO  : 'ps7_post_config' command is executed.
15:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:39 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:39 INFO  : Memory regions updated for context APU
15:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:40 INFO  : 'con' command is executed.
15:52:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:52:40 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:52:59 INFO  : Disconnected from the channel tcfchan#41.
15:53:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:53:00 INFO  : 'fpga -state' command is executed.
15:53:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:00 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:53:00 INFO  : 'jtag frequency' command is executed.
15:53:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:01 INFO  : Context for 'APU' is selected.
15:53:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:53:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:01 INFO  : Context for 'APU' is selected.
15:53:01 INFO  : 'stop' command is executed.
15:53:01 INFO  : 'ps7_init' command is executed.
15:53:01 INFO  : 'ps7_post_config' command is executed.
15:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:01 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:01 INFO  : Memory regions updated for context APU
15:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:01 INFO  : 'con' command is executed.
15:53:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:53:01 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:54:09 INFO  : Disconnected from the channel tcfchan#42.
15:54:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:54:10 INFO  : 'fpga -state' command is executed.
15:54:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:54:11 INFO  : 'jtag frequency' command is executed.
15:54:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:11 INFO  : Context for 'APU' is selected.
15:54:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:54:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:11 INFO  : Context for 'APU' is selected.
15:54:11 INFO  : 'stop' command is executed.
15:54:11 INFO  : 'ps7_init' command is executed.
15:54:11 INFO  : 'ps7_post_config' command is executed.
15:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:11 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:11 INFO  : Memory regions updated for context APU
15:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:11 INFO  : 'con' command is executed.
15:54:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:54:12 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:54:37 INFO  : Disconnected from the channel tcfchan#43.
15:54:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:54:38 INFO  : 'fpga -state' command is executed.
15:54:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:38 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:54:38 INFO  : 'jtag frequency' command is executed.
15:54:38 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:38 INFO  : Context for 'APU' is selected.
15:54:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:54:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:38 INFO  : Context for 'APU' is selected.
15:54:38 INFO  : 'stop' command is executed.
15:54:39 INFO  : 'ps7_init' command is executed.
15:54:39 INFO  : 'ps7_post_config' command is executed.
15:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:39 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:39 INFO  : Memory regions updated for context APU
15:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:39 INFO  : 'con' command is executed.
15:54:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:54:39 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:54:47 INFO  : Disconnected from the channel tcfchan#44.
15:54:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:54:48 INFO  : 'fpga -state' command is executed.
15:54:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:48 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:54:48 INFO  : 'jtag frequency' command is executed.
15:54:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:48 INFO  : Context for 'APU' is selected.
15:54:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:54:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:48 INFO  : Context for 'APU' is selected.
15:54:48 INFO  : 'stop' command is executed.
15:54:49 INFO  : 'ps7_init' command is executed.
15:54:49 INFO  : 'ps7_post_config' command is executed.
15:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:49 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:49 INFO  : Memory regions updated for context APU
15:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:49 INFO  : 'con' command is executed.
15:54:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:54:49 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:55:03 INFO  : Disconnected from the channel tcfchan#45.
15:55:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:55:05 INFO  : 'fpga -state' command is executed.
15:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:55:05 INFO  : 'jtag frequency' command is executed.
15:55:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:05 INFO  : Context for 'APU' is selected.
15:55:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:55:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:05 INFO  : Context for 'APU' is selected.
15:55:05 INFO  : 'stop' command is executed.
15:55:05 INFO  : 'ps7_init' command is executed.
15:55:05 INFO  : 'ps7_post_config' command is executed.
15:55:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:05 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:06 INFO  : Memory regions updated for context APU
15:55:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:06 INFO  : 'con' command is executed.
15:55:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:55:06 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:57:26 INFO  : Disconnected from the channel tcfchan#46.
15:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:57:27 INFO  : 'fpga -state' command is executed.
15:57:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:28 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:57:28 INFO  : 'jtag frequency' command is executed.
15:57:28 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:28 INFO  : Context for 'APU' is selected.
15:57:28 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:57:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:28 INFO  : Context for 'APU' is selected.
15:57:28 INFO  : 'stop' command is executed.
15:57:28 INFO  : 'ps7_init' command is executed.
15:57:28 INFO  : 'ps7_post_config' command is executed.
15:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:28 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:29 INFO  : Memory regions updated for context APU
15:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:29 INFO  : 'con' command is executed.
15:57:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:57:29 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:57:36 INFO  : Disconnected from the channel tcfchan#47.
15:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:57:37 INFO  : 'fpga -state' command is executed.
15:57:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:37 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:57:37 INFO  : 'jtag frequency' command is executed.
15:57:37 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:37 INFO  : Context for 'APU' is selected.
15:57:37 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:37 INFO  : Context for 'APU' is selected.
15:57:37 INFO  : 'stop' command is executed.
15:57:37 INFO  : 'ps7_init' command is executed.
15:57:37 INFO  : 'ps7_post_config' command is executed.
15:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:38 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:38 INFO  : Memory regions updated for context APU
15:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:38 INFO  : 'con' command is executed.
15:57:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:57:38 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:58:52 INFO  : Disconnected from the channel tcfchan#48.
15:58:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:58:54 INFO  : 'fpga -state' command is executed.
15:58:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:54 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:58:54 INFO  : 'jtag frequency' command is executed.
15:58:54 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:54 INFO  : Context for 'APU' is selected.
15:58:54 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:58:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:54 INFO  : Context for 'APU' is selected.
15:58:54 INFO  : 'stop' command is executed.
15:58:54 INFO  : 'ps7_init' command is executed.
15:58:54 INFO  : 'ps7_post_config' command is executed.
15:58:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:55 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:55 INFO  : Memory regions updated for context APU
15:58:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:55 INFO  : 'con' command is executed.
15:58:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:58:55 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:00:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
16:00:20 INFO  : Disconnected from the channel tcfchan#49.
16:00:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:00:21 INFO  : 'fpga -state' command is executed.
16:00:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:00:22 INFO  : 'jtag frequency' command is executed.
16:00:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:22 INFO  : Context for 'APU' is selected.
16:00:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:00:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:22 INFO  : Context for 'APU' is selected.
16:00:22 INFO  : 'stop' command is executed.
16:00:22 INFO  : 'ps7_init' command is executed.
16:00:22 INFO  : 'ps7_post_config' command is executed.
16:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:22 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:22 INFO  : Memory regions updated for context APU
16:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:23 INFO  : 'con' command is executed.
16:00:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:00:23 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:01:36 INFO  : Disconnected from the channel tcfchan#50.
16:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:01:37 INFO  : 'fpga -state' command is executed.
16:01:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:37 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:01:37 INFO  : 'jtag frequency' command is executed.
16:01:37 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:37 INFO  : Context for 'APU' is selected.
16:01:37 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:01:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:37 INFO  : Context for 'APU' is selected.
16:01:37 INFO  : 'stop' command is executed.
16:01:37 INFO  : 'ps7_init' command is executed.
16:01:37 INFO  : 'ps7_post_config' command is executed.
16:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:38 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:38 INFO  : Memory regions updated for context APU
16:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:38 INFO  : 'con' command is executed.
16:01:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:01:38 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:01:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:01:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
16:01:53 INFO  : Disconnected from the channel tcfchan#51.
16:01:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:01:54 INFO  : 'fpga -state' command is executed.
16:01:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:54 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:01:54 INFO  : 'jtag frequency' command is executed.
16:01:54 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:55 INFO  : Context for 'APU' is selected.
16:01:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:01:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:55 INFO  : Context for 'APU' is selected.
16:01:55 INFO  : 'stop' command is executed.
16:01:55 INFO  : 'ps7_init' command is executed.
16:01:55 INFO  : 'ps7_post_config' command is executed.
16:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:55 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:55 INFO  : Memory regions updated for context APU
16:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:55 INFO  : 'con' command is executed.
16:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:01:55 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:02:05 INFO  : Disconnected from the channel tcfchan#52.
16:02:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:02:06 INFO  : 'fpga -state' command is executed.
16:02:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:02:06 INFO  : 'jtag frequency' command is executed.
16:02:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:06 INFO  : Context for 'APU' is selected.
16:02:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:02:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:06 INFO  : Context for 'APU' is selected.
16:02:06 INFO  : 'stop' command is executed.
16:02:07 INFO  : 'ps7_init' command is executed.
16:02:07 INFO  : 'ps7_post_config' command is executed.
16:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:07 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:07 INFO  : Memory regions updated for context APU
16:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:07 INFO  : 'con' command is executed.
16:02:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:02:07 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:02:45 INFO  : Disconnected from the channel tcfchan#53.
16:02:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:02:46 INFO  : 'fpga -state' command is executed.
16:02:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:46 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:02:46 INFO  : 'jtag frequency' command is executed.
16:02:46 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:46 INFO  : Context for 'APU' is selected.
16:02:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:02:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:46 INFO  : Context for 'APU' is selected.
16:02:47 INFO  : 'stop' command is executed.
16:02:47 INFO  : 'ps7_init' command is executed.
16:02:47 INFO  : 'ps7_post_config' command is executed.
16:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:47 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:47 INFO  : Memory regions updated for context APU
16:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:47 INFO  : 'con' command is executed.
16:02:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:02:47 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:03:01 INFO  : Disconnected from the channel tcfchan#54.
16:03:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:03:02 INFO  : 'fpga -state' command is executed.
16:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:02 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:03:02 INFO  : 'jtag frequency' command is executed.
16:03:02 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:02 INFO  : Context for 'APU' is selected.
16:03:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:03:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:02 INFO  : Context for 'APU' is selected.
16:03:02 INFO  : 'stop' command is executed.
16:03:03 INFO  : 'ps7_init' command is executed.
16:03:03 INFO  : 'ps7_post_config' command is executed.
16:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:03 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:03 INFO  : Memory regions updated for context APU
16:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:03 INFO  : 'con' command is executed.
16:03:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:03:03 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:03:26 INFO  : Disconnected from the channel tcfchan#55.
16:03:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:03:27 INFO  : 'fpga -state' command is executed.
16:03:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:03:27 INFO  : 'jtag frequency' command is executed.
16:03:27 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:27 INFO  : Context for 'APU' is selected.
16:03:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:03:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:27 INFO  : Context for 'APU' is selected.
16:03:27 INFO  : 'stop' command is executed.
16:03:27 INFO  : 'ps7_init' command is executed.
16:03:27 INFO  : 'ps7_post_config' command is executed.
16:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:28 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:28 INFO  : Memory regions updated for context APU
16:03:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:28 INFO  : 'con' command is executed.
16:03:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:03:28 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:03:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:03:43 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
16:03:47 INFO  : Disconnected from the channel tcfchan#56.
16:03:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:03:48 INFO  : 'fpga -state' command is executed.
16:03:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:49 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:03:49 INFO  : 'jtag frequency' command is executed.
16:03:49 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:49 INFO  : Context for 'APU' is selected.
16:03:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:03:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:49 INFO  : Context for 'APU' is selected.
16:03:49 INFO  : 'stop' command is executed.
16:03:49 INFO  : 'ps7_init' command is executed.
16:03:49 INFO  : 'ps7_post_config' command is executed.
16:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:49 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:49 INFO  : Memory regions updated for context APU
16:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:49 INFO  : 'con' command is executed.
16:03:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:03:49 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:05:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
16:05:31 INFO  : Disconnected from the channel tcfchan#57.
16:05:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:05:32 INFO  : 'fpga -state' command is executed.
16:05:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:32 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:05:32 INFO  : 'jtag frequency' command is executed.
16:05:32 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:32 INFO  : Context for 'APU' is selected.
16:05:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:05:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:32 INFO  : Context for 'APU' is selected.
16:05:32 INFO  : 'stop' command is executed.
16:05:32 INFO  : 'ps7_init' command is executed.
16:05:32 INFO  : 'ps7_post_config' command is executed.
16:05:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:33 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:33 INFO  : Memory regions updated for context APU
16:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:33 INFO  : 'con' command is executed.
16:05:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:05:33 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:06:31 INFO  : Disconnected from the channel tcfchan#58.
16:06:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:06:32 INFO  : 'fpga -state' command is executed.
16:06:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:32 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:06:32 INFO  : 'jtag frequency' command is executed.
16:06:32 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:32 INFO  : Context for 'APU' is selected.
16:06:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:32 INFO  : Context for 'APU' is selected.
16:06:32 INFO  : 'stop' command is executed.
16:06:33 INFO  : 'ps7_init' command is executed.
16:06:33 INFO  : 'ps7_post_config' command is executed.
16:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:33 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:33 INFO  : Memory regions updated for context APU
16:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:33 INFO  : 'con' command is executed.
16:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:06:33 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:06:45 INFO  : Disconnected from the channel tcfchan#59.
16:06:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:06:47 INFO  : 'fpga -state' command is executed.
16:06:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:47 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:06:47 INFO  : 'jtag frequency' command is executed.
16:06:47 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:47 INFO  : Context for 'APU' is selected.
16:06:47 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:06:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:47 INFO  : Context for 'APU' is selected.
16:06:47 INFO  : 'stop' command is executed.
16:06:47 INFO  : 'ps7_init' command is executed.
16:06:47 INFO  : 'ps7_post_config' command is executed.
16:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:47 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:48 INFO  : Memory regions updated for context APU
16:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:48 INFO  : 'con' command is executed.
16:06:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:06:48 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:08:02 INFO  : Disconnected from the channel tcfchan#60.
16:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:08:04 INFO  : 'fpga -state' command is executed.
16:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:08:04 INFO  : 'jtag frequency' command is executed.
16:08:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:04 INFO  : Context for 'APU' is selected.
16:08:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:08:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:04 INFO  : Context for 'APU' is selected.
16:08:04 INFO  : 'stop' command is executed.
16:08:04 INFO  : 'ps7_init' command is executed.
16:08:04 INFO  : 'ps7_post_config' command is executed.
16:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:05 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:05 INFO  : Memory regions updated for context APU
16:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:05 INFO  : 'con' command is executed.
16:08:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:08:05 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:08:48 INFO  : Disconnected from the channel tcfchan#61.
16:08:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:08:49 INFO  : 'fpga -state' command is executed.
16:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:50 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:08:50 INFO  : 'jtag frequency' command is executed.
16:08:50 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:50 INFO  : Context for 'APU' is selected.
16:08:50 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:08:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:50 INFO  : Context for 'APU' is selected.
16:08:50 INFO  : 'stop' command is executed.
16:08:50 INFO  : 'ps7_init' command is executed.
16:08:50 INFO  : 'ps7_post_config' command is executed.
16:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:50 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:50 INFO  : Memory regions updated for context APU
16:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:50 INFO  : 'con' command is executed.
16:08:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:08:50 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:09:18 INFO  : Disconnected from the channel tcfchan#62.
16:09:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:09:20 INFO  : 'fpga -state' command is executed.
16:09:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:20 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:09:20 INFO  : 'jtag frequency' command is executed.
16:09:20 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:20 INFO  : Context for 'APU' is selected.
16:09:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:09:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:20 INFO  : Context for 'APU' is selected.
16:09:20 INFO  : 'stop' command is executed.
16:09:20 INFO  : 'ps7_init' command is executed.
16:09:20 INFO  : 'ps7_post_config' command is executed.
16:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:21 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:21 INFO  : Memory regions updated for context APU
16:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:21 INFO  : 'con' command is executed.
16:09:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:09:21 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:09:26 INFO  : Disconnected from the channel tcfchan#63.
16:09:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:09:27 INFO  : 'fpga -state' command is executed.
16:09:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:09:27 INFO  : 'jtag frequency' command is executed.
16:09:27 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:27 INFO  : Context for 'APU' is selected.
16:09:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:09:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:27 INFO  : Context for 'APU' is selected.
16:09:27 INFO  : 'stop' command is executed.
16:09:28 INFO  : 'ps7_init' command is executed.
16:09:28 INFO  : 'ps7_post_config' command is executed.
16:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:28 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:28 INFO  : Memory regions updated for context APU
16:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:28 INFO  : 'con' command is executed.
16:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:09:28 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:09:59 INFO  : Disconnected from the channel tcfchan#64.
16:10:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:10:01 INFO  : 'fpga -state' command is executed.
16:10:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:01 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:10:01 INFO  : 'jtag frequency' command is executed.
16:10:01 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:01 INFO  : Context for 'APU' is selected.
16:10:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:10:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:01 INFO  : Context for 'APU' is selected.
16:10:01 INFO  : 'stop' command is executed.
16:10:01 INFO  : 'ps7_init' command is executed.
16:10:01 INFO  : 'ps7_post_config' command is executed.
16:10:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:10:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:01 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:02 INFO  : Memory regions updated for context APU
16:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:02 INFO  : 'con' command is executed.
16:10:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:10:02 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:10:09 INFO  : Disconnected from the channel tcfchan#65.
16:10:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:10:10 INFO  : 'fpga -state' command is executed.
16:10:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:10:11 INFO  : 'jtag frequency' command is executed.
16:10:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:11 INFO  : Context for 'APU' is selected.
16:10:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:10:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:11 INFO  : Context for 'APU' is selected.
16:10:11 INFO  : 'stop' command is executed.
16:10:11 INFO  : 'ps7_init' command is executed.
16:10:11 INFO  : 'ps7_post_config' command is executed.
16:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:11 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:11 INFO  : Memory regions updated for context APU
16:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:11 INFO  : 'con' command is executed.
16:10:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:10:11 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:10:24 INFO  : Disconnected from the channel tcfchan#66.
16:10:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:10:26 INFO  : 'fpga -state' command is executed.
16:10:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:10:26 INFO  : 'jtag frequency' command is executed.
16:10:26 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:26 INFO  : Context for 'APU' is selected.
16:10:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:10:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:26 INFO  : Context for 'APU' is selected.
16:10:26 INFO  : 'stop' command is executed.
16:10:26 INFO  : 'ps7_init' command is executed.
16:10:26 INFO  : 'ps7_post_config' command is executed.
16:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:27 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:27 INFO  : Memory regions updated for context APU
16:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:27 INFO  : 'con' command is executed.
16:10:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:10:27 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:26:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:26:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
16:27:03 INFO  : Disconnected from the channel tcfchan#67.
16:27:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:27:04 INFO  : 'fpga -state' command is executed.
16:27:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:27:04 INFO  : 'jtag frequency' command is executed.
16:27:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:04 INFO  : Context for 'APU' is selected.
16:27:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:27:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:04 INFO  : Context for 'APU' is selected.
16:27:04 INFO  : 'stop' command is executed.
16:27:05 INFO  : 'ps7_init' command is executed.
16:27:05 INFO  : 'ps7_post_config' command is executed.
16:27:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:05 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:05 INFO  : Memory regions updated for context APU
16:27:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:05 INFO  : 'con' command is executed.
16:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:27:05 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:28:00 INFO  : Disconnected from the channel tcfchan#68.
16:28:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:28:01 INFO  : 'fpga -state' command is executed.
16:28:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:01 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:28:01 INFO  : 'jtag frequency' command is executed.
16:28:01 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:01 INFO  : Context for 'APU' is selected.
16:28:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:28:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:01 INFO  : Context for 'APU' is selected.
16:28:01 INFO  : 'stop' command is executed.
16:28:02 INFO  : 'ps7_init' command is executed.
16:28:02 INFO  : 'ps7_post_config' command is executed.
16:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:02 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:02 INFO  : Memory regions updated for context APU
16:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:02 INFO  : 'con' command is executed.
16:28:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:28:02 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:29:13 INFO  : Disconnected from the channel tcfchan#69.
16:29:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:29:14 INFO  : 'fpga -state' command is executed.
16:29:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:14 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:29:14 INFO  : 'jtag frequency' command is executed.
16:29:14 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:14 INFO  : Context for 'APU' is selected.
16:29:14 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:29:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:14 INFO  : Context for 'APU' is selected.
16:29:14 INFO  : 'stop' command is executed.
16:29:14 INFO  : 'ps7_init' command is executed.
16:29:15 INFO  : 'ps7_post_config' command is executed.
16:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:15 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:15 INFO  : Memory regions updated for context APU
16:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:15 INFO  : 'con' command is executed.
16:29:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:29:15 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:33:21 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
16:33:31 INFO  : Disconnected from the channel tcfchan#70.
16:33:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:33:32 INFO  : 'fpga -state' command is executed.
16:33:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:32 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:33:32 INFO  : 'jtag frequency' command is executed.
16:33:32 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:32 INFO  : Context for 'APU' is selected.
16:33:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:33:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:32 INFO  : Context for 'APU' is selected.
16:33:32 INFO  : 'stop' command is executed.
16:33:33 INFO  : 'ps7_init' command is executed.
16:33:33 INFO  : 'ps7_post_config' command is executed.
16:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:33 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:33 INFO  : Memory regions updated for context APU
16:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:33 INFO  : 'con' command is executed.
16:33:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:33:33 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:36:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:37:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
16:37:06 INFO  : Disconnected from the channel tcfchan#71.
16:37:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:37:07 INFO  : 'fpga -state' command is executed.
16:37:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:37:07 INFO  : 'jtag frequency' command is executed.
16:37:07 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:07 INFO  : Context for 'APU' is selected.
16:37:07 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:37:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:07 INFO  : Context for 'APU' is selected.
16:37:07 INFO  : 'stop' command is executed.
16:37:08 INFO  : 'ps7_init' command is executed.
16:37:08 INFO  : 'ps7_post_config' command is executed.
16:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:08 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:08 INFO  : Memory regions updated for context APU
16:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:08 INFO  : 'con' command is executed.
16:37:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:37:08 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:39:13 INFO  : Disconnected from the channel tcfchan#72.
16:39:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:39:14 INFO  : 'fpga -state' command is executed.
16:39:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:14 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:39:14 INFO  : 'jtag frequency' command is executed.
16:39:14 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:14 INFO  : Context for 'APU' is selected.
16:39:14 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:39:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:14 INFO  : Context for 'APU' is selected.
16:39:15 INFO  : 'stop' command is executed.
16:39:15 INFO  : 'ps7_init' command is executed.
16:39:15 INFO  : 'ps7_post_config' command is executed.
16:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:15 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:15 INFO  : Memory regions updated for context APU
16:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:15 INFO  : 'con' command is executed.
16:39:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:39:15 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:41:14 INFO  : Disconnected from the channel tcfchan#73.
16:41:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:41:15 INFO  : 'fpga -state' command is executed.
16:41:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:16 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:41:16 INFO  : 'jtag frequency' command is executed.
16:41:16 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:16 INFO  : Context for 'APU' is selected.
16:41:16 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:16 INFO  : Context for 'APU' is selected.
16:41:16 INFO  : 'stop' command is executed.
16:41:16 INFO  : 'ps7_init' command is executed.
16:41:16 INFO  : 'ps7_post_config' command is executed.
16:41:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:16 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:16 INFO  : Memory regions updated for context APU
16:41:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:16 INFO  : 'con' command is executed.
16:41:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:41:16 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:41:39 INFO  : Disconnected from the channel tcfchan#74.
16:41:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:41:40 INFO  : 'fpga -state' command is executed.
16:41:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:41 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:41:41 INFO  : 'jtag frequency' command is executed.
16:41:41 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:41 INFO  : Context for 'APU' is selected.
16:41:41 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:41 INFO  : Context for 'APU' is selected.
16:41:41 INFO  : 'stop' command is executed.
16:41:41 INFO  : 'ps7_init' command is executed.
16:41:41 INFO  : 'ps7_post_config' command is executed.
16:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:41 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:41 INFO  : Memory regions updated for context APU
16:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:42 INFO  : 'con' command is executed.
16:41:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:41:42 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:42:08 INFO  : Disconnected from the channel tcfchan#75.
16:42:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:42:09 INFO  : 'fpga -state' command is executed.
16:42:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:42:10 INFO  : 'jtag frequency' command is executed.
16:42:10 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:10 INFO  : Context for 'APU' is selected.
16:42:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:10 INFO  : Context for 'APU' is selected.
16:42:10 INFO  : 'stop' command is executed.
16:42:10 INFO  : 'ps7_init' command is executed.
16:42:10 INFO  : 'ps7_post_config' command is executed.
16:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:10 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:10 INFO  : Memory regions updated for context APU
16:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:10 INFO  : 'con' command is executed.
16:42:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:42:10 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:01:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1548205295302,  Project:1548200461797
17:01:51 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:01:53 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
17:01:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:01:56 INFO  : Clearing existing target manager status.
17:01:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:01:56 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:02:01 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:02:07 INFO  : Disconnected from the channel tcfchan#76.
17:02:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:02:08 INFO  : 'fpga -state' command is executed.
17:02:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:02:08 INFO  : 'jtag frequency' command is executed.
17:02:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:08 INFO  : Context for 'APU' is selected.
17:02:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:08 INFO  : Context for 'APU' is selected.
17:02:08 INFO  : 'stop' command is executed.
17:02:09 INFO  : 'ps7_init' command is executed.
17:02:09 INFO  : 'ps7_post_config' command is executed.
17:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:09 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:09 INFO  : Memory regions updated for context APU
17:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:09 INFO  : 'con' command is executed.
17:02:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:02:09 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:03:38 INFO  : Disconnected from the channel tcfchan#77.
17:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:03:39 INFO  : 'fpga -state' command is executed.
17:03:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:03:39 INFO  : 'jtag frequency' command is executed.
17:03:39 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:39 INFO  : Context for 'APU' is selected.
17:03:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:03:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:39 INFO  : Context for 'APU' is selected.
17:03:39 INFO  : 'stop' command is executed.
17:03:40 INFO  : 'ps7_init' command is executed.
17:03:40 INFO  : 'ps7_post_config' command is executed.
17:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:40 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:40 INFO  : Memory regions updated for context APU
17:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:40 INFO  : 'con' command is executed.
17:03:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:03:40 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:15:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1548206122453,  Project:1548205295302
17:15:42 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:15:47 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
17:15:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:15:50 INFO  : Clearing existing target manager status.
17:15:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:15:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:15:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:15:58 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:16:53 INFO  : Disconnected from the channel tcfchan#78.
17:16:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:16:54 INFO  : 'fpga -state' command is executed.
17:16:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:54 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:16:54 INFO  : 'jtag frequency' command is executed.
17:16:54 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:55 INFO  : Context for 'APU' is selected.
17:16:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:16:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:55 INFO  : Context for 'APU' is selected.
17:16:55 INFO  : 'stop' command is executed.
17:16:55 INFO  : 'ps7_init' command is executed.
17:16:55 INFO  : 'ps7_post_config' command is executed.
17:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:55 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:55 INFO  : Memory regions updated for context APU
17:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:55 INFO  : 'con' command is executed.
17:16:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:16:55 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:18:34 INFO  : Disconnected from the channel tcfchan#79.
17:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:18:35 INFO  : 'fpga -state' command is executed.
17:18:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:18:35 INFO  : 'jtag frequency' command is executed.
17:18:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:35 INFO  : Context for 'APU' is selected.
17:18:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:18:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:35 INFO  : Context for 'APU' is selected.
17:18:35 INFO  : 'stop' command is executed.
17:18:36 INFO  : 'ps7_init' command is executed.
17:18:36 INFO  : 'ps7_post_config' command is executed.
17:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:36 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:36 INFO  : Memory regions updated for context APU
17:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:36 INFO  : 'con' command is executed.
17:18:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:18:36 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:24:31 INFO  : Disconnected from the channel tcfchan#80.
17:24:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:24:32 INFO  : 'fpga -state' command is executed.
17:24:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:33 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:24:33 INFO  : 'jtag frequency' command is executed.
17:24:33 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:33 INFO  : Context for 'APU' is selected.
17:24:33 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:24:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:33 INFO  : Context for 'APU' is selected.
17:24:33 INFO  : 'stop' command is executed.
17:24:33 INFO  : 'ps7_init' command is executed.
17:24:33 INFO  : 'ps7_post_config' command is executed.
17:24:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:33 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:34 INFO  : Memory regions updated for context APU
17:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:34 INFO  : 'con' command is executed.
17:24:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:24:34 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:25:34 INFO  : Disconnected from the channel tcfchan#81.
17:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:25:35 INFO  : 'fpga -state' command is executed.
17:25:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:25:35 INFO  : 'jtag frequency' command is executed.
17:25:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:35 INFO  : Context for 'APU' is selected.
17:25:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:25:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:35 INFO  : Context for 'APU' is selected.
17:25:36 INFO  : 'stop' command is executed.
17:25:36 INFO  : 'ps7_init' command is executed.
17:25:36 INFO  : 'ps7_post_config' command is executed.
17:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:36 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:36 INFO  : Memory regions updated for context APU
17:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:37 INFO  : 'con' command is executed.
17:25:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:25:37 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:26:56 INFO  : Disconnected from the channel tcfchan#82.
17:26:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:26:58 INFO  : 'fpga -state' command is executed.
17:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:58 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:26:58 INFO  : 'jtag frequency' command is executed.
17:26:58 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:58 INFO  : Context for 'APU' is selected.
17:26:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:26:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:58 INFO  : Context for 'APU' is selected.
17:26:58 INFO  : 'stop' command is executed.
17:26:58 INFO  : 'ps7_init' command is executed.
17:26:58 INFO  : 'ps7_post_config' command is executed.
17:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:59 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:59 INFO  : Memory regions updated for context APU
17:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:59 INFO  : 'con' command is executed.
17:26:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:26:59 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:28:10 INFO  : Disconnected from the channel tcfchan#83.
17:28:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:28:11 INFO  : 'fpga -state' command is executed.
17:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:12 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:28:12 INFO  : 'jtag frequency' command is executed.
17:28:12 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:12 INFO  : Context for 'APU' is selected.
17:28:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:28:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:12 INFO  : Context for 'APU' is selected.
17:28:12 INFO  : 'stop' command is executed.
17:28:12 INFO  : 'ps7_init' command is executed.
17:28:12 INFO  : 'ps7_post_config' command is executed.
17:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:12 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:12 INFO  : Memory regions updated for context APU
17:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:13 INFO  : 'con' command is executed.
17:28:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:28:13 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:29:28 INFO  : Disconnected from the channel tcfchan#84.
17:29:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:29:29 INFO  : 'fpga -state' command is executed.
17:29:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:29:29 INFO  : 'jtag frequency' command is executed.
17:29:30 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:30 INFO  : Context for 'APU' is selected.
17:29:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:29:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:30 INFO  : Context for 'APU' is selected.
17:29:30 INFO  : 'stop' command is executed.
17:29:30 INFO  : 'ps7_init' command is executed.
17:29:30 INFO  : 'ps7_post_config' command is executed.
17:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:30 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:30 INFO  : Memory regions updated for context APU
17:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:30 INFO  : 'con' command is executed.
17:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:29:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:30:06 INFO  : Disconnected from the channel tcfchan#85.
17:30:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:30:07 INFO  : 'fpga -state' command is executed.
17:30:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:30:07 INFO  : 'jtag frequency' command is executed.
17:30:07 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:07 INFO  : Context for 'APU' is selected.
17:30:07 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:30:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:07 INFO  : Context for 'APU' is selected.
17:30:07 INFO  : 'stop' command is executed.
17:30:08 INFO  : 'ps7_init' command is executed.
17:30:08 INFO  : 'ps7_post_config' command is executed.
17:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:08 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:08 INFO  : Memory regions updated for context APU
17:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:08 INFO  : 'con' command is executed.
17:30:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:30:08 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:30:38 INFO  : Disconnected from the channel tcfchan#86.
17:30:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:30:40 INFO  : 'fpga -state' command is executed.
17:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:40 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:30:40 INFO  : 'jtag frequency' command is executed.
17:30:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:40 INFO  : Context for 'APU' is selected.
17:30:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:30:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:40 INFO  : Context for 'APU' is selected.
17:30:40 INFO  : 'stop' command is executed.
17:30:40 INFO  : 'ps7_init' command is executed.
17:30:40 INFO  : 'ps7_post_config' command is executed.
17:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:40 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:41 INFO  : Memory regions updated for context APU
17:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:41 INFO  : 'con' command is executed.
17:30:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:30:41 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:30:56 INFO  : Disconnected from the channel tcfchan#87.
17:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:30:57 INFO  : 'fpga -state' command is executed.
17:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:30:57 INFO  : 'jtag frequency' command is executed.
17:30:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:57 INFO  : Context for 'APU' is selected.
17:30:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:30:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:57 INFO  : Context for 'APU' is selected.
17:30:57 INFO  : 'stop' command is executed.
17:30:58 INFO  : 'ps7_init' command is executed.
17:30:58 INFO  : 'ps7_post_config' command is executed.
17:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:58 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:58 INFO  : Memory regions updated for context APU
17:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:58 INFO  : 'con' command is executed.
17:30:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:30:58 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:31:53 INFO  : Disconnected from the channel tcfchan#88.
17:31:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:31:54 INFO  : 'fpga -state' command is executed.
17:31:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:54 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:31:54 INFO  : 'jtag frequency' command is executed.
17:31:54 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:54 INFO  : Context for 'APU' is selected.
17:31:54 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:31:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:54 INFO  : Context for 'APU' is selected.
17:31:54 INFO  : 'stop' command is executed.
17:31:54 INFO  : 'ps7_init' command is executed.
17:31:55 INFO  : 'ps7_post_config' command is executed.
17:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:55 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:55 INFO  : Memory regions updated for context APU
17:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:55 INFO  : 'con' command is executed.
17:31:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:31:55 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:32:24 INFO  : Disconnected from the channel tcfchan#89.
17:32:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:32:25 INFO  : 'fpga -state' command is executed.
17:32:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:25 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:32:25 INFO  : 'jtag frequency' command is executed.
17:32:25 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:25 INFO  : Context for 'APU' is selected.
17:32:25 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:32:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:25 INFO  : Context for 'APU' is selected.
17:32:25 INFO  : 'stop' command is executed.
17:32:26 INFO  : 'ps7_init' command is executed.
17:32:26 INFO  : 'ps7_post_config' command is executed.
17:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:26 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:26 INFO  : Memory regions updated for context APU
17:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:26 INFO  : 'con' command is executed.
17:32:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:32:26 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:32:41 INFO  : Disconnected from the channel tcfchan#90.
17:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:32:42 INFO  : 'fpga -state' command is executed.
17:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:42 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:32:42 INFO  : 'jtag frequency' command is executed.
17:32:42 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:42 INFO  : Context for 'APU' is selected.
17:32:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:42 INFO  : Context for 'APU' is selected.
17:32:42 INFO  : 'stop' command is executed.
17:32:42 INFO  : 'ps7_init' command is executed.
17:32:42 INFO  : 'ps7_post_config' command is executed.
17:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:43 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:43 INFO  : Memory regions updated for context APU
17:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:43 INFO  : 'con' command is executed.
17:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:32:43 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:33:03 INFO  : Disconnected from the channel tcfchan#91.
17:33:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:33:04 INFO  : 'fpga -state' command is executed.
17:33:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:33:05 INFO  : 'jtag frequency' command is executed.
17:33:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:05 INFO  : Context for 'APU' is selected.
17:33:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:33:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:05 INFO  : Context for 'APU' is selected.
17:33:05 INFO  : 'stop' command is executed.
17:33:05 INFO  : 'ps7_init' command is executed.
17:33:05 INFO  : 'ps7_post_config' command is executed.
17:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:05 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:05 INFO  : Memory regions updated for context APU
17:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:05 INFO  : 'con' command is executed.
17:33:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:33:05 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:33:18 INFO  : Disconnected from the channel tcfchan#92.
17:33:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:33:19 INFO  : 'fpga -state' command is executed.
17:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:19 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:33:19 INFO  : 'jtag frequency' command is executed.
17:33:19 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:19 INFO  : Context for 'APU' is selected.
17:33:19 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:33:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:19 INFO  : Context for 'APU' is selected.
17:33:20 INFO  : 'stop' command is executed.
17:33:20 INFO  : 'ps7_init' command is executed.
17:33:20 INFO  : 'ps7_post_config' command is executed.
17:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:20 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:20 INFO  : Memory regions updated for context APU
17:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:20 INFO  : 'con' command is executed.
17:33:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:33:20 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:33:43 INFO  : Disconnected from the channel tcfchan#93.
17:33:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:33:44 INFO  : 'fpga -state' command is executed.
17:33:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:33:44 INFO  : 'jtag frequency' command is executed.
17:33:44 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:44 INFO  : Context for 'APU' is selected.
17:33:44 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:44 INFO  : Context for 'APU' is selected.
17:33:45 INFO  : 'stop' command is executed.
17:33:45 INFO  : 'ps7_init' command is executed.
17:33:45 INFO  : 'ps7_post_config' command is executed.
17:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:45 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:45 INFO  : Memory regions updated for context APU
17:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:45 INFO  : 'con' command is executed.
17:33:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:33:45 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:34:11 INFO  : Disconnected from the channel tcfchan#94.
17:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:34:13 INFO  : 'fpga -state' command is executed.
17:34:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:13 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:34:13 INFO  : 'jtag frequency' command is executed.
17:34:13 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:13 INFO  : Context for 'APU' is selected.
17:34:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:13 INFO  : Context for 'APU' is selected.
17:34:13 INFO  : 'stop' command is executed.
17:34:13 INFO  : 'ps7_init' command is executed.
17:34:13 INFO  : 'ps7_post_config' command is executed.
17:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:14 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:14 INFO  : Memory regions updated for context APU
17:34:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:14 INFO  : 'con' command is executed.
17:34:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:34:14 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:34:36 INFO  : Disconnected from the channel tcfchan#95.
17:34:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:34:38 INFO  : 'fpga -state' command is executed.
17:34:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:38 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:34:38 INFO  : 'jtag frequency' command is executed.
17:34:38 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:38 INFO  : Context for 'APU' is selected.
17:34:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:38 INFO  : Context for 'APU' is selected.
17:34:38 INFO  : 'stop' command is executed.
17:34:38 INFO  : 'ps7_init' command is executed.
17:34:38 INFO  : 'ps7_post_config' command is executed.
17:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:39 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:39 INFO  : Memory regions updated for context APU
17:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:39 INFO  : 'con' command is executed.
17:34:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:34:39 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:35:24 INFO  : Disconnected from the channel tcfchan#96.
17:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:35:25 INFO  : 'fpga -state' command is executed.
17:35:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:25 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:35:25 INFO  : 'jtag frequency' command is executed.
17:35:25 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:25 INFO  : Context for 'APU' is selected.
17:35:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:35:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:26 INFO  : Context for 'APU' is selected.
17:35:26 INFO  : 'stop' command is executed.
17:35:26 INFO  : 'ps7_init' command is executed.
17:35:26 INFO  : 'ps7_post_config' command is executed.
17:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:26 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:26 INFO  : Memory regions updated for context APU
17:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:26 INFO  : 'con' command is executed.
17:35:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:35:26 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:38:03 INFO  : Disconnected from the channel tcfchan#97.
17:38:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:38:04 INFO  : 'fpga -state' command is executed.
17:38:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:38:04 INFO  : 'jtag frequency' command is executed.
17:38:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:04 INFO  : Context for 'APU' is selected.
17:38:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:38:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:04 INFO  : Context for 'APU' is selected.
17:38:04 INFO  : 'stop' command is executed.
17:38:04 INFO  : 'ps7_init' command is executed.
17:38:04 INFO  : 'ps7_post_config' command is executed.
17:38:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:05 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:05 INFO  : Memory regions updated for context APU
17:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:05 INFO  : 'con' command is executed.
17:38:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:38:05 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:38:33 INFO  : Disconnected from the channel tcfchan#98.
17:38:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:38:34 INFO  : 'fpga -state' command is executed.
17:38:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:38:34 INFO  : 'jtag frequency' command is executed.
17:38:34 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:35 INFO  : Context for 'APU' is selected.
17:38:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:38:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:35 INFO  : Context for 'APU' is selected.
17:38:35 INFO  : 'stop' command is executed.
17:38:35 INFO  : 'ps7_init' command is executed.
17:38:35 INFO  : 'ps7_post_config' command is executed.
17:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:35 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:35 INFO  : Memory regions updated for context APU
17:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:35 INFO  : 'con' command is executed.
17:38:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:38:35 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:38:45 INFO  : Disconnected from the channel tcfchan#99.
17:38:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:38:46 INFO  : 'fpga -state' command is executed.
17:38:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:46 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:38:46 INFO  : 'jtag frequency' command is executed.
17:38:46 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:46 INFO  : Context for 'APU' is selected.
17:38:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:38:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:46 INFO  : Context for 'APU' is selected.
17:38:47 INFO  : 'stop' command is executed.
17:38:47 INFO  : 'ps7_init' command is executed.
17:38:47 INFO  : 'ps7_post_config' command is executed.
17:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:47 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:47 INFO  : Memory regions updated for context APU
17:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:47 INFO  : 'con' command is executed.
17:38:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:38:47 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:39:09 INFO  : Disconnected from the channel tcfchan#100.
17:39:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:39:10 INFO  : 'fpga -state' command is executed.
17:39:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:39:10 INFO  : 'jtag frequency' command is executed.
17:39:10 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:11 INFO  : Context for 'APU' is selected.
17:39:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:39:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:11 INFO  : Context for 'APU' is selected.
17:39:11 INFO  : 'stop' command is executed.
17:39:11 INFO  : 'ps7_init' command is executed.
17:39:11 INFO  : 'ps7_post_config' command is executed.
17:39:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:39:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:11 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:11 INFO  : Memory regions updated for context APU
17:39:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:11 INFO  : 'con' command is executed.
17:39:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:39:11 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:39:23 INFO  : Disconnected from the channel tcfchan#101.
17:39:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:39:25 INFO  : 'fpga -state' command is executed.
17:39:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:25 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:39:25 INFO  : 'jtag frequency' command is executed.
17:39:25 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:25 INFO  : Context for 'APU' is selected.
17:39:25 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:39:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:25 INFO  : Context for 'APU' is selected.
17:39:25 INFO  : 'stop' command is executed.
17:39:25 INFO  : 'ps7_init' command is executed.
17:39:25 INFO  : 'ps7_post_config' command is executed.
17:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:26 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:26 INFO  : Memory regions updated for context APU
17:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:26 INFO  : 'con' command is executed.
17:39:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:39:26 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:39:54 INFO  : Disconnected from the channel tcfchan#102.
17:39:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:39:55 INFO  : 'fpga -state' command is executed.
17:39:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:55 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:39:55 INFO  : 'jtag frequency' command is executed.
17:39:55 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:55 INFO  : Context for 'APU' is selected.
17:39:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:39:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:55 INFO  : Context for 'APU' is selected.
17:39:55 INFO  : 'stop' command is executed.
17:39:56 INFO  : 'ps7_init' command is executed.
17:39:56 INFO  : 'ps7_post_config' command is executed.
17:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:56 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:56 INFO  : Memory regions updated for context APU
17:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:56 INFO  : 'con' command is executed.
17:39:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:39:56 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:40:17 INFO  : Disconnected from the channel tcfchan#103.
17:40:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:40:19 INFO  : 'fpga -state' command is executed.
17:40:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:19 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:40:19 INFO  : 'jtag frequency' command is executed.
17:40:19 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:19 INFO  : Context for 'APU' is selected.
17:40:19 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:40:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:19 INFO  : Context for 'APU' is selected.
17:40:19 INFO  : 'stop' command is executed.
17:40:19 INFO  : 'ps7_init' command is executed.
17:40:19 INFO  : 'ps7_post_config' command is executed.
17:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:19 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:20 INFO  : Memory regions updated for context APU
17:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:20 INFO  : 'con' command is executed.
17:40:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:40:20 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:41:23 INFO  : Disconnected from the channel tcfchan#104.
17:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:41:24 INFO  : 'fpga -state' command is executed.
17:41:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:24 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:41:24 INFO  : 'jtag frequency' command is executed.
17:41:24 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:41:24 INFO  : Context for 'APU' is selected.
17:41:24 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:41:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:25 INFO  : Context for 'APU' is selected.
17:41:25 INFO  : 'stop' command is executed.
17:41:25 INFO  : 'ps7_init' command is executed.
17:41:25 INFO  : 'ps7_post_config' command is executed.
17:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:25 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:25 INFO  : Memory regions updated for context APU
17:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:25 INFO  : 'con' command is executed.
17:41:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:41:25 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:42:13 INFO  : Disconnected from the channel tcfchan#105.
17:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:42:14 INFO  : 'fpga -state' command is executed.
17:42:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:14 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:42:14 INFO  : 'jtag frequency' command is executed.
17:42:14 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:14 INFO  : Context for 'APU' is selected.
17:42:14 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:42:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:14 INFO  : Context for 'APU' is selected.
17:42:15 INFO  : 'stop' command is executed.
17:42:15 INFO  : 'ps7_init' command is executed.
17:42:15 INFO  : 'ps7_post_config' command is executed.
17:42:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:42:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:15 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:15 INFO  : Memory regions updated for context APU
17:42:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:15 INFO  : 'con' command is executed.
17:42:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:42:15 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:42:45 INFO  : Disconnected from the channel tcfchan#106.
17:42:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:42:46 INFO  : 'fpga -state' command is executed.
17:42:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:46 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:42:46 INFO  : 'jtag frequency' command is executed.
17:42:46 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:46 INFO  : Context for 'APU' is selected.
17:42:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:42:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:46 INFO  : Context for 'APU' is selected.
17:42:46 INFO  : 'stop' command is executed.
17:42:47 INFO  : 'ps7_init' command is executed.
17:42:47 INFO  : 'ps7_post_config' command is executed.
17:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:47 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:47 INFO  : Memory regions updated for context APU
17:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:47 INFO  : 'con' command is executed.
17:42:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:42:47 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:42:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:43:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:43:04 INFO  : Disconnected from the channel tcfchan#107.
17:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:43:05 INFO  : 'fpga -state' command is executed.
17:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:43:05 INFO  : 'jtag frequency' command is executed.
17:43:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:05 INFO  : Context for 'APU' is selected.
17:43:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:06 INFO  : Context for 'APU' is selected.
17:43:06 INFO  : 'stop' command is executed.
17:43:06 INFO  : 'ps7_init' command is executed.
17:43:06 INFO  : 'ps7_post_config' command is executed.
17:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:06 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:06 INFO  : Memory regions updated for context APU
17:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:06 INFO  : 'con' command is executed.
17:43:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:43:06 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:43:18 INFO  : Disconnected from the channel tcfchan#108.
17:43:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:43:19 INFO  : 'fpga -state' command is executed.
17:43:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:20 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:43:20 INFO  : 'jtag frequency' command is executed.
17:43:20 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:20 INFO  : Context for 'APU' is selected.
17:43:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:20 INFO  : Context for 'APU' is selected.
17:43:20 INFO  : 'stop' command is executed.
17:43:20 INFO  : 'ps7_init' command is executed.
17:43:20 INFO  : 'ps7_post_config' command is executed.
17:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:20 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:20 INFO  : Memory regions updated for context APU
17:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:21 INFO  : 'con' command is executed.
17:43:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:43:21 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:43:30 INFO  : Disconnected from the channel tcfchan#109.
17:43:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:43:31 INFO  : 'fpga -state' command is executed.
17:43:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:32 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:43:32 INFO  : 'jtag frequency' command is executed.
17:43:32 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:32 INFO  : Context for 'APU' is selected.
17:43:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:32 INFO  : Context for 'APU' is selected.
17:43:32 INFO  : 'stop' command is executed.
17:43:32 INFO  : 'ps7_init' command is executed.
17:43:32 INFO  : 'ps7_post_config' command is executed.
17:43:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:32 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:32 INFO  : Memory regions updated for context APU
17:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:33 INFO  : 'con' command is executed.
17:43:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:43:33 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:43:53 INFO  : Disconnected from the channel tcfchan#110.
17:43:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:43:54 INFO  : 'fpga -state' command is executed.
17:43:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:54 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:43:55 INFO  : 'jtag frequency' command is executed.
17:43:55 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:55 INFO  : Context for 'APU' is selected.
17:43:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:55 INFO  : Context for 'APU' is selected.
17:43:55 INFO  : 'stop' command is executed.
17:43:55 INFO  : 'ps7_init' command is executed.
17:43:55 INFO  : 'ps7_post_config' command is executed.
17:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:55 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:55 INFO  : Memory regions updated for context APU
17:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:55 INFO  : 'con' command is executed.
17:43:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:43:55 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:44:21 INFO  : Disconnected from the channel tcfchan#111.
17:44:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:44:23 INFO  : 'fpga -state' command is executed.
17:44:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:23 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:44:23 INFO  : 'jtag frequency' command is executed.
17:44:23 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:23 INFO  : Context for 'APU' is selected.
17:44:23 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:44:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:23 INFO  : Context for 'APU' is selected.
17:44:23 INFO  : 'stop' command is executed.
17:44:23 INFO  : 'ps7_init' command is executed.
17:44:23 INFO  : 'ps7_post_config' command is executed.
17:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:24 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:24 INFO  : Memory regions updated for context APU
17:44:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:24 INFO  : 'con' command is executed.
17:44:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:44:24 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:44:51 INFO  : Disconnected from the channel tcfchan#112.
17:44:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:44:52 INFO  : 'fpga -state' command is executed.
17:44:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:44:52 INFO  : 'jtag frequency' command is executed.
17:44:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:52 INFO  : Context for 'APU' is selected.
17:44:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:44:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:52 INFO  : Context for 'APU' is selected.
17:44:52 INFO  : 'stop' command is executed.
17:44:53 INFO  : 'ps7_init' command is executed.
17:44:53 INFO  : 'ps7_post_config' command is executed.
17:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:53 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:53 INFO  : Memory regions updated for context APU
17:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:53 INFO  : 'con' command is executed.
17:44:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:44:53 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:46:13 INFO  : Disconnected from the channel tcfchan#113.
17:46:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:46:14 INFO  : 'fpga -state' command is executed.
17:46:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:14 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:46:14 INFO  : 'jtag frequency' command is executed.
17:46:14 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:14 INFO  : Context for 'APU' is selected.
17:46:14 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:46:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:14 INFO  : Context for 'APU' is selected.
17:46:14 INFO  : 'stop' command is executed.
17:46:15 INFO  : 'ps7_init' command is executed.
17:46:15 INFO  : 'ps7_post_config' command is executed.
17:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:15 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:15 INFO  : Memory regions updated for context APU
17:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:15 INFO  : 'con' command is executed.
17:46:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:46:15 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:48:57 INFO  : Disconnected from the channel tcfchan#114.
17:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:48:58 INFO  : 'fpga -state' command is executed.
17:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:58 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:48:58 INFO  : 'jtag frequency' command is executed.
17:48:58 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:58 INFO  : Context for 'APU' is selected.
17:48:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:48:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:58 INFO  : Context for 'APU' is selected.
17:48:58 INFO  : 'stop' command is executed.
17:48:58 INFO  : 'ps7_init' command is executed.
17:48:59 INFO  : 'ps7_post_config' command is executed.
17:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:59 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:59 INFO  : Memory regions updated for context APU
17:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:59 INFO  : 'con' command is executed.
17:48:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:48:59 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:49:10 INFO  : Disconnected from the channel tcfchan#115.
17:49:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:49:11 INFO  : 'fpga -state' command is executed.
17:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:49:11 INFO  : 'jtag frequency' command is executed.
17:49:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:11 INFO  : Context for 'APU' is selected.
17:49:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:49:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:11 INFO  : Context for 'APU' is selected.
17:49:11 INFO  : 'stop' command is executed.
17:49:12 INFO  : 'ps7_init' command is executed.
17:49:12 INFO  : 'ps7_post_config' command is executed.
17:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:12 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:12 INFO  : Memory regions updated for context APU
17:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:12 INFO  : 'con' command is executed.
17:49:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:49:12 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:50:41 INFO  : Disconnected from the channel tcfchan#116.
17:50:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:50:42 INFO  : 'fpga -state' command is executed.
17:50:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:42 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:50:42 INFO  : 'jtag frequency' command is executed.
17:50:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:43 INFO  : Context for 'APU' is selected.
17:50:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:50:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:43 INFO  : Context for 'APU' is selected.
17:50:43 INFO  : 'stop' command is executed.
17:50:43 INFO  : 'ps7_init' command is executed.
17:50:43 INFO  : 'ps7_post_config' command is executed.
17:50:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:43 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:43 INFO  : Memory regions updated for context APU
17:50:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:43 INFO  : 'con' command is executed.
17:50:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:50:43 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:50:53 INFO  : Disconnected from the channel tcfchan#117.
17:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:50:54 INFO  : 'fpga -state' command is executed.
17:50:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:54 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:50:54 INFO  : 'jtag frequency' command is executed.
17:50:54 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:54 INFO  : Context for 'APU' is selected.
17:50:54 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:50:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:54 INFO  : Context for 'APU' is selected.
17:50:55 INFO  : 'stop' command is executed.
17:50:55 INFO  : 'ps7_init' command is executed.
17:50:55 INFO  : 'ps7_post_config' command is executed.
17:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:55 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:55 INFO  : Memory regions updated for context APU
17:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:55 INFO  : 'con' command is executed.
17:50:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:50:55 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:51:20 INFO  : Disconnected from the channel tcfchan#118.
17:51:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:51:21 INFO  : 'fpga -state' command is executed.
17:51:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:21 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:51:21 INFO  : 'jtag frequency' command is executed.
17:51:21 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:21 INFO  : Context for 'APU' is selected.
17:51:21 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:51:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:21 INFO  : Context for 'APU' is selected.
17:51:21 INFO  : 'stop' command is executed.
17:51:22 INFO  : 'ps7_init' command is executed.
17:51:22 INFO  : 'ps7_post_config' command is executed.
17:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:22 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:22 INFO  : Memory regions updated for context APU
17:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:22 INFO  : 'con' command is executed.
17:51:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:51:22 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:51:46 INFO  : Disconnected from the channel tcfchan#119.
17:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:51:47 INFO  : 'fpga -state' command is executed.
17:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:47 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:51:47 INFO  : 'jtag frequency' command is executed.
17:51:47 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:47 INFO  : Context for 'APU' is selected.
17:51:47 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:51:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:47 INFO  : Context for 'APU' is selected.
17:51:47 INFO  : 'stop' command is executed.
17:51:48 INFO  : 'ps7_init' command is executed.
17:51:48 INFO  : 'ps7_post_config' command is executed.
17:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:48 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:48 INFO  : Memory regions updated for context APU
17:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:48 INFO  : 'con' command is executed.
17:51:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:51:48 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:52:30 INFO  : Disconnected from the channel tcfchan#120.
17:52:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:52:31 INFO  : 'fpga -state' command is executed.
17:52:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:31 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:52:31 INFO  : 'jtag frequency' command is executed.
17:52:31 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:31 INFO  : Context for 'APU' is selected.
17:52:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:52:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:32 INFO  : Context for 'APU' is selected.
17:52:32 INFO  : 'stop' command is executed.
17:52:32 INFO  : 'ps7_init' command is executed.
17:52:32 INFO  : 'ps7_post_config' command is executed.
17:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:32 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:32 INFO  : Memory regions updated for context APU
17:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:32 INFO  : 'con' command is executed.
17:52:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:52:32 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:52:50 INFO  : Disconnected from the channel tcfchan#121.
17:52:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:52:51 INFO  : 'fpga -state' command is executed.
17:52:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:52:52 INFO  : 'jtag frequency' command is executed.
17:52:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:52 INFO  : Context for 'APU' is selected.
17:52:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:52:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:52 INFO  : Context for 'APU' is selected.
17:52:52 INFO  : 'stop' command is executed.
17:52:52 INFO  : 'ps7_init' command is executed.
17:52:52 INFO  : 'ps7_post_config' command is executed.
17:52:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:52 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:52 INFO  : Memory regions updated for context APU
17:52:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:52 INFO  : 'con' command is executed.
17:52:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:52:52 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:53:04 INFO  : Disconnected from the channel tcfchan#122.
17:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:53:05 INFO  : 'fpga -state' command is executed.
17:53:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:53:06 INFO  : 'jtag frequency' command is executed.
17:53:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:06 INFO  : Context for 'APU' is selected.
17:53:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:53:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:06 INFO  : Context for 'APU' is selected.
17:53:06 INFO  : 'stop' command is executed.
17:53:06 INFO  : 'ps7_init' command is executed.
17:53:06 INFO  : 'ps7_post_config' command is executed.
17:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:06 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:06 INFO  : Memory regions updated for context APU
17:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:06 INFO  : 'con' command is executed.
17:53:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:53:06 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:53:22 INFO  : Disconnected from the channel tcfchan#123.
17:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:53:23 INFO  : 'fpga -state' command is executed.
17:53:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:23 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:53:23 INFO  : 'jtag frequency' command is executed.
17:53:23 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:23 INFO  : Context for 'APU' is selected.
17:53:23 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:53:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:23 INFO  : Context for 'APU' is selected.
17:53:23 INFO  : 'stop' command is executed.
17:53:24 INFO  : 'ps7_init' command is executed.
17:53:24 INFO  : 'ps7_post_config' command is executed.
17:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:24 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:24 INFO  : Memory regions updated for context APU
17:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:24 INFO  : 'con' command is executed.
17:53:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:53:24 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:53:59 INFO  : Disconnected from the channel tcfchan#124.
17:54:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:54:00 INFO  : 'fpga -state' command is executed.
17:54:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:01 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:54:01 INFO  : 'jtag frequency' command is executed.
17:54:01 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:01 INFO  : Context for 'APU' is selected.
17:54:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:54:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:01 INFO  : Context for 'APU' is selected.
17:54:01 INFO  : 'stop' command is executed.
17:54:01 INFO  : 'ps7_init' command is executed.
17:54:01 INFO  : 'ps7_post_config' command is executed.
17:54:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:54:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:01 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:01 INFO  : Memory regions updated for context APU
17:54:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:02 INFO  : 'con' command is executed.
17:54:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:54:02 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:54:38 INFO  : Disconnected from the channel tcfchan#125.
17:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:54:39 INFO  : 'fpga -state' command is executed.
17:54:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:54:39 INFO  : 'jtag frequency' command is executed.
17:54:39 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:39 INFO  : Context for 'APU' is selected.
17:54:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:54:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:39 INFO  : Context for 'APU' is selected.
17:54:39 INFO  : 'stop' command is executed.
17:54:39 INFO  : 'ps7_init' command is executed.
17:54:39 INFO  : 'ps7_post_config' command is executed.
17:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:40 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:40 INFO  : Memory regions updated for context APU
17:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:40 INFO  : 'con' command is executed.
17:54:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:54:40 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:06:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:06:02 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
18:06:28 INFO  : Disconnected from the channel tcfchan#126.
18:06:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:06:29 INFO  : 'fpga -state' command is executed.
18:06:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:06:29 INFO  : 'jtag frequency' command is executed.
18:06:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:06:29 INFO  : Context for 'APU' is selected.
18:06:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:06:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:29 INFO  : Context for 'APU' is selected.
18:06:29 INFO  : 'stop' command is executed.
18:06:30 INFO  : 'ps7_init' command is executed.
18:06:30 INFO  : 'ps7_post_config' command is executed.
18:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:30 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:30 INFO  : Memory regions updated for context APU
18:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:30 INFO  : 'con' command is executed.
18:06:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:06:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:06:59 INFO  : Disconnected from the channel tcfchan#127.
18:07:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:07:00 INFO  : 'fpga -state' command is executed.
18:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:00 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:07:00 INFO  : 'jtag frequency' command is executed.
18:07:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:00 INFO  : Context for 'APU' is selected.
18:07:00 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:07:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:00 INFO  : Context for 'APU' is selected.
18:07:00 INFO  : 'stop' command is executed.
18:07:00 INFO  : 'ps7_init' command is executed.
18:07:01 INFO  : 'ps7_post_config' command is executed.
18:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:01 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:01 INFO  : Memory regions updated for context APU
18:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:01 INFO  : 'con' command is executed.
18:07:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:07:01 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:07:20 INFO  : Disconnected from the channel tcfchan#128.
18:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:07:21 INFO  : 'fpga -state' command is executed.
18:07:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:07:22 INFO  : 'jtag frequency' command is executed.
18:07:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:22 INFO  : Context for 'APU' is selected.
18:07:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:07:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:22 INFO  : Context for 'APU' is selected.
18:07:22 INFO  : 'stop' command is executed.
18:07:22 INFO  : 'ps7_init' command is executed.
18:07:22 INFO  : 'ps7_post_config' command is executed.
18:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:22 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:22 INFO  : Memory regions updated for context APU
18:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:23 INFO  : 'con' command is executed.
18:07:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:07:23 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:07:54 INFO  : Disconnected from the channel tcfchan#129.
18:07:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:07:55 INFO  : 'fpga -state' command is executed.
18:07:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:56 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:07:56 INFO  : 'jtag frequency' command is executed.
18:07:56 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:56 INFO  : Context for 'APU' is selected.
18:07:56 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:07:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:56 INFO  : Context for 'APU' is selected.
18:07:56 INFO  : 'stop' command is executed.
18:07:56 INFO  : 'ps7_init' command is executed.
18:07:56 INFO  : 'ps7_post_config' command is executed.
18:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:56 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:56 INFO  : Memory regions updated for context APU
18:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:56 INFO  : 'con' command is executed.
18:07:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:07:56 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:08:04 INFO  : Disconnected from the channel tcfchan#130.
18:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:08:05 INFO  : 'fpga -state' command is executed.
18:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:08:05 INFO  : 'jtag frequency' command is executed.
18:08:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:05 INFO  : Context for 'APU' is selected.
18:08:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:08:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:06 INFO  : Context for 'APU' is selected.
18:08:06 INFO  : 'stop' command is executed.
18:08:06 INFO  : 'ps7_init' command is executed.
18:08:06 INFO  : 'ps7_post_config' command is executed.
18:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:06 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:06 INFO  : Memory regions updated for context APU
18:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:06 INFO  : 'con' command is executed.
18:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:08:06 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:08:56 INFO  : Disconnected from the channel tcfchan#131.
18:08:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:08:57 INFO  : 'fpga -state' command is executed.
18:08:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:08:57 INFO  : 'jtag frequency' command is executed.
18:08:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:57 INFO  : Context for 'APU' is selected.
18:08:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:08:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:58 INFO  : Context for 'APU' is selected.
18:08:58 INFO  : 'stop' command is executed.
18:08:58 INFO  : 'ps7_init' command is executed.
18:08:58 INFO  : 'ps7_post_config' command is executed.
18:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:58 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:58 INFO  : Memory regions updated for context APU
18:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:58 INFO  : 'con' command is executed.
18:08:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:08:58 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:21:24 INFO  : Disconnected from the channel tcfchan#132.
18:21:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:21:25 INFO  : 'fpga -state' command is executed.
18:21:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:25 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:21:25 INFO  : 'jtag frequency' command is executed.
18:21:25 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:25 INFO  : Context for 'APU' is selected.
18:21:25 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:21:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:25 INFO  : Context for 'APU' is selected.
18:21:25 INFO  : 'stop' command is executed.
18:21:25 INFO  : 'ps7_init' command is executed.
18:21:25 INFO  : 'ps7_post_config' command is executed.
18:21:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:21:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:26 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:26 INFO  : Memory regions updated for context APU
18:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:26 INFO  : 'con' command is executed.
18:21:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:21:26 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:22:28 INFO  : Disconnected from the channel tcfchan#133.
18:22:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:22:29 INFO  : 'fpga -state' command is executed.
18:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:22:29 INFO  : 'jtag frequency' command is executed.
18:22:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:30 INFO  : Context for 'APU' is selected.
18:22:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:22:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:30 INFO  : Context for 'APU' is selected.
18:22:30 INFO  : 'stop' command is executed.
18:22:30 INFO  : 'ps7_init' command is executed.
18:22:30 INFO  : 'ps7_post_config' command is executed.
18:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:30 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:30 INFO  : Memory regions updated for context APU
18:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:30 INFO  : 'con' command is executed.
18:22:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:22:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:23:34 INFO  : Disconnected from the channel tcfchan#134.
18:23:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:23:35 INFO  : 'fpga -state' command is executed.
18:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:23:35 INFO  : 'jtag frequency' command is executed.
18:23:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:35 INFO  : Context for 'APU' is selected.
18:23:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:23:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:35 INFO  : Context for 'APU' is selected.
18:23:35 INFO  : 'stop' command is executed.
18:23:36 INFO  : 'ps7_init' command is executed.
18:23:36 INFO  : 'ps7_post_config' command is executed.
18:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:36 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:36 INFO  : Memory regions updated for context APU
18:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:36 INFO  : 'con' command is executed.
18:23:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:23:36 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:59:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1548212333829,  Project:1548206122453
18:59:25 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:59:28 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
18:59:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:59:31 INFO  : Clearing existing target manager status.
18:59:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:59:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:29:51 INFO  : Disconnected from the channel tcfchan#135.
19:29:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:29:52 INFO  : 'fpga -state' command is executed.
19:29:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:29:52 INFO  : 'jtag frequency' command is executed.
19:29:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:29:52 INFO  : Context for 'APU' is selected.
19:29:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:29:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:52 INFO  : Context for 'APU' is selected.
19:29:52 INFO  : 'stop' command is executed.
19:29:53 INFO  : 'ps7_init' command is executed.
19:29:53 INFO  : 'ps7_post_config' command is executed.
19:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:53 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:53 INFO  : Memory regions updated for context APU
19:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:53 INFO  : 'con' command is executed.
19:29:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:29:53 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:30:09 INFO  : Disconnected from the channel tcfchan#136.
19:30:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:30:10 INFO  : 'fpga -state' command is executed.
19:30:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:30:10 INFO  : 'jtag frequency' command is executed.
19:30:10 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:10 INFO  : Context for 'APU' is selected.
19:30:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:30:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:10 INFO  : Context for 'APU' is selected.
19:30:10 INFO  : 'stop' command is executed.
19:30:11 INFO  : 'ps7_init' command is executed.
19:30:11 INFO  : 'ps7_post_config' command is executed.
19:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:11 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:11 INFO  : Memory regions updated for context APU
19:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:11 INFO  : 'con' command is executed.
19:30:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:30:11 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:30:33 INFO  : Disconnected from the channel tcfchan#137.
19:30:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:30:34 INFO  : 'fpga -state' command is executed.
19:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:30:34 INFO  : 'jtag frequency' command is executed.
19:30:34 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:34 INFO  : Context for 'APU' is selected.
19:30:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:30:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:34 INFO  : Context for 'APU' is selected.
19:30:34 INFO  : 'stop' command is executed.
19:30:35 INFO  : 'ps7_init' command is executed.
19:30:35 INFO  : 'ps7_post_config' command is executed.
19:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:35 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:35 INFO  : Memory regions updated for context APU
19:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:35 INFO  : 'con' command is executed.
19:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:30:35 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:31:44 INFO  : Disconnected from the channel tcfchan#138.
19:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:31:46 INFO  : 'fpga -state' command is executed.
19:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:46 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:31:46 INFO  : 'jtag frequency' command is executed.
19:31:46 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:31:46 INFO  : Context for 'APU' is selected.
19:31:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:31:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:46 INFO  : Context for 'APU' is selected.
19:31:46 INFO  : 'stop' command is executed.
19:31:46 INFO  : 'ps7_init' command is executed.
19:31:46 INFO  : 'ps7_post_config' command is executed.
19:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:47 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:47 INFO  : Memory regions updated for context APU
19:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:47 INFO  : 'con' command is executed.
19:31:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:31:47 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:32:59 INFO  : Disconnected from the channel tcfchan#139.
19:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:33:00 INFO  : 'fpga -state' command is executed.
19:33:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:01 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:33:01 INFO  : 'jtag frequency' command is executed.
19:33:01 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:33:01 INFO  : Context for 'APU' is selected.
19:33:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:33:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:01 INFO  : Context for 'APU' is selected.
19:33:01 INFO  : 'stop' command is executed.
19:33:01 INFO  : 'ps7_init' command is executed.
19:33:01 INFO  : 'ps7_post_config' command is executed.
19:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:01 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:01 INFO  : Memory regions updated for context APU
19:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:01 INFO  : 'con' command is executed.
19:33:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:33:01 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
21:55:23 INFO  : Disconnected from the channel tcfchan#140.
21:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:55:24 INFO  : 'fpga -state' command is executed.
21:55:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:24 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:55:24 INFO  : 'jtag frequency' command is executed.
21:55:24 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:24 INFO  : Context for 'APU' is selected.
21:55:24 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:24 INFO  : Context for 'APU' is selected.
21:55:24 INFO  : 'stop' command is executed.
21:55:24 INFO  : 'ps7_init' command is executed.
21:55:24 INFO  : 'ps7_post_config' command is executed.
21:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:25 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:25 INFO  : Memory regions updated for context APU
21:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:25 INFO  : 'con' command is executed.
21:55:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

21:55:25 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:01:11 INFO  : Disconnected from the channel tcfchan#141.
22:01:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:01:12 INFO  : 'fpga -state' command is executed.
22:01:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:12 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:01:12 INFO  : 'jtag frequency' command is executed.
22:01:12 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:12 INFO  : Context for 'APU' is selected.
22:01:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:01:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:12 INFO  : Context for 'APU' is selected.
22:01:12 INFO  : 'stop' command is executed.
22:01:13 INFO  : 'ps7_init' command is executed.
22:01:13 INFO  : 'ps7_post_config' command is executed.
22:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:13 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:13 INFO  : Memory regions updated for context APU
22:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:13 INFO  : 'con' command is executed.
22:01:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:01:13 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:03:53 INFO  : Disconnected from the channel tcfchan#142.
22:03:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:03:54 INFO  : 'fpga -state' command is executed.
22:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:54 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:03:54 INFO  : 'jtag frequency' command is executed.
22:03:54 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:54 INFO  : Context for 'APU' is selected.
22:03:54 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:03:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:54 INFO  : Context for 'APU' is selected.
22:03:54 INFO  : 'stop' command is executed.
22:03:55 INFO  : 'ps7_init' command is executed.
22:03:55 INFO  : 'ps7_post_config' command is executed.
22:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:55 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:55 INFO  : Memory regions updated for context APU
22:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:55 INFO  : 'con' command is executed.
22:03:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:03:55 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:06:47 INFO  : Disconnected from the channel tcfchan#143.
22:06:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:06:48 INFO  : 'fpga -state' command is executed.
22:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:48 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:06:48 INFO  : 'jtag frequency' command is executed.
22:06:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:48 INFO  : Context for 'APU' is selected.
22:06:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:06:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:48 INFO  : Context for 'APU' is selected.
22:06:48 INFO  : 'stop' command is executed.
22:06:49 INFO  : 'ps7_init' command is executed.
22:06:49 INFO  : 'ps7_post_config' command is executed.
22:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:49 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:49 INFO  : Memory regions updated for context APU
22:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:49 INFO  : 'con' command is executed.
22:06:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:06:49 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:12:20 INFO  : Disconnected from the channel tcfchan#144.
22:12:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:12:21 INFO  : 'fpga -state' command is executed.
22:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:21 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:12:21 INFO  : 'jtag frequency' command is executed.
22:12:21 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:12:21 INFO  : Context for 'APU' is selected.
22:12:21 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:12:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:21 INFO  : Context for 'APU' is selected.
22:12:21 INFO  : 'stop' command is executed.
22:12:21 INFO  : 'ps7_init' command is executed.
22:12:21 INFO  : 'ps7_post_config' command is executed.
22:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:22 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:22 INFO  : Memory regions updated for context APU
22:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:22 INFO  : 'con' command is executed.
22:12:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:12:22 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:13:07 INFO  : Disconnected from the channel tcfchan#145.
22:13:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:13:08 INFO  : 'fpga -state' command is executed.
22:13:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:13:08 INFO  : 'jtag frequency' command is executed.
22:13:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:08 INFO  : Context for 'APU' is selected.
22:13:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:13:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:08 INFO  : Context for 'APU' is selected.
22:13:08 INFO  : 'stop' command is executed.
22:13:09 INFO  : 'ps7_init' command is executed.
22:13:09 INFO  : 'ps7_post_config' command is executed.
22:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:09 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:09 INFO  : Memory regions updated for context APU
22:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:09 INFO  : 'con' command is executed.
22:13:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:13:09 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:25:21 INFO  : Disconnected from the channel tcfchan#146.
22:25:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:25:22 INFO  : 'fpga -state' command is executed.
22:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:23 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:25:23 INFO  : 'jtag frequency' command is executed.
22:25:23 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:23 INFO  : Context for 'APU' is selected.
22:25:23 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:25:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:23 INFO  : Context for 'APU' is selected.
22:25:23 INFO  : 'stop' command is executed.
22:25:23 INFO  : 'ps7_init' command is executed.
22:25:23 INFO  : 'ps7_post_config' command is executed.
22:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:23 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:24 INFO  : Memory regions updated for context APU
22:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:24 INFO  : 'con' command is executed.
22:25:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:25:24 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:28:55 INFO  : Disconnected from the channel tcfchan#147.
22:28:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:28:56 INFO  : 'fpga -state' command is executed.
22:28:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:56 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:28:56 INFO  : 'jtag frequency' command is executed.
22:28:56 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:57 INFO  : Context for 'APU' is selected.
22:28:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:28:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:57 INFO  : Context for 'APU' is selected.
22:28:57 INFO  : 'stop' command is executed.
22:28:57 INFO  : 'ps7_init' command is executed.
22:28:57 INFO  : 'ps7_post_config' command is executed.
22:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:57 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:57 INFO  : Memory regions updated for context APU
22:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:57 INFO  : 'con' command is executed.
22:28:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:28:57 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:32:48 INFO  : Disconnected from the channel tcfchan#148.
22:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:32:49 INFO  : 'fpga -state' command is executed.
22:32:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:49 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:32:49 INFO  : 'jtag frequency' command is executed.
22:32:49 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:49 INFO  : Context for 'APU' is selected.
22:32:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:32:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:49 INFO  : Context for 'APU' is selected.
22:32:50 INFO  : 'stop' command is executed.
22:32:50 INFO  : 'ps7_init' command is executed.
22:32:50 INFO  : 'ps7_post_config' command is executed.
22:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:50 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:50 INFO  : Memory regions updated for context APU
22:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:50 INFO  : 'con' command is executed.
22:32:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:32:50 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
01:17:49 INFO  : Disconnected from the channel tcfchan#149.
01:17:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:17:50 INFO  : 'fpga -state' command is executed.
01:17:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:17:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:17:51 INFO  : 'jtag frequency' command is executed.
01:17:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:17:51 INFO  : Context for 'APU' is selected.
01:17:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:17:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:17:51 INFO  : Context for 'APU' is selected.
01:17:51 INFO  : 'stop' command is executed.
01:17:51 INFO  : 'ps7_init' command is executed.
01:17:51 INFO  : 'ps7_post_config' command is executed.
01:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:51 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:17:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:17:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:17:51 INFO  : Memory regions updated for context APU
01:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:52 INFO  : 'con' command is executed.
01:17:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:17:52 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
01:30:21 INFO  : Disconnected from the channel tcfchan#150.
01:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:30:22 INFO  : 'fpga -state' command is executed.
01:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:30:22 INFO  : 'jtag frequency' command is executed.
01:30:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:30:22 INFO  : Context for 'APU' is selected.
01:30:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
01:30:22 INFO  : Context for 'APU' is selected.
01:30:23 INFO  : 'stop' command is executed.
01:30:23 INFO  : 'ps7_init' command is executed.
01:30:23 INFO  : 'ps7_post_config' command is executed.
01:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:23 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:30:23 INFO  : 'configparams force-mem-access 0' command is executed.
01:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:30:23 INFO  : Memory regions updated for context APU
01:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:23 INFO  : 'con' command is executed.
01:30:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:30:23 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:37:43 INFO  : Registering command handlers for SDK TCF services
22:37:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
22:37:46 INFO  : XSCT server has started successfully.
22:37:46 INFO  : Successfully done setting XSCT server connection channel  
22:37:46 INFO  : Successfully done setting SDK workspace  
22:37:46 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
22:37:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
22:42:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:42:09 INFO  : 'fpga -state' command is executed.
22:42:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:09 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:42:09 INFO  : 'jtag frequency' command is executed.
22:42:10 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:10 INFO  : Context for 'APU' is selected.
22:42:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:10 INFO  : Context for 'APU' is selected.
22:42:10 INFO  : 'stop' command is executed.
22:42:10 INFO  : 'ps7_init' command is executed.
22:42:10 INFO  : 'ps7_post_config' command is executed.
22:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:10 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:10 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:11 INFO  : Memory regions updated for context APU
22:42:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:11 INFO  : 'con' command is executed.
22:42:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:42:11 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:44:58 INFO  : Disconnected from the channel tcfchan#1.
22:44:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:44:59 INFO  : 'fpga -state' command is executed.
22:44:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:00 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:45:00 INFO  : 'jtag frequency' command is executed.
22:45:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:45:00 INFO  : Context for 'APU' is selected.
22:45:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:45:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:01 INFO  : Context for 'APU' is selected.
22:45:02 INFO  : 'stop' command is executed.
22:45:02 INFO  : 'ps7_init' command is executed.
22:45:02 INFO  : 'ps7_post_config' command is executed.
22:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:02 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:02 INFO  : Memory regions updated for context APU
22:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:02 INFO  : 'con' command is executed.
22:45:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:45:02 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:53:11 INFO  : Disconnected from the channel tcfchan#2.
22:53:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:53:12 INFO  : 'fpga -state' command is executed.
22:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:12 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:53:12 INFO  : 'jtag frequency' command is executed.
22:53:12 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:12 INFO  : Context for 'APU' is selected.
22:53:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:12 INFO  : Context for 'APU' is selected.
22:53:12 INFO  : 'stop' command is executed.
22:53:13 INFO  : 'ps7_init' command is executed.
22:53:13 INFO  : 'ps7_post_config' command is executed.
22:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:13 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:13 INFO  : Memory regions updated for context APU
22:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:13 INFO  : 'con' command is executed.
22:53:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:53:13 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
22:54:53 INFO  : Disconnected from the channel tcfchan#3.
19:38:07 INFO  : Registering command handlers for SDK TCF services
19:38:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\temp_xsdb_launch_script.tcl
19:38:09 INFO  : XSCT server has started successfully.
19:38:10 INFO  : Successfully done setting XSCT server connection channel  
19:38:10 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
19:38:10 INFO  : Successfully done setting SDK workspace  
19:38:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
19:38:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1548473724572,  Project:1548212333829
19:38:14 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf.
19:38:14 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
19:38:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:38:18 INFO  : Clearing existing target manager status.
19:38:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:38:18 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:45:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:45:54 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
19:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:47:44 INFO  : 'fpga -state' command is executed.
19:47:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:47:44 INFO  : 'jtag frequency' command is executed.
19:47:44 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:47:44 INFO  : Context for 'APU' is selected.
19:47:44 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:47:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:44 INFO  : Context for 'APU' is selected.
19:47:45 INFO  : 'stop' command is executed.
19:47:45 INFO  : 'ps7_init' command is executed.
19:47:45 INFO  : 'ps7_post_config' command is executed.
19:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:45 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:45 INFO  : Memory regions updated for context APU
19:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:45 INFO  : 'con' command is executed.
19:47:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:47:45 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:47:55 INFO  : Disconnected from the channel tcfchan#1.
19:47:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:47:57 INFO  : 'fpga -state' command is executed.
19:47:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:47:57 INFO  : 'jtag frequency' command is executed.
19:47:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:47:57 INFO  : Context for 'APU' is selected.
19:47:59 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:47:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:59 INFO  : Context for 'APU' is selected.
19:47:59 INFO  : 'stop' command is executed.
19:47:59 INFO  : 'ps7_init' command is executed.
19:47:59 INFO  : 'ps7_post_config' command is executed.
19:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:59 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:00 INFO  : Memory regions updated for context APU
19:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:00 INFO  : 'con' command is executed.
19:48:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:48:00 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:48:24 INFO  : Disconnected from the channel tcfchan#2.
19:48:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:48:25 INFO  : 'fpga -state' command is executed.
19:48:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:48:26 INFO  : 'jtag frequency' command is executed.
19:48:26 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:48:26 INFO  : Context for 'APU' is selected.
19:48:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:48:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:26 INFO  : Context for 'APU' is selected.
19:48:26 INFO  : 'stop' command is executed.
19:48:26 INFO  : 'ps7_init' command is executed.
19:48:26 INFO  : 'ps7_post_config' command is executed.
19:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:26 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:26 INFO  : Memory regions updated for context APU
19:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:26 INFO  : 'con' command is executed.
19:48:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:48:26 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:49:10 INFO  : Disconnected from the channel tcfchan#3.
19:49:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:49:11 INFO  : 'fpga -state' command is executed.
19:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:49:11 INFO  : 'jtag frequency' command is executed.
19:49:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:49:12 INFO  : Context for 'APU' is selected.
19:49:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:49:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:12 INFO  : Context for 'APU' is selected.
19:49:12 INFO  : 'stop' command is executed.
19:49:12 INFO  : 'ps7_init' command is executed.
19:49:12 INFO  : 'ps7_post_config' command is executed.
19:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:12 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:12 INFO  : Memory regions updated for context APU
19:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:12 INFO  : 'con' command is executed.
19:49:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:49:12 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:49:39 INFO  : Disconnected from the channel tcfchan#4.
19:49:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:49:40 INFO  : 'fpga -state' command is executed.
19:49:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:41 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:49:41 INFO  : 'jtag frequency' command is executed.
19:49:41 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:49:41 INFO  : Context for 'APU' is selected.
19:49:41 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:49:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:41 INFO  : Context for 'APU' is selected.
19:49:41 INFO  : 'stop' command is executed.
19:49:41 INFO  : 'ps7_init' command is executed.
19:49:41 INFO  : 'ps7_post_config' command is executed.
19:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:41 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:41 INFO  : Memory regions updated for context APU
19:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:41 INFO  : 'con' command is executed.
19:49:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:49:41 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:50:07 INFO  : Disconnected from the channel tcfchan#5.
19:50:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:50:08 INFO  : 'fpga -state' command is executed.
19:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:50:08 INFO  : 'jtag frequency' command is executed.
19:50:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:08 INFO  : Context for 'APU' is selected.
19:50:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:50:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:08 INFO  : Context for 'APU' is selected.
19:50:08 INFO  : 'stop' command is executed.
19:50:08 INFO  : 'ps7_init' command is executed.
19:50:08 INFO  : 'ps7_post_config' command is executed.
19:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:09 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:09 INFO  : Memory regions updated for context APU
19:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:09 INFO  : 'con' command is executed.
19:50:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:50:09 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:50:27 INFO  : Disconnected from the channel tcfchan#6.
19:50:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:50:28 INFO  : 'fpga -state' command is executed.
19:50:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:50:29 INFO  : 'jtag frequency' command is executed.
19:50:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:29 INFO  : Context for 'APU' is selected.
19:50:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:50:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:29 INFO  : Context for 'APU' is selected.
19:50:29 INFO  : 'stop' command is executed.
19:50:29 INFO  : 'ps7_init' command is executed.
19:50:29 INFO  : 'ps7_post_config' command is executed.
19:50:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:50:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:29 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:30 INFO  : Memory regions updated for context APU
19:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:30 INFO  : 'con' command is executed.
19:50:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:50:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:52:28 INFO  : Disconnected from the channel tcfchan#7.
19:52:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:52:29 INFO  : 'fpga -state' command is executed.
19:52:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:52:30 INFO  : 'jtag frequency' command is executed.
19:52:30 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:52:30 INFO  : Context for 'APU' is selected.
19:52:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:52:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:30 INFO  : Context for 'APU' is selected.
19:52:30 INFO  : 'stop' command is executed.
19:52:30 INFO  : 'ps7_init' command is executed.
19:52:30 INFO  : 'ps7_post_config' command is executed.
19:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:30 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:30 INFO  : Memory regions updated for context APU
19:52:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:31 INFO  : 'con' command is executed.
19:52:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:52:31 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:53:14 INFO  : Disconnected from the channel tcfchan#8.
19:53:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:53:16 INFO  : 'fpga -state' command is executed.
19:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:16 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:53:16 INFO  : 'jtag frequency' command is executed.
19:53:16 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:53:16 INFO  : Context for 'APU' is selected.
19:53:16 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:53:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:16 INFO  : Context for 'APU' is selected.
19:53:16 INFO  : 'stop' command is executed.
19:53:16 INFO  : 'ps7_init' command is executed.
19:53:16 INFO  : 'ps7_post_config' command is executed.
19:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:17 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:17 INFO  : Memory regions updated for context APU
19:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:17 INFO  : 'con' command is executed.
19:53:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:53:17 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:53:38 INFO  : Disconnected from the channel tcfchan#9.
19:53:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:53:39 INFO  : 'fpga -state' command is executed.
19:53:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:53:39 INFO  : 'jtag frequency' command is executed.
19:53:39 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:53:39 INFO  : Context for 'APU' is selected.
19:53:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:53:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:39 INFO  : Context for 'APU' is selected.
19:53:39 INFO  : 'stop' command is executed.
19:53:40 INFO  : 'ps7_init' command is executed.
19:53:40 INFO  : 'ps7_post_config' command is executed.
19:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:40 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:40 INFO  : Memory regions updated for context APU
19:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:40 INFO  : 'con' command is executed.
19:53:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:53:40 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:53:57 INFO  : Disconnected from the channel tcfchan#10.
19:53:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:53:58 INFO  : 'fpga -state' command is executed.
19:53:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:58 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:53:58 INFO  : 'jtag frequency' command is executed.
19:53:58 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:53:58 INFO  : Context for 'APU' is selected.
19:53:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:53:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:58 INFO  : Context for 'APU' is selected.
19:53:58 INFO  : 'stop' command is executed.
19:53:58 INFO  : 'ps7_init' command is executed.
19:53:58 INFO  : 'ps7_post_config' command is executed.
19:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:59 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:59 INFO  : Memory regions updated for context APU
19:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:59 INFO  : 'con' command is executed.
19:53:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:53:59 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:54:06 INFO  : Disconnected from the channel tcfchan#11.
19:54:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:54:07 INFO  : 'fpga -state' command is executed.
19:54:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:54:07 INFO  : 'jtag frequency' command is executed.
19:54:07 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:07 INFO  : Context for 'APU' is selected.
19:54:07 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:54:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:08 INFO  : Context for 'APU' is selected.
19:54:08 INFO  : 'stop' command is executed.
19:54:08 INFO  : 'ps7_init' command is executed.
19:54:08 INFO  : 'ps7_post_config' command is executed.
19:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:08 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:08 INFO  : Memory regions updated for context APU
19:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:08 INFO  : 'con' command is executed.
19:54:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:54:08 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:54:27 INFO  : Disconnected from the channel tcfchan#12.
19:54:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:54:28 INFO  : 'fpga -state' command is executed.
19:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:28 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:54:28 INFO  : 'jtag frequency' command is executed.
19:54:28 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:28 INFO  : Context for 'APU' is selected.
19:54:28 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:28 INFO  : Context for 'APU' is selected.
19:54:28 INFO  : 'stop' command is executed.
19:54:28 INFO  : 'ps7_init' command is executed.
19:54:28 INFO  : 'ps7_post_config' command is executed.
19:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:29 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:29 INFO  : Memory regions updated for context APU
19:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:29 INFO  : 'con' command is executed.
19:54:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:54:29 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:56:23 INFO  : Disconnected from the channel tcfchan#13.
19:56:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:56:24 INFO  : 'fpga -state' command is executed.
19:56:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:24 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:56:24 INFO  : 'jtag frequency' command is executed.
19:56:24 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:24 INFO  : Context for 'APU' is selected.
19:56:24 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:56:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:24 INFO  : Context for 'APU' is selected.
19:56:25 INFO  : 'stop' command is executed.
19:56:25 INFO  : 'ps7_init' command is executed.
19:56:25 INFO  : 'ps7_post_config' command is executed.
19:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:25 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:25 INFO  : Memory regions updated for context APU
19:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:25 INFO  : 'con' command is executed.
19:56:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:56:25 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:56:46 INFO  : Disconnected from the channel tcfchan#14.
19:56:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:56:48 INFO  : 'fpga -state' command is executed.
19:56:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:48 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:56:48 INFO  : 'jtag frequency' command is executed.
19:56:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:48 INFO  : Context for 'APU' is selected.
19:56:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:56:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:48 INFO  : Context for 'APU' is selected.
19:56:48 INFO  : 'stop' command is executed.
19:56:48 INFO  : 'ps7_init' command is executed.
19:56:48 INFO  : 'ps7_post_config' command is executed.
19:56:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:56:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:48 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:49 INFO  : Memory regions updated for context APU
19:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:49 INFO  : 'con' command is executed.
19:56:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:56:49 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:01:10 INFO  : Disconnected from the channel tcfchan#15.
20:01:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:01:11 INFO  : 'fpga -state' command is executed.
20:01:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:12 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:01:12 INFO  : 'jtag frequency' command is executed.
20:01:12 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:12 INFO  : Context for 'APU' is selected.
20:01:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:01:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:12 INFO  : Context for 'APU' is selected.
20:01:12 INFO  : 'stop' command is executed.
20:01:12 INFO  : 'ps7_init' command is executed.
20:01:12 INFO  : 'ps7_post_config' command is executed.
20:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:12 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:12 INFO  : Memory regions updated for context APU
20:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:13 INFO  : 'con' command is executed.
20:01:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:01:13 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:14:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1548476025356,  Project:1548473724572
20:14:10 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:14:20 INFO  : Copied contents of C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
20:14:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:14:23 INFO  : Clearing existing target manager status.
20:14:23 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:14:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:14:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:14:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
20:14:49 INFO  : Disconnected from the channel tcfchan#16.
20:14:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:14:50 INFO  : 'fpga -state' command is executed.
20:14:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:50 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:14:50 INFO  : 'jtag frequency' command is executed.
20:14:50 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:50 INFO  : Context for 'APU' is selected.
20:14:50 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:14:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:50 INFO  : Context for 'APU' is selected.
20:14:50 INFO  : 'stop' command is executed.
20:14:50 INFO  : 'ps7_init' command is executed.
20:14:50 INFO  : 'ps7_post_config' command is executed.
20:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:51 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:51 INFO  : Memory regions updated for context APU
20:14:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:51 INFO  : 'con' command is executed.
20:14:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:14:51 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:15:28 INFO  : Disconnected from the channel tcfchan#17.
20:15:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:15:29 INFO  : 'fpga -state' command is executed.
20:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:30 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:15:30 INFO  : 'jtag frequency' command is executed.
20:15:30 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:30 INFO  : Context for 'APU' is selected.
20:15:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:15:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:30 INFO  : Context for 'APU' is selected.
20:15:30 INFO  : 'stop' command is executed.
20:15:30 INFO  : 'ps7_init' command is executed.
20:15:30 INFO  : 'ps7_post_config' command is executed.
20:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:30 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:30 INFO  : Memory regions updated for context APU
20:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:31 INFO  : 'con' command is executed.
20:15:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:15:31 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:15:52 INFO  : Disconnected from the channel tcfchan#18.
20:15:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:15:53 INFO  : 'fpga -state' command is executed.
20:15:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:53 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:15:53 INFO  : 'jtag frequency' command is executed.
20:15:53 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:53 INFO  : Context for 'APU' is selected.
20:15:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:15:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:53 INFO  : Context for 'APU' is selected.
20:15:53 INFO  : 'stop' command is executed.
20:15:54 INFO  : 'ps7_init' command is executed.
20:15:54 INFO  : 'ps7_post_config' command is executed.
20:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:54 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:54 INFO  : Memory regions updated for context APU
20:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:54 INFO  : 'con' command is executed.
20:15:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:15:54 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:16:22 INFO  : Disconnected from the channel tcfchan#19.
20:16:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:16:23 INFO  : 'fpga -state' command is executed.
20:16:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:24 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:16:24 INFO  : 'jtag frequency' command is executed.
20:16:24 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:24 INFO  : Context for 'APU' is selected.
20:16:24 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:16:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:24 INFO  : Context for 'APU' is selected.
20:16:24 INFO  : 'stop' command is executed.
20:16:24 INFO  : 'ps7_init' command is executed.
20:16:24 INFO  : 'ps7_post_config' command is executed.
20:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:24 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:24 INFO  : Memory regions updated for context APU
20:16:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:25 INFO  : 'con' command is executed.
20:16:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:16:25 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:17:40 INFO  : Disconnected from the channel tcfchan#20.
20:17:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:17:42 INFO  : 'fpga -state' command is executed.
20:17:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:42 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:17:42 INFO  : 'jtag frequency' command is executed.
20:17:42 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:17:42 INFO  : Context for 'APU' is selected.
20:17:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:17:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:42 INFO  : Context for 'APU' is selected.
20:17:42 INFO  : 'stop' command is executed.
20:17:42 INFO  : 'ps7_init' command is executed.
20:17:42 INFO  : 'ps7_post_config' command is executed.
20:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:43 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:43 INFO  : Memory regions updated for context APU
20:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:43 INFO  : 'con' command is executed.
20:17:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:17:43 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:18:04 INFO  : Disconnected from the channel tcfchan#21.
20:18:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:18:05 INFO  : 'fpga -state' command is executed.
20:18:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:18:05 INFO  : 'jtag frequency' command is executed.
20:18:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:05 INFO  : Context for 'APU' is selected.
20:18:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:18:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:05 INFO  : Context for 'APU' is selected.
20:18:05 INFO  : 'stop' command is executed.
20:18:06 INFO  : 'ps7_init' command is executed.
20:18:06 INFO  : 'ps7_post_config' command is executed.
20:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:06 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:06 INFO  : Memory regions updated for context APU
20:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:06 INFO  : 'con' command is executed.
20:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:18:06 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:18:37 INFO  : Disconnected from the channel tcfchan#22.
20:18:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:18:38 INFO  : 'fpga -state' command is executed.
20:18:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:38 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:18:38 INFO  : 'jtag frequency' command is executed.
20:18:38 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:38 INFO  : Context for 'APU' is selected.
20:18:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:18:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:38 INFO  : Context for 'APU' is selected.
20:18:38 INFO  : 'stop' command is executed.
20:18:38 INFO  : 'ps7_init' command is executed.
20:18:38 INFO  : 'ps7_post_config' command is executed.
20:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:39 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:39 INFO  : Memory regions updated for context APU
20:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:39 INFO  : 'con' command is executed.
20:18:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:18:39 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:18:58 INFO  : Disconnected from the channel tcfchan#23.
20:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:18:59 INFO  : 'fpga -state' command is executed.
20:18:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:59 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:18:59 INFO  : 'jtag frequency' command is executed.
20:18:59 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:59 INFO  : Context for 'APU' is selected.
20:18:59 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:18:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:59 INFO  : Context for 'APU' is selected.
20:18:59 INFO  : 'stop' command is executed.
20:19:00 INFO  : 'ps7_init' command is executed.
20:19:00 INFO  : 'ps7_post_config' command is executed.
20:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:00 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:00 INFO  : Memory regions updated for context APU
20:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:00 INFO  : 'con' command is executed.
20:19:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:19:00 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:19:07 INFO  : Disconnected from the channel tcfchan#24.
20:19:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:19:08 INFO  : 'fpga -state' command is executed.
20:19:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:19:08 INFO  : 'jtag frequency' command is executed.
20:19:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:19:09 INFO  : Context for 'APU' is selected.
20:19:09 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:19:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:09 INFO  : Context for 'APU' is selected.
20:19:09 INFO  : 'stop' command is executed.
20:19:09 INFO  : 'ps7_init' command is executed.
20:19:09 INFO  : 'ps7_post_config' command is executed.
20:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:09 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:09 INFO  : Memory regions updated for context APU
20:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:09 INFO  : 'con' command is executed.
20:19:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:19:09 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:20:27 INFO  : Disconnected from the channel tcfchan#25.
20:20:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:20:28 INFO  : 'fpga -state' command is executed.
20:20:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:28 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:20:28 INFO  : 'jtag frequency' command is executed.
20:20:28 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:28 INFO  : Context for 'APU' is selected.
20:20:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:20:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:29 INFO  : Context for 'APU' is selected.
20:20:29 INFO  : 'stop' command is executed.
20:20:29 INFO  : 'ps7_init' command is executed.
20:20:29 INFO  : 'ps7_post_config' command is executed.
20:20:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:20:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:29 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:29 INFO  : Memory regions updated for context APU
20:20:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:29 INFO  : 'con' command is executed.
20:20:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:20:29 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:20:44 INFO  : Disconnected from the channel tcfchan#26.
20:20:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:20:45 INFO  : 'fpga -state' command is executed.
20:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:46 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:20:46 INFO  : 'jtag frequency' command is executed.
20:20:46 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:46 INFO  : Context for 'APU' is selected.
20:20:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:20:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:46 INFO  : Context for 'APU' is selected.
20:20:46 INFO  : 'stop' command is executed.
20:20:46 INFO  : 'ps7_init' command is executed.
20:20:46 INFO  : 'ps7_post_config' command is executed.
20:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:46 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:46 INFO  : Memory regions updated for context APU
20:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:46 INFO  : 'con' command is executed.
20:20:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:20:46 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:21:09 INFO  : Disconnected from the channel tcfchan#27.
20:21:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:21:10 INFO  : 'fpga -state' command is executed.
20:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:21:11 INFO  : 'jtag frequency' command is executed.
20:21:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:11 INFO  : Context for 'APU' is selected.
20:21:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:21:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:11 INFO  : Context for 'APU' is selected.
20:21:11 INFO  : 'stop' command is executed.
20:21:11 INFO  : 'ps7_init' command is executed.
20:21:11 INFO  : 'ps7_post_config' command is executed.
20:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:11 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:11 INFO  : Memory regions updated for context APU
20:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:11 INFO  : 'con' command is executed.
20:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:21:11 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:22:39 INFO  : Disconnected from the channel tcfchan#28.
20:22:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:22:40 INFO  : 'fpga -state' command is executed.
20:22:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:40 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:22:40 INFO  : 'jtag frequency' command is executed.
20:22:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:40 INFO  : Context for 'APU' is selected.
20:22:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:40 INFO  : Context for 'APU' is selected.
20:22:40 INFO  : 'stop' command is executed.
20:22:40 INFO  : 'ps7_init' command is executed.
20:22:40 INFO  : 'ps7_post_config' command is executed.
20:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:41 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:41 INFO  : Memory regions updated for context APU
20:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:41 INFO  : 'con' command is executed.
20:22:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:22:41 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:22:58 INFO  : Disconnected from the channel tcfchan#29.
20:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:22:59 INFO  : 'fpga -state' command is executed.
20:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:00 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:23:00 INFO  : 'jtag frequency' command is executed.
20:23:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:00 INFO  : Context for 'APU' is selected.
20:23:00 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:23:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:00 INFO  : Context for 'APU' is selected.
20:23:00 INFO  : 'stop' command is executed.
20:23:00 INFO  : 'ps7_init' command is executed.
20:23:00 INFO  : 'ps7_post_config' command is executed.
20:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:00 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:00 INFO  : Memory regions updated for context APU
20:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:00 INFO  : 'con' command is executed.
20:23:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:23:00 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:23:10 INFO  : Disconnected from the channel tcfchan#30.
20:23:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:23:11 INFO  : 'fpga -state' command is executed.
20:23:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:23:11 INFO  : 'jtag frequency' command is executed.
20:23:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:11 INFO  : Context for 'APU' is selected.
20:23:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:23:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:12 INFO  : Context for 'APU' is selected.
20:23:12 INFO  : 'stop' command is executed.
20:23:12 INFO  : 'ps7_init' command is executed.
20:23:12 INFO  : 'ps7_post_config' command is executed.
20:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:12 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:12 INFO  : Memory regions updated for context APU
20:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:12 INFO  : 'con' command is executed.
20:23:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:23:12 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:23:29 INFO  : Disconnected from the channel tcfchan#31.
20:23:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:23:30 INFO  : 'fpga -state' command is executed.
20:23:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:30 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:23:30 INFO  : 'jtag frequency' command is executed.
20:23:30 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:30 INFO  : Context for 'APU' is selected.
20:23:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:23:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:30 INFO  : Context for 'APU' is selected.
20:23:30 INFO  : 'stop' command is executed.
20:23:30 INFO  : 'ps7_init' command is executed.
20:23:30 INFO  : 'ps7_post_config' command is executed.
20:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:31 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:31 INFO  : Memory regions updated for context APU
20:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:31 INFO  : 'con' command is executed.
20:23:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:23:31 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:23:41 INFO  : Disconnected from the channel tcfchan#32.
20:23:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:23:42 INFO  : 'fpga -state' command is executed.
20:23:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:43 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:23:43 INFO  : 'jtag frequency' command is executed.
20:23:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:43 INFO  : Context for 'APU' is selected.
20:23:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:23:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:43 INFO  : Context for 'APU' is selected.
20:23:43 INFO  : 'stop' command is executed.
20:23:43 INFO  : 'ps7_init' command is executed.
20:23:43 INFO  : 'ps7_post_config' command is executed.
20:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:43 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:43 INFO  : Memory regions updated for context APU
20:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:43 INFO  : 'con' command is executed.
20:23:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:23:43 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:24:32 INFO  : Disconnected from the channel tcfchan#33.
20:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:24:33 INFO  : 'fpga -state' command is executed.
20:24:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:33 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:24:33 INFO  : 'jtag frequency' command is executed.
20:24:33 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:24:33 INFO  : Context for 'APU' is selected.
20:24:33 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:24:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:33 INFO  : Context for 'APU' is selected.
20:24:33 INFO  : 'stop' command is executed.
20:24:34 INFO  : 'ps7_init' command is executed.
20:24:34 INFO  : 'ps7_post_config' command is executed.
20:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:34 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:34 INFO  : Memory regions updated for context APU
20:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:34 INFO  : 'con' command is executed.
20:24:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:24:34 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:24:49 INFO  : Disconnected from the channel tcfchan#34.
20:24:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:24:50 INFO  : 'fpga -state' command is executed.
20:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:50 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:24:50 INFO  : 'jtag frequency' command is executed.
20:24:50 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:24:50 INFO  : Context for 'APU' is selected.
20:24:50 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:24:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:50 INFO  : Context for 'APU' is selected.
20:24:50 INFO  : 'stop' command is executed.
20:24:50 INFO  : 'ps7_init' command is executed.
20:24:50 INFO  : 'ps7_post_config' command is executed.
20:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:24:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:51 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:51 INFO  : Memory regions updated for context APU
20:24:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:51 INFO  : 'con' command is executed.
20:24:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:24:51 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:25:00 INFO  : Disconnected from the channel tcfchan#35.
20:25:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:25:01 INFO  : 'fpga -state' command is executed.
20:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:01 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:25:01 INFO  : 'jtag frequency' command is executed.
20:25:01 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:25:01 INFO  : Context for 'APU' is selected.
20:25:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:25:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:01 INFO  : Context for 'APU' is selected.
20:25:01 INFO  : 'stop' command is executed.
20:25:02 INFO  : 'ps7_init' command is executed.
20:25:02 INFO  : 'ps7_post_config' command is executed.
20:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:02 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:02 INFO  : Memory regions updated for context APU
20:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:02 INFO  : 'con' command is executed.
20:25:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:25:02 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:25:53 INFO  : Disconnected from the channel tcfchan#36.
20:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:25:54 INFO  : 'fpga -state' command is executed.
20:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:55 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:25:55 INFO  : 'jtag frequency' command is executed.
20:25:55 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:25:55 INFO  : Context for 'APU' is selected.
20:25:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:25:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:55 INFO  : Context for 'APU' is selected.
20:25:55 INFO  : 'stop' command is executed.
20:25:55 INFO  : 'ps7_init' command is executed.
20:25:55 INFO  : 'ps7_post_config' command is executed.
20:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:55 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:55 INFO  : Memory regions updated for context APU
20:25:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:56 INFO  : 'con' command is executed.
20:25:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:25:56 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:26:09 INFO  : Disconnected from the channel tcfchan#37.
20:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:26:11 INFO  : 'fpga -state' command is executed.
20:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:26:11 INFO  : 'jtag frequency' command is executed.
20:26:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:26:11 INFO  : Context for 'APU' is selected.
20:26:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:26:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:11 INFO  : Context for 'APU' is selected.
20:26:11 INFO  : 'stop' command is executed.
20:26:11 INFO  : 'ps7_init' command is executed.
20:26:11 INFO  : 'ps7_post_config' command is executed.
20:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:11 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:12 INFO  : Memory regions updated for context APU
20:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:12 INFO  : 'con' command is executed.
20:26:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:26:12 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:26:37 INFO  : Disconnected from the channel tcfchan#38.
20:26:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:26:38 INFO  : 'fpga -state' command is executed.
20:26:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:26:39 INFO  : 'jtag frequency' command is executed.
20:26:39 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:26:39 INFO  : Context for 'APU' is selected.
20:26:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:26:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:39 INFO  : Context for 'APU' is selected.
20:26:39 INFO  : 'stop' command is executed.
20:26:39 INFO  : 'ps7_init' command is executed.
20:26:39 INFO  : 'ps7_post_config' command is executed.
20:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:39 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:40 INFO  : Memory regions updated for context APU
20:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:40 INFO  : 'con' command is executed.
20:26:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:26:40 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:27:25 INFO  : Disconnected from the channel tcfchan#39.
20:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:27:27 INFO  : 'fpga -state' command is executed.
20:27:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:27:27 INFO  : 'jtag frequency' command is executed.
20:27:27 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:27:27 INFO  : Context for 'APU' is selected.
20:27:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:27:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:27 INFO  : Context for 'APU' is selected.
20:27:27 INFO  : 'stop' command is executed.
20:27:27 INFO  : 'ps7_init' command is executed.
20:27:27 INFO  : 'ps7_post_config' command is executed.
20:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:28 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:28 INFO  : Memory regions updated for context APU
20:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:28 INFO  : 'con' command is executed.
20:27:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:27:28 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:28:32 INFO  : Disconnected from the channel tcfchan#40.
20:28:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:28:34 INFO  : 'fpga -state' command is executed.
20:28:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:28:34 INFO  : 'jtag frequency' command is executed.
20:28:34 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:28:34 INFO  : Context for 'APU' is selected.
20:28:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:28:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:34 INFO  : Context for 'APU' is selected.
20:28:34 INFO  : 'stop' command is executed.
20:28:34 INFO  : 'ps7_init' command is executed.
20:28:34 INFO  : 'ps7_post_config' command is executed.
20:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:34 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:35 INFO  : Memory regions updated for context APU
20:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:35 INFO  : 'con' command is executed.
20:28:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:28:35 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:28:47 INFO  : Disconnected from the channel tcfchan#41.
20:28:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:28:48 INFO  : 'fpga -state' command is executed.
20:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:48 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:28:48 INFO  : 'jtag frequency' command is executed.
20:28:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:28:48 INFO  : Context for 'APU' is selected.
20:28:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:28:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:48 INFO  : Context for 'APU' is selected.
20:28:48 INFO  : 'stop' command is executed.
20:28:49 INFO  : 'ps7_init' command is executed.
20:28:49 INFO  : 'ps7_post_config' command is executed.
20:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:49 INFO  : The application 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:49 INFO  : Memory regions updated for context APU
20:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:49 INFO  : 'con' command is executed.
20:28:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:28:49 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\pl2ps_interrupt_example\pl2ps_interrupt_example.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
20:30:12 INFO  : Disconnected from the channel tcfchan#42.
01:00:54 INFO  : Registering command handlers for SDK TCF services
01:00:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
01:00:56 INFO  : XSCT server has started successfully.
01:00:57 INFO  : Successfully done setting XSCT server connection channel  
01:00:57 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
01:00:57 INFO  : Successfully done setting SDK workspace  
02:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:19:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:46:05 INFO  : Device 'Digilent Zed 210248AA3859/2-xc7z020' not found in the selected target configuration 'Local'
04:48:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
04:48:38 INFO  : 'fpga -state' command is executed.
04:48:49 INFO  : Memory regions updated for context APU
04:48:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
04:49:01 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
04:49:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
04:49:07 INFO  : 'fpga -state' command is executed.
04:49:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:49:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
04:49:08 INFO  : 'jtag frequency' command is executed.
04:49:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:49:08 INFO  : Context for 'APU' is selected.
04:49:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:49:08 INFO  : 'configparams force-mem-access 1' command is executed.
04:49:08 INFO  : Context for 'APU' is selected.
04:49:08 INFO  : 'stop' command is executed.
04:49:08 INFO  : 'ps7_init' command is executed.
04:49:08 INFO  : 'ps7_post_config' command is executed.
04:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:49:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:49:08 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:49:08 INFO  : 'configparams force-mem-access 0' command is executed.
04:49:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:49:08 INFO  : Memory regions updated for context APU
04:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:49:08 INFO  : 'con' command is executed.
04:49:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

04:49:08 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
04:49:23 INFO  : Disconnected from the channel tcfchan#1.
04:49:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
04:49:24 INFO  : 'fpga -state' command is executed.
04:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:49:24 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
04:49:24 INFO  : 'jtag frequency' command is executed.
04:49:24 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:49:24 INFO  : Context for 'APU' is selected.
04:49:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:49:26 INFO  : 'configparams force-mem-access 1' command is executed.
04:49:26 INFO  : Context for 'APU' is selected.
04:49:26 INFO  : 'stop' command is executed.
04:49:27 INFO  : 'ps7_init' command is executed.
04:49:27 INFO  : 'ps7_post_config' command is executed.
04:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:49:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:49:27 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:49:27 INFO  : 'configparams force-mem-access 0' command is executed.
04:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:49:27 INFO  : Memory regions updated for context APU
04:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:49:27 INFO  : 'con' command is executed.
04:49:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

04:49:27 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
04:55:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:55:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
04:55:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
04:56:13 INFO  : Disconnected from the channel tcfchan#2.
04:56:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
04:56:14 INFO  : 'fpga -state' command is executed.
04:56:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:56:14 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
04:56:14 INFO  : 'jtag frequency' command is executed.
04:56:14 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:56:14 INFO  : Context for 'APU' is selected.
04:56:14 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:56:14 INFO  : 'configparams force-mem-access 1' command is executed.
04:56:14 INFO  : Context for 'APU' is selected.
04:56:14 INFO  : 'stop' command is executed.
04:56:14 INFO  : 'ps7_init' command is executed.
04:56:14 INFO  : 'ps7_post_config' command is executed.
04:56:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:56:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:56:15 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:56:15 INFO  : 'configparams force-mem-access 0' command is executed.
04:56:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:56:15 INFO  : Memory regions updated for context APU
04:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:56:15 INFO  : 'con' command is executed.
04:56:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

04:56:15 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:22:34 INFO  : Disconnected from the channel tcfchan#3.
01:21:23 INFO  : Registering command handlers for SDK TCF services
01:21:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
01:21:26 INFO  : XSCT server has started successfully.
01:21:26 INFO  : Successfully done setting XSCT server connection channel  
01:21:26 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
01:21:26 INFO  : Successfully done setting SDK workspace  
01:21:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_3.
15:09:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1548889365773,  Project:1548476025000
15:09:31 INFO  : Project design_1_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:10:18 INFO  : Copied contents of C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_3\system.hdf.
15:10:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:10:21 INFO  : Clearing existing target manager status.
15:10:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:10:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:14:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:14:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
15:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:15:04 INFO  : 'fpga -state' command is executed.
15:15:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:15:04 INFO  : 'jtag frequency' command is executed.
15:15:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:04 INFO  : Context for 'APU' is selected.
15:15:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:15:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:04 INFO  : Context for 'APU' is selected.
15:15:04 INFO  : 'stop' command is executed.
15:15:04 INFO  : 'ps7_init' command is executed.
15:15:04 INFO  : 'ps7_post_config' command is executed.
15:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:05 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:05 INFO  : Memory regions updated for context APU
15:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:05 INFO  : 'con' command is executed.
15:15:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:15:05 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:16:53 INFO  : Disconnected from the channel tcfchan#1.
15:16:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:16:54 INFO  : 'fpga -state' command is executed.
15:16:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:54 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:16:54 INFO  : 'jtag frequency' command is executed.
15:16:54 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:54 INFO  : Context for 'APU' is selected.
15:16:56 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:16:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:56 INFO  : Context for 'APU' is selected.
15:16:56 INFO  : 'stop' command is executed.
15:16:56 INFO  : 'ps7_init' command is executed.
15:16:56 INFO  : 'ps7_post_config' command is executed.
15:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:56 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:57 INFO  : Memory regions updated for context APU
15:16:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:57 INFO  : 'con' command is executed.
15:16:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:16:57 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:17:37 INFO  : Disconnected from the channel tcfchan#2.
15:17:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:17:38 INFO  : 'fpga -state' command is executed.
15:17:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:38 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:17:38 INFO  : 'jtag frequency' command is executed.
15:17:38 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:39 INFO  : Context for 'APU' is selected.
15:17:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:17:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:39 INFO  : Context for 'APU' is selected.
15:17:39 INFO  : 'stop' command is executed.
15:17:39 INFO  : 'ps7_init' command is executed.
15:17:39 INFO  : 'ps7_post_config' command is executed.
15:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:39 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:39 INFO  : Memory regions updated for context APU
15:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:39 INFO  : 'con' command is executed.
15:17:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:17:39 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:18:33 INFO  : Disconnected from the channel tcfchan#3.
15:18:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:18:34 INFO  : 'fpga -state' command is executed.
15:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:18:35 INFO  : 'jtag frequency' command is executed.
15:18:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:35 INFO  : Context for 'APU' is selected.
15:18:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:18:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:35 INFO  : Context for 'APU' is selected.
15:18:35 INFO  : 'stop' command is executed.
15:18:35 INFO  : 'ps7_init' command is executed.
15:18:35 INFO  : 'ps7_post_config' command is executed.
15:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:35 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:36 INFO  : Memory regions updated for context APU
15:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:36 INFO  : 'con' command is executed.
15:18:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:18:36 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:19:04 INFO  : Disconnected from the channel tcfchan#4.
15:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:19:05 INFO  : 'fpga -state' command is executed.
15:19:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:19:05 INFO  : 'jtag frequency' command is executed.
15:19:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:05 INFO  : Context for 'APU' is selected.
15:19:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:19:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:05 INFO  : Context for 'APU' is selected.
15:19:05 INFO  : 'stop' command is executed.
15:19:05 INFO  : 'ps7_init' command is executed.
15:19:05 INFO  : 'ps7_post_config' command is executed.
15:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:06 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:06 INFO  : Memory regions updated for context APU
15:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:06 INFO  : 'con' command is executed.
15:19:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:19:06 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:19:20 INFO  : Disconnected from the channel tcfchan#5.
15:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:19:21 INFO  : 'fpga -state' command is executed.
15:19:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:21 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:19:21 INFO  : 'jtag frequency' command is executed.
15:19:21 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:21 INFO  : Context for 'APU' is selected.
15:19:21 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:19:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:22 INFO  : Context for 'APU' is selected.
15:19:22 INFO  : 'stop' command is executed.
15:19:22 INFO  : 'ps7_init' command is executed.
15:19:22 INFO  : 'ps7_post_config' command is executed.
15:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:22 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:22 INFO  : Memory regions updated for context APU
15:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:22 INFO  : 'con' command is executed.
15:19:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:19:22 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:19:59 INFO  : Disconnected from the channel tcfchan#6.
15:20:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:20:00 INFO  : 'fpga -state' command is executed.
15:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:01 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:20:01 INFO  : 'jtag frequency' command is executed.
15:20:01 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:01 INFO  : Context for 'APU' is selected.
15:20:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:20:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:01 INFO  : Context for 'APU' is selected.
15:20:01 INFO  : 'stop' command is executed.
15:20:01 INFO  : 'ps7_init' command is executed.
15:20:01 INFO  : 'ps7_post_config' command is executed.
15:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:01 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:01 INFO  : Memory regions updated for context APU
15:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:01 INFO  : 'con' command is executed.
15:20:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:20:01 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:20:39 INFO  : Disconnected from the channel tcfchan#7.
15:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:20:40 INFO  : 'fpga -state' command is executed.
15:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:40 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:20:40 INFO  : 'jtag frequency' command is executed.
15:20:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:40 INFO  : Context for 'APU' is selected.
15:20:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:20:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:40 INFO  : Context for 'APU' is selected.
15:20:40 INFO  : 'stop' command is executed.
15:20:40 INFO  : 'ps7_init' command is executed.
15:20:40 INFO  : 'ps7_post_config' command is executed.
15:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:41 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:41 INFO  : Memory regions updated for context APU
15:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:41 INFO  : 'con' command is executed.
15:20:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:20:41 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:20:51 INFO  : Disconnected from the channel tcfchan#8.
15:20:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:20:52 INFO  : 'fpga -state' command is executed.
15:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:20:52 INFO  : 'jtag frequency' command is executed.
15:20:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:52 INFO  : Context for 'APU' is selected.
15:20:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:20:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:52 INFO  : Context for 'APU' is selected.
15:20:53 INFO  : 'stop' command is executed.
15:20:53 INFO  : 'ps7_init' command is executed.
15:20:53 INFO  : 'ps7_post_config' command is executed.
15:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:53 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:53 INFO  : Memory regions updated for context APU
15:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:53 INFO  : 'con' command is executed.
15:20:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:20:53 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:22:33 INFO  : Disconnected from the channel tcfchan#9.
15:22:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:22:35 INFO  : 'fpga -state' command is executed.
15:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:22:35 INFO  : 'jtag frequency' command is executed.
15:22:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:35 INFO  : Context for 'APU' is selected.
15:22:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:22:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:35 INFO  : Context for 'APU' is selected.
15:22:35 INFO  : 'stop' command is executed.
15:22:35 INFO  : 'ps7_init' command is executed.
15:22:35 INFO  : 'ps7_post_config' command is executed.
15:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:35 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:36 INFO  : Memory regions updated for context APU
15:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:36 INFO  : 'con' command is executed.
15:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:22:36 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:23:35 INFO  : Disconnected from the channel tcfchan#10.
15:23:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:23:36 INFO  : 'fpga -state' command is executed.
15:23:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:36 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:23:36 INFO  : 'jtag frequency' command is executed.
15:23:36 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:36 INFO  : Context for 'APU' is selected.
15:23:36 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:23:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:36 INFO  : Context for 'APU' is selected.
15:23:36 INFO  : 'stop' command is executed.
15:23:37 INFO  : 'ps7_init' command is executed.
15:23:37 INFO  : 'ps7_post_config' command is executed.
15:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:37 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:37 INFO  : Memory regions updated for context APU
15:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:37 INFO  : 'con' command is executed.
15:23:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:23:37 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:27:54 INFO  : Disconnected from the channel tcfchan#11.
15:27:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:27:55 INFO  : 'fpga -state' command is executed.
15:27:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:55 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:27:55 INFO  : 'jtag frequency' command is executed.
15:27:55 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:55 INFO  : Context for 'APU' is selected.
15:27:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:27:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:55 INFO  : Context for 'APU' is selected.
15:27:55 INFO  : 'stop' command is executed.
15:27:56 INFO  : 'ps7_init' command is executed.
15:27:56 INFO  : 'ps7_post_config' command is executed.
15:27:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:27:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:56 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:56 INFO  : Memory regions updated for context APU
15:27:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:56 INFO  : 'con' command is executed.
15:27:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:27:56 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:28:15 INFO  : Disconnected from the channel tcfchan#12.
15:28:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:28:16 INFO  : 'fpga -state' command is executed.
15:28:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:16 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:28:16 INFO  : 'jtag frequency' command is executed.
15:28:16 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:16 INFO  : Context for 'APU' is selected.
15:28:16 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:28:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:16 INFO  : Context for 'APU' is selected.
15:28:16 INFO  : 'stop' command is executed.
15:28:17 INFO  : 'ps7_init' command is executed.
15:28:17 INFO  : 'ps7_post_config' command is executed.
15:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:17 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:17 INFO  : Memory regions updated for context APU
15:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:17 INFO  : 'con' command is executed.
15:28:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:28:17 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
15:28:25 INFO  : Disconnected from the channel tcfchan#13.
15:28:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:28:26 INFO  : 'fpga -state' command is executed.
15:28:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:28:26 INFO  : 'jtag frequency' command is executed.
15:28:26 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:26 INFO  : Context for 'APU' is selected.
15:28:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:28:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:26 INFO  : Context for 'APU' is selected.
15:28:26 INFO  : 'stop' command is executed.
15:28:27 INFO  : 'ps7_init' command is executed.
15:28:27 INFO  : 'ps7_post_config' command is executed.
15:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:27 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:27 INFO  : Memory regions updated for context APU
15:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:27 INFO  : 'con' command is executed.
15:28:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:28:27 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:36:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1548894868649,  Project:1548889365773
16:36:12 INFO  : Project design_1_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:36:14 INFO  : Copied contents of C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_3\system.hdf.
16:36:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:36:18 INFO  : Clearing existing target manager status.
16:36:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:36:18 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:36:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:36:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
16:37:09 INFO  : Disconnected from the channel tcfchan#14.
16:37:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:37:10 INFO  : 'fpga -state' command is executed.
16:37:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:37:11 INFO  : 'jtag frequency' command is executed.
16:37:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:11 INFO  : Context for 'APU' is selected.
16:37:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:37:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:11 INFO  : Context for 'APU' is selected.
16:37:11 INFO  : 'stop' command is executed.
16:37:11 INFO  : 'ps7_init' command is executed.
16:37:11 INFO  : 'ps7_post_config' command is executed.
16:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:11 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:11 INFO  : Memory regions updated for context APU
16:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:11 INFO  : 'con' command is executed.
16:37:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:37:11 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:37:33 INFO  : Disconnected from the channel tcfchan#15.
16:37:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:37:34 INFO  : 'fpga -state' command is executed.
16:37:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:37:34 INFO  : 'jtag frequency' command is executed.
16:37:34 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:34 INFO  : Context for 'APU' is selected.
16:37:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:37:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:34 INFO  : Context for 'APU' is selected.
16:37:34 INFO  : 'stop' command is executed.
16:37:35 INFO  : 'ps7_init' command is executed.
16:37:35 INFO  : 'ps7_post_config' command is executed.
16:37:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:35 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:35 INFO  : Memory regions updated for context APU
16:37:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:35 INFO  : 'con' command is executed.
16:37:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:37:35 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:37:55 INFO  : Disconnected from the channel tcfchan#16.
16:37:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:37:56 INFO  : 'fpga -state' command is executed.
16:37:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:37:57 INFO  : 'jtag frequency' command is executed.
16:37:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:57 INFO  : Context for 'APU' is selected.
16:37:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:37:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:57 INFO  : Context for 'APU' is selected.
16:37:57 INFO  : 'stop' command is executed.
16:37:57 INFO  : 'ps7_init' command is executed.
16:37:57 INFO  : 'ps7_post_config' command is executed.
16:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:57 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:57 INFO  : Memory regions updated for context APU
16:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:57 INFO  : 'con' command is executed.
16:37:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:37:57 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:38:14 INFO  : Disconnected from the channel tcfchan#17.
16:38:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:38:15 INFO  : 'fpga -state' command is executed.
16:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:15 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:38:15 INFO  : 'jtag frequency' command is executed.
16:38:15 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:15 INFO  : Context for 'APU' is selected.
16:38:15 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:38:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:15 INFO  : Context for 'APU' is selected.
16:38:15 INFO  : 'stop' command is executed.
16:38:15 INFO  : 'ps7_init' command is executed.
16:38:15 INFO  : 'ps7_post_config' command is executed.
16:38:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:16 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:16 INFO  : Memory regions updated for context APU
16:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:16 INFO  : 'con' command is executed.
16:38:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:38:16 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:38:32 INFO  : Disconnected from the channel tcfchan#18.
16:38:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:38:33 INFO  : 'fpga -state' command is executed.
16:38:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:33 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:38:33 INFO  : 'jtag frequency' command is executed.
16:38:33 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:33 INFO  : Context for 'APU' is selected.
16:38:33 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:38:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:33 INFO  : Context for 'APU' is selected.
16:38:33 INFO  : 'stop' command is executed.
16:38:33 INFO  : 'ps7_init' command is executed.
16:38:33 INFO  : 'ps7_post_config' command is executed.
16:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:34 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:34 INFO  : Memory regions updated for context APU
16:38:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:34 INFO  : 'con' command is executed.
16:38:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:38:34 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:38:38 INFO  : Disconnected from the channel tcfchan#19.
16:38:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:38:40 INFO  : 'fpga -state' command is executed.
16:38:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:40 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:38:40 INFO  : 'jtag frequency' command is executed.
16:38:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:40 INFO  : Context for 'APU' is selected.
16:38:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:38:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:40 INFO  : Context for 'APU' is selected.
16:38:40 INFO  : 'stop' command is executed.
16:38:40 INFO  : 'ps7_init' command is executed.
16:38:40 INFO  : 'ps7_post_config' command is executed.
16:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:41 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:41 INFO  : Memory regions updated for context APU
16:38:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:41 INFO  : 'con' command is executed.
16:38:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:38:41 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:38:53 INFO  : Disconnected from the channel tcfchan#20.
16:38:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:38:54 INFO  : 'fpga -state' command is executed.
16:38:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:55 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:38:55 INFO  : 'jtag frequency' command is executed.
16:38:55 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:55 INFO  : Context for 'APU' is selected.
16:38:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:38:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:55 INFO  : Context for 'APU' is selected.
16:38:55 INFO  : 'stop' command is executed.
16:38:55 INFO  : 'ps7_init' command is executed.
16:38:55 INFO  : 'ps7_post_config' command is executed.
16:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:55 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:55 INFO  : Memory regions updated for context APU
16:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:55 INFO  : 'con' command is executed.
16:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:38:55 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:39:19 INFO  : Disconnected from the channel tcfchan#21.
16:39:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:39:21 INFO  : 'fpga -state' command is executed.
16:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:21 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:39:21 INFO  : 'jtag frequency' command is executed.
16:39:21 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:21 INFO  : Context for 'APU' is selected.
16:39:21 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:39:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:21 INFO  : Context for 'APU' is selected.
16:39:21 INFO  : 'stop' command is executed.
16:39:21 INFO  : 'ps7_init' command is executed.
16:39:21 INFO  : 'ps7_post_config' command is executed.
16:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:21 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:22 INFO  : Memory regions updated for context APU
16:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:22 INFO  : 'con' command is executed.
16:39:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:39:22 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:39:39 INFO  : Disconnected from the channel tcfchan#22.
16:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:39:40 INFO  : 'fpga -state' command is executed.
16:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:41 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:39:41 INFO  : 'jtag frequency' command is executed.
16:39:41 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:41 INFO  : Context for 'APU' is selected.
16:39:41 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:39:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:41 INFO  : Context for 'APU' is selected.
16:39:41 INFO  : 'stop' command is executed.
16:39:41 INFO  : 'ps7_init' command is executed.
16:39:41 INFO  : 'ps7_post_config' command is executed.
16:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:41 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:41 INFO  : Memory regions updated for context APU
16:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:41 INFO  : 'con' command is executed.
16:39:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:39:41 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:52:49 INFO  : Disconnected from the channel tcfchan#23.
16:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:52:50 INFO  : 'fpga -state' command is executed.
16:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:52:51 INFO  : 'jtag frequency' command is executed.
16:52:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:51 INFO  : Context for 'APU' is selected.
16:52:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:52:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:51 INFO  : Context for 'APU' is selected.
16:52:51 INFO  : 'stop' command is executed.
16:52:51 INFO  : 'ps7_init' command is executed.
16:52:51 INFO  : 'ps7_post_config' command is executed.
16:52:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:52:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:51 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:51 INFO  : Memory regions updated for context APU
16:52:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:51 INFO  : 'con' command is executed.
16:52:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:52:51 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:53:15 INFO  : Disconnected from the channel tcfchan#24.
16:53:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:53:16 INFO  : 'fpga -state' command is executed.
16:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:16 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:53:16 INFO  : 'jtag frequency' command is executed.
16:53:16 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:53:16 INFO  : Context for 'APU' is selected.
16:53:16 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:53:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:17 INFO  : Context for 'APU' is selected.
16:53:17 INFO  : 'stop' command is executed.
16:53:17 INFO  : 'ps7_init' command is executed.
16:53:17 INFO  : 'ps7_post_config' command is executed.
16:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:17 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:17 INFO  : Memory regions updated for context APU
16:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:17 INFO  : 'con' command is executed.
16:53:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:53:17 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:53:32 INFO  : Disconnected from the channel tcfchan#25.
16:53:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:53:33 INFO  : 'fpga -state' command is executed.
16:53:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:53:34 INFO  : 'jtag frequency' command is executed.
16:53:34 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:53:34 INFO  : Context for 'APU' is selected.
16:53:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:53:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:34 INFO  : Context for 'APU' is selected.
16:53:34 INFO  : 'stop' command is executed.
16:53:34 INFO  : 'ps7_init' command is executed.
16:53:34 INFO  : 'ps7_post_config' command is executed.
16:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:34 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:35 INFO  : Memory regions updated for context APU
16:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:35 INFO  : 'con' command is executed.
16:53:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:53:35 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:53:47 INFO  : Disconnected from the channel tcfchan#26.
16:53:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:53:48 INFO  : 'fpga -state' command is executed.
16:53:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:48 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:53:48 INFO  : 'jtag frequency' command is executed.
16:53:49 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:53:49 INFO  : Context for 'APU' is selected.
16:53:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:53:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:49 INFO  : Context for 'APU' is selected.
16:53:49 INFO  : 'stop' command is executed.
16:53:49 INFO  : 'ps7_init' command is executed.
16:53:49 INFO  : 'ps7_post_config' command is executed.
16:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:49 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:49 INFO  : Memory regions updated for context APU
16:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:49 INFO  : 'con' command is executed.
16:53:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:53:49 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:54:25 INFO  : Disconnected from the channel tcfchan#27.
16:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:54:26 INFO  : 'fpga -state' command is executed.
16:54:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:54:26 INFO  : 'jtag frequency' command is executed.
16:54:26 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:26 INFO  : Context for 'APU' is selected.
16:54:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:54:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:26 INFO  : Context for 'APU' is selected.
16:54:26 INFO  : 'stop' command is executed.
16:54:27 INFO  : 'ps7_init' command is executed.
16:54:27 INFO  : 'ps7_post_config' command is executed.
16:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:27 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:27 INFO  : Memory regions updated for context APU
16:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:27 INFO  : 'con' command is executed.
16:54:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:54:27 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:54:48 INFO  : Disconnected from the channel tcfchan#28.
16:54:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:54:49 INFO  : 'fpga -state' command is executed.
16:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:49 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:54:49 INFO  : 'jtag frequency' command is executed.
16:54:49 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:49 INFO  : Context for 'APU' is selected.
16:54:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:54:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:49 INFO  : Context for 'APU' is selected.
16:54:49 INFO  : 'stop' command is executed.
16:54:50 INFO  : 'ps7_init' command is executed.
16:54:50 INFO  : 'ps7_post_config' command is executed.
16:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:50 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:50 INFO  : Memory regions updated for context APU
16:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:50 INFO  : 'con' command is executed.
16:54:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:54:50 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:54:58 INFO  : Disconnected from the channel tcfchan#29.
16:54:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:54:59 INFO  : 'fpga -state' command is executed.
16:54:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:00 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:55:00 INFO  : 'jtag frequency' command is executed.
16:55:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:00 INFO  : Context for 'APU' is selected.
16:55:00 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:55:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:00 INFO  : Context for 'APU' is selected.
16:55:00 INFO  : 'stop' command is executed.
16:55:00 INFO  : 'ps7_init' command is executed.
16:55:00 INFO  : 'ps7_post_config' command is executed.
16:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:01 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:01 INFO  : Memory regions updated for context APU
16:55:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:01 INFO  : 'con' command is executed.
16:55:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:55:01 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:08:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:08:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:18:48 INFO  : Disconnected from the channel tcfchan#30.
17:18:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:18:49 INFO  : 'fpga -state' command is executed.
17:18:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:50 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:18:50 INFO  : 'jtag frequency' command is executed.
17:18:50 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:50 INFO  : Context for 'APU' is selected.
17:18:50 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:18:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:50 INFO  : Context for 'APU' is selected.
17:18:50 INFO  : 'stop' command is executed.
17:18:50 INFO  : 'ps7_init' command is executed.
17:18:50 INFO  : 'ps7_post_config' command is executed.
17:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:50 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:50 INFO  : Memory regions updated for context APU
17:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:50 INFO  : 'con' command is executed.
17:18:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:18:50 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:19:04 INFO  : Disconnected from the channel tcfchan#31.
17:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:19:05 INFO  : 'fpga -state' command is executed.
17:19:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:19:06 INFO  : 'jtag frequency' command is executed.
17:19:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:06 INFO  : Context for 'APU' is selected.
17:19:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:06 INFO  : Context for 'APU' is selected.
17:19:06 INFO  : 'stop' command is executed.
17:19:06 INFO  : 'ps7_init' command is executed.
17:19:06 INFO  : 'ps7_post_config' command is executed.
17:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:06 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:07 INFO  : Memory regions updated for context APU
17:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:07 INFO  : 'con' command is executed.
17:19:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:19:07 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:19:17 INFO  : Disconnected from the channel tcfchan#32.
17:19:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:19:18 INFO  : 'fpga -state' command is executed.
17:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:19 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:19:19 INFO  : 'jtag frequency' command is executed.
17:19:19 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:19 INFO  : Context for 'APU' is selected.
17:19:19 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:19:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:19 INFO  : Context for 'APU' is selected.
17:19:19 INFO  : 'stop' command is executed.
17:19:19 INFO  : 'ps7_init' command is executed.
17:19:19 INFO  : 'ps7_post_config' command is executed.
17:19:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:19 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:19 INFO  : Memory regions updated for context APU
17:19:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:19 INFO  : 'con' command is executed.
17:19:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:19:19 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:19:32 INFO  : Disconnected from the channel tcfchan#33.
17:19:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:19:33 INFO  : 'fpga -state' command is executed.
17:19:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:19:34 INFO  : 'jtag frequency' command is executed.
17:19:34 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:34 INFO  : Context for 'APU' is selected.
17:19:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:19:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:34 INFO  : Context for 'APU' is selected.
17:19:34 INFO  : 'stop' command is executed.
17:19:34 INFO  : 'ps7_init' command is executed.
17:19:34 INFO  : 'ps7_post_config' command is executed.
17:19:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:34 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:34 INFO  : Memory regions updated for context APU
17:19:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:34 INFO  : 'con' command is executed.
17:19:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:19:34 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:20:08 INFO  : Disconnected from the channel tcfchan#34.
17:20:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:20:10 INFO  : 'fpga -state' command is executed.
17:20:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:20:10 INFO  : 'jtag frequency' command is executed.
17:20:10 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:10 INFO  : Context for 'APU' is selected.
17:20:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:20:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:10 INFO  : Context for 'APU' is selected.
17:20:10 INFO  : 'stop' command is executed.
17:20:10 INFO  : 'ps7_init' command is executed.
17:20:10 INFO  : 'ps7_post_config' command is executed.
17:20:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:11 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:11 INFO  : Memory regions updated for context APU
17:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:11 INFO  : 'con' command is executed.
17:20:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:20:11 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:20:17 INFO  : Disconnected from the channel tcfchan#35.
17:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:20:18 INFO  : 'fpga -state' command is executed.
17:20:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:19 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:20:19 INFO  : 'jtag frequency' command is executed.
17:20:19 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:19 INFO  : Context for 'APU' is selected.
17:20:19 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:20:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:19 INFO  : Context for 'APU' is selected.
17:20:19 INFO  : 'stop' command is executed.
17:20:19 INFO  : 'ps7_init' command is executed.
17:20:19 INFO  : 'ps7_post_config' command is executed.
17:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:19 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:19 INFO  : Memory regions updated for context APU
17:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:19 INFO  : 'con' command is executed.
17:20:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:20:19 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:20:37 INFO  : Disconnected from the channel tcfchan#36.
17:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:20:38 INFO  : 'fpga -state' command is executed.
17:20:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:38 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:20:38 INFO  : 'jtag frequency' command is executed.
17:20:38 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:38 INFO  : Context for 'APU' is selected.
17:20:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:39 INFO  : Context for 'APU' is selected.
17:20:39 INFO  : 'stop' command is executed.
17:20:39 INFO  : 'ps7_init' command is executed.
17:20:39 INFO  : 'ps7_post_config' command is executed.
17:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:39 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:39 INFO  : Memory regions updated for context APU
17:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:39 INFO  : 'con' command is executed.
17:20:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:20:39 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:20:45 INFO  : Disconnected from the channel tcfchan#37.
17:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:20:46 INFO  : 'fpga -state' command is executed.
17:20:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:46 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:20:46 INFO  : 'jtag frequency' command is executed.
17:20:46 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:46 INFO  : Context for 'APU' is selected.
17:20:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:20:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:46 INFO  : Context for 'APU' is selected.
17:20:46 INFO  : 'stop' command is executed.
17:20:46 INFO  : 'ps7_init' command is executed.
17:20:46 INFO  : 'ps7_post_config' command is executed.
17:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:47 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:47 INFO  : Memory regions updated for context APU
17:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:47 INFO  : 'con' command is executed.
17:20:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:20:47 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:21:38 INFO  : Disconnected from the channel tcfchan#38.
17:21:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:21:39 INFO  : 'fpga -state' command is executed.
17:21:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:21:39 INFO  : 'jtag frequency' command is executed.
17:21:39 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:39 INFO  : Context for 'APU' is selected.
17:21:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:39 INFO  : Context for 'APU' is selected.
17:21:39 INFO  : 'stop' command is executed.
17:21:39 INFO  : 'ps7_init' command is executed.
17:21:39 INFO  : 'ps7_post_config' command is executed.
17:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:40 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:40 INFO  : Memory regions updated for context APU
17:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:40 INFO  : 'con' command is executed.
17:21:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:21:40 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:21:46 INFO  : Disconnected from the channel tcfchan#39.
17:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:21:47 INFO  : 'fpga -state' command is executed.
17:21:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:48 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:21:48 INFO  : 'jtag frequency' command is executed.
17:21:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:48 INFO  : Context for 'APU' is selected.
17:21:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:48 INFO  : Context for 'APU' is selected.
17:21:48 INFO  : 'stop' command is executed.
17:21:48 INFO  : 'ps7_init' command is executed.
17:21:48 INFO  : 'ps7_post_config' command is executed.
17:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:48 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:48 INFO  : Memory regions updated for context APU
17:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:48 INFO  : 'con' command is executed.
17:21:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:21:48 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:22:08 INFO  : Disconnected from the channel tcfchan#40.
17:22:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:22:09 INFO  : 'fpga -state' command is executed.
17:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:09 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:22:09 INFO  : 'jtag frequency' command is executed.
17:22:09 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:09 INFO  : Context for 'APU' is selected.
17:22:09 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:22:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:09 INFO  : Context for 'APU' is selected.
17:22:09 INFO  : 'stop' command is executed.
17:22:10 INFO  : 'ps7_init' command is executed.
17:22:10 INFO  : 'ps7_post_config' command is executed.
17:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:10 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:10 INFO  : Memory regions updated for context APU
17:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:10 INFO  : 'con' command is executed.
17:22:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:22:10 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:22:15 INFO  : Disconnected from the channel tcfchan#41.
17:22:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:22:16 INFO  : 'fpga -state' command is executed.
17:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:16 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:22:16 INFO  : 'jtag frequency' command is executed.
17:22:16 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:16 INFO  : Context for 'APU' is selected.
17:22:16 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:22:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:16 INFO  : Context for 'APU' is selected.
17:22:16 INFO  : 'stop' command is executed.
17:22:17 INFO  : 'ps7_init' command is executed.
17:22:17 INFO  : 'ps7_post_config' command is executed.
17:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:17 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:17 INFO  : Memory regions updated for context APU
17:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:17 INFO  : 'con' command is executed.
17:22:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:22:17 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:22:45 INFO  : Disconnected from the channel tcfchan#42.
17:22:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:22:46 INFO  : 'fpga -state' command is executed.
17:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:47 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:22:47 INFO  : 'jtag frequency' command is executed.
17:22:47 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:47 INFO  : Context for 'APU' is selected.
17:22:47 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:22:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:47 INFO  : Context for 'APU' is selected.
17:22:47 INFO  : 'stop' command is executed.
17:22:47 INFO  : 'ps7_init' command is executed.
17:22:47 INFO  : 'ps7_post_config' command is executed.
17:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:47 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:47 INFO  : Memory regions updated for context APU
17:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:47 INFO  : 'con' command is executed.
17:22:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:22:47 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:23:06 INFO  : Disconnected from the channel tcfchan#43.
17:23:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:23:07 INFO  : 'fpga -state' command is executed.
17:23:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:23:08 INFO  : 'jtag frequency' command is executed.
17:23:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:08 INFO  : Context for 'APU' is selected.
17:23:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:23:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:08 INFO  : Context for 'APU' is selected.
17:23:08 INFO  : 'stop' command is executed.
17:23:08 INFO  : 'ps7_init' command is executed.
17:23:08 INFO  : 'ps7_post_config' command is executed.
17:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:08 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:08 INFO  : Memory regions updated for context APU
17:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:09 INFO  : 'con' command is executed.
17:23:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:23:09 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:23:12 INFO  : Disconnected from the channel tcfchan#44.
17:23:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:23:13 INFO  : 'fpga -state' command is executed.
17:23:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:13 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:23:13 INFO  : 'jtag frequency' command is executed.
17:23:13 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:13 INFO  : Context for 'APU' is selected.
17:23:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:23:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:13 INFO  : Context for 'APU' is selected.
17:23:13 INFO  : 'stop' command is executed.
17:23:14 INFO  : 'ps7_init' command is executed.
17:23:14 INFO  : 'ps7_post_config' command is executed.
17:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:14 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:14 INFO  : Memory regions updated for context APU
17:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:14 INFO  : 'con' command is executed.
17:23:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:23:14 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:23:28 INFO  : Disconnected from the channel tcfchan#45.
17:23:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:23:29 INFO  : 'fpga -state' command is executed.
17:23:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:23:29 INFO  : 'jtag frequency' command is executed.
17:23:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:29 INFO  : Context for 'APU' is selected.
17:23:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:23:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:29 INFO  : Context for 'APU' is selected.
17:23:29 INFO  : 'stop' command is executed.
17:23:30 INFO  : 'ps7_init' command is executed.
17:23:30 INFO  : 'ps7_post_config' command is executed.
17:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:30 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:30 INFO  : Memory regions updated for context APU
17:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:30 INFO  : 'con' command is executed.
17:23:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:23:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:23:51 INFO  : Disconnected from the channel tcfchan#46.
17:23:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:23:52 INFO  : 'fpga -state' command is executed.
17:23:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:23:52 INFO  : 'jtag frequency' command is executed.
17:23:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:52 INFO  : Context for 'APU' is selected.
17:23:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:23:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:52 INFO  : Context for 'APU' is selected.
17:23:53 INFO  : 'stop' command is executed.
17:23:53 INFO  : 'ps7_init' command is executed.
17:23:53 INFO  : 'ps7_post_config' command is executed.
17:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:53 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:53 INFO  : Memory regions updated for context APU
17:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:53 INFO  : 'con' command is executed.
17:23:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:23:53 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:24:30 INFO  : Disconnected from the channel tcfchan#47.
17:24:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:24:31 INFO  : 'fpga -state' command is executed.
17:24:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:32 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:24:32 INFO  : 'jtag frequency' command is executed.
17:24:32 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:32 INFO  : Context for 'APU' is selected.
17:24:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:24:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:32 INFO  : Context for 'APU' is selected.
17:24:32 INFO  : 'stop' command is executed.
17:24:32 INFO  : 'ps7_init' command is executed.
17:24:32 INFO  : 'ps7_post_config' command is executed.
17:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:32 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:32 INFO  : Memory regions updated for context APU
17:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:32 INFO  : 'con' command is executed.
17:24:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:24:32 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:24:39 INFO  : Disconnected from the channel tcfchan#48.
17:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:24:40 INFO  : 'fpga -state' command is executed.
17:24:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:40 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:24:40 INFO  : 'jtag frequency' command is executed.
17:24:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:40 INFO  : Context for 'APU' is selected.
17:24:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:24:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:40 INFO  : Context for 'APU' is selected.
17:24:40 INFO  : 'stop' command is executed.
17:24:41 INFO  : 'ps7_init' command is executed.
17:24:41 INFO  : 'ps7_post_config' command is executed.
17:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:41 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:41 INFO  : Memory regions updated for context APU
17:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:41 INFO  : 'con' command is executed.
17:24:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:24:41 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:26:04 INFO  : Disconnected from the channel tcfchan#49.
17:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:26:05 INFO  : 'fpga -state' command is executed.
17:26:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:26:06 INFO  : 'jtag frequency' command is executed.
17:26:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:06 INFO  : Context for 'APU' is selected.
17:26:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:26:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:06 INFO  : Context for 'APU' is selected.
17:26:06 INFO  : 'stop' command is executed.
17:26:06 INFO  : 'ps7_init' command is executed.
17:26:06 INFO  : 'ps7_post_config' command is executed.
17:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:06 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:06 INFO  : Memory regions updated for context APU
17:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:07 INFO  : 'con' command is executed.
17:26:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:26:07 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:26:14 INFO  : Disconnected from the channel tcfchan#50.
17:26:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:26:15 INFO  : 'fpga -state' command is executed.
17:26:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:16 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:26:16 INFO  : 'jtag frequency' command is executed.
17:26:16 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:16 INFO  : Context for 'APU' is selected.
17:26:16 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:26:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:16 INFO  : Context for 'APU' is selected.
17:26:16 INFO  : 'stop' command is executed.
17:26:16 INFO  : 'ps7_init' command is executed.
17:26:16 INFO  : 'ps7_post_config' command is executed.
17:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:16 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:16 INFO  : Memory regions updated for context APU
17:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:16 INFO  : 'con' command is executed.
17:26:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:26:16 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:26:32 INFO  : Disconnected from the channel tcfchan#51.
17:26:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:26:33 INFO  : 'fpga -state' command is executed.
17:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:33 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:26:33 INFO  : 'jtag frequency' command is executed.
17:26:33 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:33 INFO  : Context for 'APU' is selected.
17:26:33 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:26:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:33 INFO  : Context for 'APU' is selected.
17:26:33 INFO  : 'stop' command is executed.
17:26:34 INFO  : 'ps7_init' command is executed.
17:26:34 INFO  : 'ps7_post_config' command is executed.
17:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:34 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:34 INFO  : Memory regions updated for context APU
17:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:34 INFO  : 'con' command is executed.
17:26:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:26:34 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:26:47 INFO  : Disconnected from the channel tcfchan#52.
17:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:26:48 INFO  : 'fpga -state' command is executed.
17:26:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:48 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:26:48 INFO  : 'jtag frequency' command is executed.
17:26:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:48 INFO  : Context for 'APU' is selected.
17:26:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:48 INFO  : Context for 'APU' is selected.
17:26:48 INFO  : 'stop' command is executed.
17:26:49 INFO  : 'ps7_init' command is executed.
17:26:49 INFO  : 'ps7_post_config' command is executed.
17:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:49 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:49 INFO  : Memory regions updated for context APU
17:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:49 INFO  : 'con' command is executed.
17:26:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:26:49 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:26:58 INFO  : Disconnected from the channel tcfchan#53.
17:26:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:26:59 INFO  : 'fpga -state' command is executed.
17:26:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:59 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:26:59 INFO  : 'jtag frequency' command is executed.
17:26:59 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:59 INFO  : Context for 'APU' is selected.
17:26:59 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:26:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:59 INFO  : Context for 'APU' is selected.
17:26:59 INFO  : 'stop' command is executed.
17:27:00 INFO  : 'ps7_init' command is executed.
17:27:00 INFO  : 'ps7_post_config' command is executed.
17:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:00 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:00 INFO  : Memory regions updated for context APU
17:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:00 INFO  : 'con' command is executed.
17:27:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:27:00 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:27:29 INFO  : Disconnected from the channel tcfchan#54.
17:27:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:27:30 INFO  : 'fpga -state' command is executed.
17:27:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:30 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:27:30 INFO  : 'jtag frequency' command is executed.
17:27:30 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:30 INFO  : Context for 'APU' is selected.
17:27:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:27:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:30 INFO  : Context for 'APU' is selected.
17:27:30 INFO  : 'stop' command is executed.
17:27:31 INFO  : 'ps7_init' command is executed.
17:27:31 INFO  : 'ps7_post_config' command is executed.
17:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:31 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:31 INFO  : Memory regions updated for context APU
17:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:31 INFO  : 'con' command is executed.
17:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:27:31 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:27:57 INFO  : Disconnected from the channel tcfchan#55.
17:27:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:27:58 INFO  : 'fpga -state' command is executed.
17:27:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:58 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:27:58 INFO  : 'jtag frequency' command is executed.
17:27:58 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:58 INFO  : Context for 'APU' is selected.
17:27:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:27:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:58 INFO  : Context for 'APU' is selected.
17:27:58 INFO  : 'stop' command is executed.
17:27:59 INFO  : 'ps7_init' command is executed.
17:27:59 INFO  : 'ps7_post_config' command is executed.
17:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:59 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:59 INFO  : Memory regions updated for context APU
17:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:59 INFO  : 'con' command is executed.
17:27:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:27:59 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:28:04 INFO  : Disconnected from the channel tcfchan#56.
17:28:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:28:05 INFO  : 'fpga -state' command is executed.
17:28:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:28:05 INFO  : 'jtag frequency' command is executed.
17:28:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:05 INFO  : Context for 'APU' is selected.
17:28:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:28:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:05 INFO  : Context for 'APU' is selected.
17:28:05 INFO  : 'stop' command is executed.
17:28:06 INFO  : 'ps7_init' command is executed.
17:28:06 INFO  : 'ps7_post_config' command is executed.
17:28:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:06 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:06 INFO  : Memory regions updated for context APU
17:28:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:06 INFO  : 'con' command is executed.
17:28:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:28:06 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:35:54 INFO  : Disconnected from the channel tcfchan#57.
17:35:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:35:55 INFO  : 'fpga -state' command is executed.
17:35:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:55 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:35:55 INFO  : 'jtag frequency' command is executed.
17:35:55 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:55 INFO  : Context for 'APU' is selected.
17:35:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:35:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:55 INFO  : Context for 'APU' is selected.
17:35:55 INFO  : 'stop' command is executed.
17:35:56 INFO  : 'ps7_init' command is executed.
17:35:56 INFO  : 'ps7_post_config' command is executed.
17:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:56 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:56 INFO  : Memory regions updated for context APU
17:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:56 INFO  : 'con' command is executed.
17:35:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:35:56 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:36:34 INFO  : Disconnected from the channel tcfchan#58.
17:36:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:36:35 INFO  : 'fpga -state' command is executed.
17:36:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:36:35 INFO  : 'jtag frequency' command is executed.
17:36:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:35 INFO  : Context for 'APU' is selected.
17:36:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:36:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:35 INFO  : Context for 'APU' is selected.
17:36:35 INFO  : 'stop' command is executed.
17:36:36 INFO  : 'ps7_init' command is executed.
17:36:36 INFO  : 'ps7_post_config' command is executed.
17:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:36 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:36 INFO  : Memory regions updated for context APU
17:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:36 INFO  : 'con' command is executed.
17:36:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:36:36 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:37:27 INFO  : Disconnected from the channel tcfchan#59.
17:37:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:37:29 INFO  : 'fpga -state' command is executed.
17:37:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:37:29 INFO  : 'jtag frequency' command is executed.
17:37:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:29 INFO  : Context for 'APU' is selected.
17:37:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:37:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:29 INFO  : Context for 'APU' is selected.
17:37:29 INFO  : 'stop' command is executed.
17:37:29 INFO  : 'ps7_init' command is executed.
17:37:29 INFO  : 'ps7_post_config' command is executed.
17:37:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:37:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:30 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:30 INFO  : Memory regions updated for context APU
17:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:30 INFO  : 'con' command is executed.
17:37:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:37:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:41:24 INFO  : Disconnected from the channel tcfchan#60.
17:41:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:41:25 INFO  : 'fpga -state' command is executed.
17:41:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:25 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:41:25 INFO  : 'jtag frequency' command is executed.
17:41:25 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:41:25 INFO  : Context for 'APU' is selected.
17:41:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:41:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:26 INFO  : Context for 'APU' is selected.
17:41:26 INFO  : 'stop' command is executed.
17:41:26 INFO  : 'ps7_init' command is executed.
17:41:26 INFO  : 'ps7_post_config' command is executed.
17:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:26 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:26 INFO  : Memory regions updated for context APU
17:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:26 INFO  : 'con' command is executed.
17:41:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:41:26 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:42:20 INFO  : Disconnected from the channel tcfchan#61.
17:42:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:42:21 INFO  : 'fpga -state' command is executed.
17:42:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:42:22 INFO  : 'jtag frequency' command is executed.
17:42:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:22 INFO  : Context for 'APU' is selected.
17:42:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:22 INFO  : Context for 'APU' is selected.
17:42:22 INFO  : 'stop' command is executed.
17:42:22 INFO  : 'ps7_init' command is executed.
17:42:22 INFO  : 'ps7_post_config' command is executed.
17:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:22 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:22 INFO  : Memory regions updated for context APU
17:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:22 INFO  : 'con' command is executed.
17:42:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:42:22 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:43:20 INFO  : Disconnected from the channel tcfchan#62.
17:43:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:43:21 INFO  : 'fpga -state' command is executed.
17:43:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:43:22 INFO  : 'jtag frequency' command is executed.
17:43:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:22 INFO  : Context for 'APU' is selected.
17:43:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:22 INFO  : Context for 'APU' is selected.
17:43:22 INFO  : 'stop' command is executed.
17:43:22 INFO  : 'ps7_init' command is executed.
17:43:22 INFO  : 'ps7_post_config' command is executed.
17:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:22 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:22 INFO  : Memory regions updated for context APU
17:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:23 INFO  : 'con' command is executed.
17:43:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:43:23 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:43:42 INFO  : Disconnected from the channel tcfchan#63.
17:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:43:43 INFO  : 'fpga -state' command is executed.
17:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:43 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:43:43 INFO  : 'jtag frequency' command is executed.
17:43:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:43 INFO  : Context for 'APU' is selected.
17:43:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:43 INFO  : Context for 'APU' is selected.
17:43:43 INFO  : 'stop' command is executed.
17:43:44 INFO  : 'ps7_init' command is executed.
17:43:44 INFO  : 'ps7_post_config' command is executed.
17:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:44 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:44 INFO  : Memory regions updated for context APU
17:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:44 INFO  : 'con' command is executed.
17:43:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:43:44 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:44:10 INFO  : Disconnected from the channel tcfchan#64.
17:44:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:44:11 INFO  : 'fpga -state' command is executed.
17:44:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:44:11 INFO  : 'jtag frequency' command is executed.
17:44:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:11 INFO  : Context for 'APU' is selected.
17:44:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:44:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:11 INFO  : Context for 'APU' is selected.
17:44:11 INFO  : 'stop' command is executed.
17:44:12 INFO  : 'ps7_init' command is executed.
17:44:12 INFO  : 'ps7_post_config' command is executed.
17:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:12 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:12 INFO  : Memory regions updated for context APU
17:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:12 INFO  : 'con' command is executed.
17:44:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:44:12 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:45:54 INFO  : Disconnected from the channel tcfchan#65.
17:45:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:45:55 INFO  : 'fpga -state' command is executed.
17:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:55 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:45:55 INFO  : 'jtag frequency' command is executed.
17:45:55 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:56 INFO  : Context for 'APU' is selected.
17:45:56 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:45:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:56 INFO  : Context for 'APU' is selected.
17:45:56 INFO  : 'stop' command is executed.
17:45:56 INFO  : 'ps7_init' command is executed.
17:45:56 INFO  : 'ps7_post_config' command is executed.
17:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:56 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:56 INFO  : Memory regions updated for context APU
17:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:56 INFO  : 'con' command is executed.
17:45:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:45:56 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:46:33 INFO  : Disconnected from the channel tcfchan#66.
17:46:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:46:34 INFO  : 'fpga -state' command is executed.
17:46:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:46:34 INFO  : 'jtag frequency' command is executed.
17:46:34 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:34 INFO  : Context for 'APU' is selected.
17:46:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:46:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:34 INFO  : Context for 'APU' is selected.
17:46:34 INFO  : 'stop' command is executed.
17:46:34 INFO  : 'ps7_init' command is executed.
17:46:34 INFO  : 'ps7_post_config' command is executed.
17:46:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:35 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:35 INFO  : Memory regions updated for context APU
17:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:35 INFO  : 'con' command is executed.
17:46:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:46:35 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:46:46 INFO  : Disconnected from the channel tcfchan#67.
17:46:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:46:47 INFO  : 'fpga -state' command is executed.
17:46:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:47 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:46:47 INFO  : 'jtag frequency' command is executed.
17:46:47 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:47 INFO  : Context for 'APU' is selected.
17:46:47 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:46:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:47 INFO  : Context for 'APU' is selected.
17:46:47 INFO  : 'stop' command is executed.
17:46:47 INFO  : 'ps7_init' command is executed.
17:46:47 INFO  : 'ps7_post_config' command is executed.
17:46:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:48 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:48 INFO  : Memory regions updated for context APU
17:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:48 INFO  : 'con' command is executed.
17:46:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:46:48 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:52:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1548899475489,  Project:1548894868649
17:52:28 INFO  : Project design_1_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:52:43 INFO  : Copied contents of C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_3\system.hdf.
17:52:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:52:47 INFO  : Clearing existing target manager status.
17:52:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:52:47 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:52:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:52:58 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:53:27 INFO  : Disconnected from the channel tcfchan#68.
17:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:53:29 INFO  : 'fpga -state' command is executed.
17:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:53:29 INFO  : 'jtag frequency' command is executed.
17:53:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:29 INFO  : Context for 'APU' is selected.
17:53:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:53:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:29 INFO  : Context for 'APU' is selected.
17:53:29 INFO  : 'stop' command is executed.
17:53:29 INFO  : 'ps7_init' command is executed.
17:53:29 INFO  : 'ps7_post_config' command is executed.
17:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:29 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:30 INFO  : Memory regions updated for context APU
17:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:30 INFO  : 'con' command is executed.
17:53:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:53:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:54:40 INFO  : Disconnected from the channel tcfchan#69.
17:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:54:41 INFO  : 'fpga -state' command is executed.
17:54:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:41 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:54:41 INFO  : 'jtag frequency' command is executed.
17:54:41 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:41 INFO  : Context for 'APU' is selected.
17:54:41 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:54:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:41 INFO  : Context for 'APU' is selected.
17:54:41 INFO  : 'stop' command is executed.
17:54:42 INFO  : 'ps7_init' command is executed.
17:54:42 INFO  : 'ps7_post_config' command is executed.
17:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:42 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:42 INFO  : Memory regions updated for context APU
17:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:42 INFO  : 'con' command is executed.
17:54:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:54:42 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:55:16 INFO  : Disconnected from the channel tcfchan#70.
17:55:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:55:17 INFO  : 'fpga -state' command is executed.
17:55:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:55:17 INFO  : 'jtag frequency' command is executed.
17:55:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:17 INFO  : Context for 'APU' is selected.
17:55:17 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:55:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:17 INFO  : Context for 'APU' is selected.
17:55:18 INFO  : 'stop' command is executed.
17:55:18 INFO  : 'ps7_init' command is executed.
17:55:18 INFO  : 'ps7_post_config' command is executed.
17:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:18 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:18 INFO  : Memory regions updated for context APU
17:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:18 INFO  : 'con' command is executed.
17:55:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:55:18 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:56:20 INFO  : Disconnected from the channel tcfchan#71.
17:56:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:56:22 INFO  : 'fpga -state' command is executed.
17:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:56:22 INFO  : 'jtag frequency' command is executed.
17:56:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:22 INFO  : Context for 'APU' is selected.
17:56:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:56:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:22 INFO  : Context for 'APU' is selected.
17:56:22 INFO  : 'stop' command is executed.
17:56:22 INFO  : 'ps7_init' command is executed.
17:56:22 INFO  : 'ps7_post_config' command is executed.
17:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:23 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:23 INFO  : Memory regions updated for context APU
17:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:23 INFO  : 'con' command is executed.
17:56:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:56:23 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:56:55 INFO  : Disconnected from the channel tcfchan#72.
17:56:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:56:56 INFO  : 'fpga -state' command is executed.
17:56:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:56:57 INFO  : 'jtag frequency' command is executed.
17:56:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:57 INFO  : Context for 'APU' is selected.
17:56:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:56:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:57 INFO  : Context for 'APU' is selected.
17:56:57 INFO  : 'stop' command is executed.
17:56:57 INFO  : 'ps7_init' command is executed.
17:56:57 INFO  : 'ps7_post_config' command is executed.
17:56:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:57 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:58 INFO  : Memory regions updated for context APU
17:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:58 INFO  : 'con' command is executed.
17:56:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:56:58 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:57:16 INFO  : Disconnected from the channel tcfchan#73.
17:57:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:57:17 INFO  : 'fpga -state' command is executed.
17:57:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:57:17 INFO  : 'jtag frequency' command is executed.
17:57:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:17 INFO  : Context for 'APU' is selected.
17:57:17 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:57:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:17 INFO  : Context for 'APU' is selected.
17:57:17 INFO  : 'stop' command is executed.
17:57:17 INFO  : 'ps7_init' command is executed.
17:57:17 INFO  : 'ps7_post_config' command is executed.
17:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:18 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:18 INFO  : Memory regions updated for context APU
17:57:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:18 INFO  : 'con' command is executed.
17:57:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:57:18 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:57:40 INFO  : Disconnected from the channel tcfchan#74.
17:57:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:57:41 INFO  : 'fpga -state' command is executed.
17:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:41 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:57:41 INFO  : 'jtag frequency' command is executed.
17:57:41 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:41 INFO  : Context for 'APU' is selected.
17:57:41 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:57:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:41 INFO  : Context for 'APU' is selected.
17:57:41 INFO  : 'stop' command is executed.
17:57:42 INFO  : 'ps7_init' command is executed.
17:57:42 INFO  : 'ps7_post_config' command is executed.
17:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:42 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:42 INFO  : Memory regions updated for context APU
17:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:42 INFO  : 'con' command is executed.
17:57:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:57:42 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:58:15 INFO  : Disconnected from the channel tcfchan#75.
17:58:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:58:17 INFO  : 'fpga -state' command is executed.
17:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:58:17 INFO  : 'jtag frequency' command is executed.
17:58:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:17 INFO  : Context for 'APU' is selected.
17:58:17 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:58:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:17 INFO  : Context for 'APU' is selected.
17:58:17 INFO  : 'stop' command is executed.
17:58:17 INFO  : 'ps7_init' command is executed.
17:58:17 INFO  : 'ps7_post_config' command is executed.
17:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:18 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:18 INFO  : Memory regions updated for context APU
17:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:18 INFO  : 'con' command is executed.
17:58:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:58:18 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:58:47 INFO  : Disconnected from the channel tcfchan#76.
17:58:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:58:48 INFO  : 'fpga -state' command is executed.
17:58:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:48 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:58:48 INFO  : 'jtag frequency' command is executed.
17:58:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:48 INFO  : Context for 'APU' is selected.
17:58:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:58:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:48 INFO  : Context for 'APU' is selected.
17:58:48 INFO  : 'stop' command is executed.
17:58:48 INFO  : 'ps7_init' command is executed.
17:58:48 INFO  : 'ps7_post_config' command is executed.
17:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:49 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:49 INFO  : Memory regions updated for context APU
17:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:49 INFO  : 'con' command is executed.
17:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:58:49 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:59:27 INFO  : Disconnected from the channel tcfchan#77.
17:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:59:28 INFO  : 'fpga -state' command is executed.
17:59:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:28 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:59:28 INFO  : 'jtag frequency' command is executed.
17:59:28 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:59:28 INFO  : Context for 'APU' is selected.
17:59:28 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:59:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:28 INFO  : Context for 'APU' is selected.
17:59:28 INFO  : 'stop' command is executed.
17:59:28 INFO  : 'ps7_init' command is executed.
17:59:28 INFO  : 'ps7_post_config' command is executed.
17:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:29 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:29 INFO  : Memory regions updated for context APU
17:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:29 INFO  : 'con' command is executed.
17:59:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:59:29 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:59:44 INFO  : Disconnected from the channel tcfchan#78.
17:59:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:59:45 INFO  : 'fpga -state' command is executed.
17:59:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:45 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:59:46 INFO  : 'jtag frequency' command is executed.
17:59:46 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:59:46 INFO  : Context for 'APU' is selected.
17:59:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:59:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:46 INFO  : Context for 'APU' is selected.
17:59:46 INFO  : 'stop' command is executed.
17:59:46 INFO  : 'ps7_init' command is executed.
17:59:46 INFO  : 'ps7_post_config' command is executed.
17:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:46 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:46 INFO  : Memory regions updated for context APU
17:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:46 INFO  : 'con' command is executed.
17:59:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:59:46 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
17:59:54 INFO  : Disconnected from the channel tcfchan#79.
17:59:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:59:56 INFO  : 'fpga -state' command is executed.
17:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:56 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:59:56 INFO  : 'jtag frequency' command is executed.
17:59:56 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:59:56 INFO  : Context for 'APU' is selected.
17:59:56 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:59:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:56 INFO  : Context for 'APU' is selected.
17:59:56 INFO  : 'stop' command is executed.
17:59:56 INFO  : 'ps7_init' command is executed.
17:59:56 INFO  : 'ps7_post_config' command is executed.
17:59:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:59:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:56 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:57 INFO  : Memory regions updated for context APU
17:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:57 INFO  : 'con' command is executed.
17:59:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:59:57 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:00:10 INFO  : Disconnected from the channel tcfchan#80.
18:00:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:00:11 INFO  : 'fpga -state' command is executed.
18:00:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:00:11 INFO  : 'jtag frequency' command is executed.
18:00:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:00:11 INFO  : Context for 'APU' is selected.
18:00:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:00:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:11 INFO  : Context for 'APU' is selected.
18:00:11 INFO  : 'stop' command is executed.
18:00:12 INFO  : 'ps7_init' command is executed.
18:00:12 INFO  : 'ps7_post_config' command is executed.
18:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:12 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:12 INFO  : Memory regions updated for context APU
18:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:12 INFO  : 'con' command is executed.
18:00:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:00:12 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:33:25 INFO  : Disconnected from the channel tcfchan#81.
18:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:33:26 INFO  : 'fpga -state' command is executed.
18:33:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:33:26 INFO  : 'jtag frequency' command is executed.
18:33:26 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:33:26 INFO  : Context for 'APU' is selected.
18:33:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:26 INFO  : Context for 'APU' is selected.
18:33:26 INFO  : 'stop' command is executed.
18:33:26 INFO  : 'ps7_init' command is executed.
18:33:26 INFO  : 'ps7_post_config' command is executed.
18:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:27 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:27 INFO  : Memory regions updated for context APU
18:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:27 INFO  : 'con' command is executed.
18:33:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:33:27 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:37:44 INFO  : Disconnected from the channel tcfchan#82.
18:37:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:37:45 INFO  : 'fpga -state' command is executed.
18:37:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:45 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:37:45 INFO  : 'jtag frequency' command is executed.
18:37:45 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:37:45 INFO  : Context for 'APU' is selected.
18:37:45 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:37:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:45 INFO  : Context for 'APU' is selected.
18:37:45 INFO  : 'stop' command is executed.
18:37:46 INFO  : 'ps7_init' command is executed.
18:37:46 INFO  : 'ps7_post_config' command is executed.
18:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:46 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:46 INFO  : Memory regions updated for context APU
18:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:46 INFO  : 'con' command is executed.
18:37:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:37:46 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:37:58 INFO  : Disconnected from the channel tcfchan#83.
18:37:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:37:59 INFO  : 'fpga -state' command is executed.
18:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:00 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:38:00 INFO  : 'jtag frequency' command is executed.
18:38:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:00 INFO  : Context for 'APU' is selected.
18:38:00 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:00 INFO  : Context for 'APU' is selected.
18:38:00 INFO  : 'stop' command is executed.
18:38:00 INFO  : 'ps7_init' command is executed.
18:38:00 INFO  : 'ps7_post_config' command is executed.
18:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:00 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:00 INFO  : Memory regions updated for context APU
18:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:00 INFO  : 'con' command is executed.
18:38:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:38:00 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:38:25 INFO  : Disconnected from the channel tcfchan#84.
18:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:38:26 INFO  : 'fpga -state' command is executed.
18:38:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:38:26 INFO  : 'jtag frequency' command is executed.
18:38:26 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:26 INFO  : Context for 'APU' is selected.
18:38:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:26 INFO  : Context for 'APU' is selected.
18:38:26 INFO  : 'stop' command is executed.
18:38:27 INFO  : 'ps7_init' command is executed.
18:38:27 INFO  : 'ps7_post_config' command is executed.
18:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:27 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:27 INFO  : Memory regions updated for context APU
18:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:27 INFO  : 'con' command is executed.
18:38:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:38:27 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:38:41 INFO  : Disconnected from the channel tcfchan#85.
18:38:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:38:42 INFO  : 'fpga -state' command is executed.
18:38:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:42 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:38:42 INFO  : 'jtag frequency' command is executed.
18:38:42 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:42 INFO  : Context for 'APU' is selected.
18:38:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:42 INFO  : Context for 'APU' is selected.
18:38:42 INFO  : 'stop' command is executed.
18:38:42 INFO  : 'ps7_init' command is executed.
18:38:42 INFO  : 'ps7_post_config' command is executed.
18:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:43 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:43 INFO  : Memory regions updated for context APU
18:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:43 INFO  : 'con' command is executed.
18:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:38:43 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:39:00 INFO  : Disconnected from the channel tcfchan#86.
18:39:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:39:02 INFO  : 'fpga -state' command is executed.
18:39:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:02 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:39:02 INFO  : 'jtag frequency' command is executed.
18:39:02 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:39:02 INFO  : Context for 'APU' is selected.
18:39:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:39:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:02 INFO  : Context for 'APU' is selected.
18:39:02 INFO  : 'stop' command is executed.
18:39:02 INFO  : 'ps7_init' command is executed.
18:39:02 INFO  : 'ps7_post_config' command is executed.
18:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:02 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:02 INFO  : Memory regions updated for context APU
18:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:03 INFO  : 'con' command is executed.
18:39:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:39:03 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:39:43 INFO  : Disconnected from the channel tcfchan#87.
18:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:39:44 INFO  : 'fpga -state' command is executed.
18:39:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:39:44 INFO  : 'jtag frequency' command is executed.
18:39:44 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:39:44 INFO  : Context for 'APU' is selected.
18:39:44 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:39:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:44 INFO  : Context for 'APU' is selected.
18:39:44 INFO  : 'stop' command is executed.
18:39:44 INFO  : 'ps7_init' command is executed.
18:39:44 INFO  : 'ps7_post_config' command is executed.
18:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:45 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:45 INFO  : Memory regions updated for context APU
18:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:45 INFO  : 'con' command is executed.
18:39:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:39:45 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:40:02 INFO  : Disconnected from the channel tcfchan#88.
18:40:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:40:04 INFO  : 'fpga -state' command is executed.
18:40:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:40:04 INFO  : 'jtag frequency' command is executed.
18:40:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:04 INFO  : Context for 'APU' is selected.
18:40:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:40:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:04 INFO  : Context for 'APU' is selected.
18:40:04 INFO  : 'stop' command is executed.
18:40:04 INFO  : 'ps7_init' command is executed.
18:40:04 INFO  : 'ps7_post_config' command is executed.
18:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:04 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:05 INFO  : Memory regions updated for context APU
18:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:05 INFO  : 'con' command is executed.
18:40:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:40:05 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:40:17 INFO  : Disconnected from the channel tcfchan#89.
18:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:40:19 INFO  : 'fpga -state' command is executed.
18:40:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:19 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:40:19 INFO  : 'jtag frequency' command is executed.
18:40:19 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:19 INFO  : Context for 'APU' is selected.
18:40:19 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:40:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:19 INFO  : Context for 'APU' is selected.
18:40:19 INFO  : 'stop' command is executed.
18:40:19 INFO  : 'ps7_init' command is executed.
18:40:19 INFO  : 'ps7_post_config' command is executed.
18:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:19 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:20 INFO  : Memory regions updated for context APU
18:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:20 INFO  : 'con' command is executed.
18:40:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:40:20 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:40:36 INFO  : Disconnected from the channel tcfchan#90.
18:40:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:40:37 INFO  : 'fpga -state' command is executed.
18:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:38 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:40:38 INFO  : 'jtag frequency' command is executed.
18:40:38 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:38 INFO  : Context for 'APU' is selected.
18:40:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:40:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:38 INFO  : Context for 'APU' is selected.
18:40:38 INFO  : 'stop' command is executed.
18:40:38 INFO  : 'ps7_init' command is executed.
18:40:38 INFO  : 'ps7_post_config' command is executed.
18:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:38 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:38 INFO  : Memory regions updated for context APU
18:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:39 INFO  : 'con' command is executed.
18:40:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:40:39 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:41:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:41:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_3/design_1_wrapper.bit"
18:41:34 INFO  : Disconnected from the channel tcfchan#91.
18:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:41:35 INFO  : 'fpga -state' command is executed.
18:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:36 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:41:36 INFO  : 'jtag frequency' command is executed.
18:41:36 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:36 INFO  : Context for 'APU' is selected.
18:41:36 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:41:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:36 INFO  : Context for 'APU' is selected.
18:41:36 INFO  : 'stop' command is executed.
18:41:36 INFO  : 'ps7_init' command is executed.
18:41:36 INFO  : 'ps7_post_config' command is executed.
18:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:36 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:36 INFO  : Memory regions updated for context APU
18:41:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:37 INFO  : 'con' command is executed.
18:41:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:41:37 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:42:28 INFO  : Disconnected from the channel tcfchan#92.
18:42:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:42:29 INFO  : 'fpga -state' command is executed.
18:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:30 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:42:30 INFO  : 'jtag frequency' command is executed.
18:42:30 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:30 INFO  : Context for 'APU' is selected.
18:42:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:42:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:30 INFO  : Context for 'APU' is selected.
18:42:30 INFO  : 'stop' command is executed.
18:42:30 INFO  : 'ps7_init' command is executed.
18:42:30 INFO  : 'ps7_post_config' command is executed.
18:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:30 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:30 INFO  : Memory regions updated for context APU
18:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:30 INFO  : 'con' command is executed.
18:42:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:42:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:42:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:42:42 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
18:42:50 INFO  : Disconnected from the channel tcfchan#93.
18:42:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:42:51 INFO  : 'fpga -state' command is executed.
18:42:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:42:51 INFO  : 'jtag frequency' command is executed.
18:42:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:51 INFO  : Context for 'APU' is selected.
18:42:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:51 INFO  : Context for 'APU' is selected.
18:42:51 INFO  : 'stop' command is executed.
18:42:52 INFO  : 'ps7_init' command is executed.
18:42:52 INFO  : 'ps7_post_config' command is executed.
18:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:52 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:52 INFO  : Memory regions updated for context APU
18:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:52 INFO  : 'con' command is executed.
18:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:42:52 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:45:19 INFO  : Disconnected from the channel tcfchan#94.
18:46:06 INFO  : Registering command handlers for SDK TCF services
18:46:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
18:46:08 INFO  : XSCT server has started successfully.
18:46:09 INFO  : Successfully done setting XSCT server connection channel  
18:46:09 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
18:46:09 INFO  : Successfully done setting SDK workspace  
18:46:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_3.
18:46:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1548902739060,  Project:1548899475489
18:46:13 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_3' is different from C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
18:46:14 INFO  : Copied contents of C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_3\system.hdf.
18:46:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:46:18 INFO  : Clearing existing target manager status.
18:46:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:46:18 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:46:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:46:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
18:48:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:48:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
18:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:48:27 INFO  : 'fpga -state' command is executed.
18:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:28 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:48:28 INFO  : 'jtag frequency' command is executed.
18:48:28 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:28 INFO  : Context for 'APU' is selected.
18:48:28 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:48:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:28 INFO  : Context for 'APU' is selected.
18:48:28 INFO  : 'stop' command is executed.
18:48:28 INFO  : 'ps7_init' command is executed.
18:48:28 INFO  : 'ps7_post_config' command is executed.
18:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:28 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:28 INFO  : Memory regions updated for context APU
18:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:29 INFO  : 'con' command is executed.
18:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:48:29 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:48:40 INFO  : Disconnected from the channel tcfchan#1.
18:48:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:48:41 INFO  : 'fpga -state' command is executed.
18:48:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:41 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:48:41 INFO  : 'jtag frequency' command is executed.
18:48:41 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:41 INFO  : Context for 'APU' is selected.
18:48:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:48:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:43 INFO  : Context for 'APU' is selected.
18:48:43 INFO  : 'stop' command is executed.
18:48:44 INFO  : 'ps7_init' command is executed.
18:48:44 INFO  : 'ps7_post_config' command is executed.
18:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:44 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:44 INFO  : Memory regions updated for context APU
18:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:44 INFO  : 'con' command is executed.
18:48:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:48:44 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:53:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:53:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
18:53:55 INFO  : Disconnected from the channel tcfchan#2.
18:53:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:53:56 INFO  : 'fpga -state' command is executed.
18:53:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:53:57 INFO  : 'jtag frequency' command is executed.
18:53:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:57 INFO  : Context for 'APU' is selected.
18:53:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:53:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:57 INFO  : Context for 'APU' is selected.
18:53:57 INFO  : 'stop' command is executed.
18:53:57 INFO  : 'ps7_init' command is executed.
18:53:57 INFO  : 'ps7_post_config' command is executed.
18:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:57 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:57 INFO  : Memory regions updated for context APU
18:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:57 INFO  : 'con' command is executed.
18:53:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:53:57 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:54:06 INFO  : Disconnected from the channel tcfchan#3.
18:54:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:54:07 INFO  : 'fpga -state' command is executed.
18:54:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:54:07 INFO  : 'jtag frequency' command is executed.
18:54:07 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:07 INFO  : Context for 'APU' is selected.
18:54:07 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:54:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:07 INFO  : Context for 'APU' is selected.
18:54:07 INFO  : 'stop' command is executed.
18:54:07 INFO  : 'ps7_init' command is executed.
18:54:07 INFO  : 'ps7_post_config' command is executed.
18:54:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:54:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:08 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:08 INFO  : Memory regions updated for context APU
18:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:08 INFO  : 'con' command is executed.
18:54:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:54:08 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:54:13 INFO  : Disconnected from the channel tcfchan#4.
18:54:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:54:14 INFO  : 'fpga -state' command is executed.
18:54:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:14 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:54:14 INFO  : 'jtag frequency' command is executed.
18:54:14 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:14 INFO  : Context for 'APU' is selected.
18:54:14 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:54:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:14 INFO  : Context for 'APU' is selected.
18:54:14 INFO  : 'stop' command is executed.
18:54:15 INFO  : 'ps7_init' command is executed.
18:54:15 INFO  : 'ps7_post_config' command is executed.
18:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:15 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:15 INFO  : Memory regions updated for context APU
18:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:15 INFO  : 'con' command is executed.
18:54:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:54:15 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:57:55 INFO  : Disconnected from the channel tcfchan#5.
19:03:21 INFO  : Registering command handlers for SDK TCF services
19:03:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
19:03:24 INFO  : XSCT server has started successfully.
19:03:24 INFO  : Successfully done setting XSCT server connection channel  
19:03:24 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
19:03:24 INFO  : Successfully done setting SDK workspace  
19:03:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_3.
19:03:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1548903157481,  Project:1548902739060
19:03:28 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_3' is different from C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
19:03:30 INFO  : Copied contents of C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_3\system.hdf.
19:03:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:03:33 INFO  : Clearing existing target manager status.
19:03:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:03:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:04:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:04:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_3/design_1_wrapper.bit"
19:06:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:06:09 INFO  : 'fpga -state' command is executed.
19:06:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:09 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:06:09 INFO  : 'jtag frequency' command is executed.
19:06:09 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:06:09 INFO  : Context for 'APU' is selected.
19:06:09 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:06:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:10 INFO  : Context for 'APU' is selected.
19:06:10 INFO  : 'stop' command is executed.
19:06:10 INFO  : 'ps7_init' command is executed.
19:06:10 INFO  : 'ps7_post_config' command is executed.
19:06:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:06:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:10 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:10 INFO  : Memory regions updated for context APU
19:06:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:10 INFO  : 'con' command is executed.
19:06:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:06:10 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:06:13 INFO  : Disconnected from the channel tcfchan#1.
19:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:06:14 INFO  : 'fpga -state' command is executed.
19:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:14 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:06:14 INFO  : 'jtag frequency' command is executed.
19:06:14 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:06:14 INFO  : Context for 'APU' is selected.
19:06:16 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:06:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:16 INFO  : Context for 'APU' is selected.
19:06:16 INFO  : 'stop' command is executed.
19:06:17 INFO  : 'ps7_init' command is executed.
19:06:17 INFO  : 'ps7_post_config' command is executed.
19:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:17 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:17 INFO  : Memory regions updated for context APU
19:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:17 INFO  : 'con' command is executed.
19:06:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:06:17 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:07:05 INFO  : Disconnected from the channel tcfchan#2.
19:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:07:06 INFO  : 'fpga -state' command is executed.
19:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:07:06 INFO  : 'jtag frequency' command is executed.
19:07:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:06 INFO  : Context for 'APU' is selected.
19:07:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:07:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:06 INFO  : Context for 'APU' is selected.
19:07:06 INFO  : 'stop' command is executed.
19:07:07 INFO  : 'ps7_init' command is executed.
19:07:07 INFO  : 'ps7_post_config' command is executed.
19:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:07 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_pl_interrupt_generator_test/Debug/axi4_pl_interrupt_generator_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:07 INFO  : Memory regions updated for context APU
19:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:07 INFO  : 'con' command is executed.
19:07:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:07:07 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:27:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1548904988495,  Project:1548903157481
19:27:53 INFO  : Project design_1_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:28:40 INFO  : Project design_1_wrapper_hw_platform_3's source hardware specification location will not be monitored anymore.
19:28:47 INFO  : Disconnected from the channel tcfchan#3.
19:29:04 INFO  : Registering command handlers for SDK TCF services
19:29:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
19:29:07 INFO  : XSCT server has started successfully.
19:29:07 INFO  : Successfully done setting XSCT server connection channel  
19:29:07 INFO  : Successfully done setting SDK workspace  
19:29:07 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
19:29:07 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:29:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:29:07 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:29:07 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:29:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:29:07 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:29:07 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf
ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:29:07 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:29:07 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

19:29:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:29:07 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:29:12 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

19:29:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:29:12 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:29:12 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification location will not be monitored anymore.
19:30:17 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:30:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:30:17 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:30:17 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

19:30:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:30:17 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:30:22 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:30:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:30:22 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:30:22 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

19:30:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:30:22 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:30:25 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:30:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:30:25 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:30:25 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

19:30:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:30:25 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:30:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:30:28 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
19:30:35 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:30:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:30:35 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:32:54 INFO  : Registering command handlers for SDK TCF services
19:32:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
19:32:57 INFO  : XSCT server has started successfully.
19:32:57 INFO  : Successfully done setting XSCT server connection channel  
19:32:57 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
19:32:57 INFO  : Successfully done setting SDK workspace  
19:32:57 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:32:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:32:57 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_4.
19:32:57 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:33:00 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:33:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:33:00 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:37:02 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:37:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:37:02 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:37:02 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

19:37:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:37:02 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:37:04 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:37:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:37:04 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:37:04 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:37:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:37:04 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:37:04 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

19:37:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:37:04 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:37:41 INFO  : Registering command handlers for SDK TCF services
19:37:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
19:37:44 INFO  : XSCT server has started successfully.
19:37:44 INFO  : Successfully done setting XSCT server connection channel  
19:37:44 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
19:37:44 INFO  : Successfully done setting SDK workspace  
19:37:44 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:37:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:37:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_4.
19:37:44 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:37:46 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:37:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:37:46 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:37:55 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:37:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:37:55 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:37:55 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

19:37:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:37:55 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:37:57 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:37:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:37:57 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:37:57 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:37:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:37:57 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:37:57 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

19:37:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:37:57 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:38:29 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:38:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:38:29 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:38:29 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

19:38:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:38:29 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:38:32 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

19:38:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:38:32 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:38:32 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

19:38:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:38:32 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:38:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:38:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
21:14:29 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:14:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:14:29 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:14:29 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

21:14:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:14:29 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:14:44 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:14:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:14:44 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:14:44 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

21:14:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:14:44 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:14:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:14:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
21:26:11 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:26:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:26:11 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:30:56 INFO  : Registering command handlers for SDK TCF services
21:30:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
21:30:58 INFO  : XSCT server has started successfully.
21:30:58 INFO  : Successfully done setting XSCT server connection channel  
21:30:58 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
21:30:58 INFO  : Successfully done setting SDK workspace  
21:30:58 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:30:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:30:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_4.
21:30:58 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:31:01 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:31:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:31:01 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:31:18 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:31:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:31:18 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:31:18 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

21:31:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:31:18 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:35:00 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:35:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:35:00 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:35:00 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

21:35:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:35:00 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:35:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:35:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
21:35:32 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:35:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:35:32 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:35:32 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:35:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:35:32 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf
ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:08 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:36:08 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:10 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:10 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:10 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:10 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:10 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:10 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:10 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:10 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:10 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:10 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:10 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:10 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:16 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:16 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:16 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:16 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:16 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:16 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:17 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:17 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:19 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:19 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:21 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:21 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:21 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:21 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:22 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:22 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:22 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:22 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:24 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:24 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:29 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:29 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:29 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:29 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:30 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:30 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:30 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:30 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:30 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:30 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf
ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf
ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf
ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf
ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:33 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:33 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:41:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

21:41:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:41:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:42:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:42:09 INFO  : 'fpga -state' command is executed.
21:42:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:09 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:42:09 INFO  : 'jtag frequency' command is executed.
21:42:09 INFO  : Context for 'APU' is selected.
21:42:09 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
21:42:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

21:42:09 INFO  : Memory regions updated for context APU
21:42:09 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
21:46:26 INFO  : Disconnected from the channel tcfchan#1.
21:46:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:46:27 INFO  : 'fpga -state' command is executed.
21:46:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:46:27 INFO  : 'jtag frequency' command is executed.
21:46:27 INFO  : Context for 'APU' is selected.
21:46:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
21:46:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

21:46:29 INFO  : Memory regions updated for context APU
21:46:29 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
23:29:49 INFO  : Disconnected from the channel tcfchan#2.
23:29:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:29:51 INFO  : 'fpga -state' command is executed.
23:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:29:51 INFO  : 'jtag frequency' command is executed.
23:29:51 INFO  : Context for 'APU' is selected.
23:29:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:29:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

23:29:51 INFO  : Memory regions updated for context APU
23:29:51 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
23:30:48 INFO  : Disconnected from the channel tcfchan#3.
00:06:27 INFO  : Registering command handlers for SDK TCF services
00:06:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
00:06:29 INFO  : XSCT server has started successfully.
00:06:30 INFO  : Successfully done setting XSCT server connection channel  
00:06:30 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
00:06:30 INFO  : Successfully done setting SDK workspace  
00:06:30 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

00:06:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

00:06:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_4.
00:06:30 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:06:32 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

00:06:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

00:06:32 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:10:46 INFO  : Registering command handlers for SDK TCF services
00:10:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
00:10:48 INFO  : XSCT server has started successfully.
00:10:48 INFO  : Successfully done setting XSCT server connection channel  
00:10:49 INFO  : Successfully done setting SDK workspace  
00:10:49 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
00:10:49 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

00:10:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

00:10:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_4.
00:10:49 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:10:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1548912483350,  Project:1548904988495
00:10:51 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_4' is different from C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
00:10:51 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

00:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

00:10:51 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:10:51 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

00:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

00:10:51 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:10:51 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

00:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

00:10:51 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:10:54 INFO  : Copied contents of C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_4\system.hdf.
00:11:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:11:14 INFO  : Clearing existing target manager status.
00:11:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:11:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:12:59 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

00:12:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

00:12:59 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:12:59 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

00:12:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

00:12:59 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:13:23 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

00:13:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

00:13:23 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:13:23 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

00:13:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

00:13:23 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:13:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:13:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
01:09:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:09:37 INFO  : 'fpga -state' command is executed.
01:09:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:37 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:09:37 INFO  : 'jtag frequency' command is executed.
01:09:37 INFO  : Context for 'APU' is selected.
01:09:37 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:09:37 INFO  : 'configparams force-mem-access 1' command is executed.
01:09:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:09:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

01:09:38 INFO  : Memory regions updated for context APU
01:09:38 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
01:10:06 INFO  : Disconnected from the channel tcfchan#1.
01:10:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:10:07 INFO  : 'fpga -state' command is executed.
01:10:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:10:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:10:07 INFO  : 'jtag frequency' command is executed.
01:10:07 INFO  : Context for 'APU' is selected.
01:10:07 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:10:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

01:10:07 INFO  : Memory regions updated for context APU
01:10:07 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
01:10:27 INFO  : Disconnected from the channel tcfchan#2.
17:39:05 INFO  : Registering command handlers for SDK TCF services
17:39:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
17:39:07 INFO  : XSCT server has started successfully.
17:39:07 INFO  : Successfully done setting XSCT server connection channel  
17:39:07 INFO  : Successfully done setting SDK workspace  
17:39:07 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
17:39:07 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

17:39:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

17:39:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_4.
17:39:07 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:39:10 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

17:39:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

17:39:10 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:02:34 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

18:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:02:34 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:14:48 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

18:14:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:14:48 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:14:48 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

18:14:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:14:48 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:14:59 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

18:14:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:14:59 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:14:59 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

18:14:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:14:59 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:15:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:15:03 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
18:15:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:15:34 INFO  : 'fpga -state' command is executed.
18:15:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:15:34 INFO  : 'jtag frequency' command is executed.
18:15:34 INFO  : Context for 'APU' is selected.
18:15:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:15:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

18:15:34 INFO  : Memory regions updated for context APU
18:15:34 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
18:19:18 INFO  : Disconnected from the channel tcfchan#1.
18:19:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:19:20 INFO  : 'fpga -state' command is executed.
18:19:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:20 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:19:20 INFO  : 'jtag frequency' command is executed.
18:19:20 INFO  : Context for 'APU' is selected.
18:19:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:19:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

18:19:22 INFO  : Memory regions updated for context APU
18:19:22 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:25:12 INFO  : Disconnected from the channel tcfchan#2.
19:25:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:25:13 INFO  : 'fpga -state' command is executed.
19:25:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:14 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:25:14 INFO  : 'jtag frequency' command is executed.
19:25:14 INFO  : Context for 'APU' is selected.
19:25:14 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:25:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

19:25:14 INFO  : Memory regions updated for context APU
19:25:14 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
19:34:55 INFO  : Disconnected from the channel tcfchan#3.
02:49:11 INFO  : Registering command handlers for SDK TCF services
02:49:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
02:49:13 INFO  : XSCT server has started successfully.
02:49:13 INFO  : Successfully done setting XSCT server connection channel  
02:49:13 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
02:49:13 INFO  : Successfully done setting SDK workspace  
02:49:13 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:49:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:49:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_4.
02:49:14 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:49:16 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf
ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:49:16 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:54:51 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:54:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:54:51 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:54:51 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:54:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:54:51 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:54:51 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:54:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:54:51 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:54:59 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:54:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:54:59 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:54:59 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:54:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:54:59 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:54:59 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:54:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:54:59 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:54:59 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:54:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:54:59 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:54:59 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:54:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:54:59 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:54:59 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf
ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:54:59 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:54:59 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:54:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:54:59 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:54:59 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:54:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:54:59 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:54:59 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:54:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:54:59 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:00 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:00 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:00 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:00 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:01 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:01 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:01 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:01 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:01 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:01 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:01 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:01 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:01 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:01 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:01 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:01 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:01 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:01 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:01 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:01 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:02 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:02 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:02 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:02 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:02 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:02 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:02 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:02 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:02 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:02 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:02 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:02 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:02 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:02 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:02 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:02 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:32 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:32 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:32 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:32 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:32 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:32 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:32 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:32 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:34 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:34 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:34 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:34 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:34 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:34 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:34 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:34 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:34 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:34 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:34 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:34 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:34 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:34 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:34 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:34 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:35 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:35 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:35 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:35 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:35 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:35 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:35 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:35 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:36 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:36 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:36 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:36 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:36 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:36 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:36 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:36 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:37 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:37 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:37 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:37 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:37 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:37 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:37 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:37 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:37 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:37 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:37 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf
ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:37 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:37 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:37 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:37 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:37 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf
ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:41 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:41 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:41 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:41 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:41 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:41 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:41 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:41 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:48 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:48 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:48 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:48 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:48 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:48 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:48 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:48 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:52 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:52 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:52 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:52 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:52 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:52 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:52 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:52 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:52 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:52 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:52 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:52 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:52 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:52 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:52 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:52 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:52 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:52 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:52 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:52 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:52 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:52 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:52 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:52 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:52 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:52 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:55:52 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:55:52 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:57:02 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:57:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:57:02 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:57:02 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:57:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:57:02 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:57:32 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:57:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:57:32 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:57:32 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

02:57:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:57:32 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:57:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:57:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:57:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
02:57:49 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:57:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:57:49 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:57:49 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:57:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:57:49 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:57:49 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:57:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:57:49 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:57:55 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:57:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:57:55 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:57:55 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:57:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:57:55 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:58:19 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf

02:58:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

02:58:19 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

03:04:16 ERROR : Failed to closehw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: Cannot close hw design 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
Design is not opened in the current session.

15:57:20 INFO  : Registering command handlers for SDK TCF services
15:57:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
15:57:22 INFO  : XSCT server has started successfully.
15:57:23 INFO  : Successfully done setting XSCT server connection channel  
15:57:23 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
15:57:23 INFO  : Successfully done setting SDK workspace  
15:57:23 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_4.
15:57:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549065384379,  Project:1548912483350
15:57:25 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_4' is different from C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
15:57:25 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf
ERROR: [Hsi 55-1451] Error: running open_hw_design.

15:57:25 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:57:27 INFO  : Copied contents of C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_4\system.hdf.
15:57:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:57:30 INFO  : Clearing existing target manager status.
15:57:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:57:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:57:47 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

15:57:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

15:57:47 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:57:50 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

15:57:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

15:57:50 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:57:54 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
16:19:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:19:14 INFO  : 'fpga -state' command is executed.
16:19:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:15 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:19:15 INFO  : 'jtag frequency' command is executed.
16:19:15 INFO  : Context for 'APU' is selected.
16:19:15 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:19:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

16:19:15 INFO  : Memory regions updated for context APU
16:19:15 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:19:26 INFO  : Disconnected from the channel tcfchan#1.
16:19:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:19:27 INFO  : 'fpga -state' command is executed.
16:19:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:19:27 INFO  : 'jtag frequency' command is executed.
16:19:27 INFO  : Context for 'APU' is selected.
16:19:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:19:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

16:19:27 INFO  : Memory regions updated for context APU
16:19:27 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:24:22 INFO  : Disconnected from the channel tcfchan#2.
16:24:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:24:23 INFO  : 'fpga -state' command is executed.
16:24:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:24 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:24:24 INFO  : 'jtag frequency' command is executed.
16:24:24 INFO  : Context for 'APU' is selected.
16:24:24 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:24:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

16:24:24 INFO  : Memory regions updated for context APU
16:24:24 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:39 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:25:49 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:25:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:25:49 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:26:53 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:26:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:26:53 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:26:56 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:26:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:26:56 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:26:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:26:58 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf
ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:27:28 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:27:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:27:28 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:28:06 INFO  : Registering command handlers for SDK TCF services
16:28:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
16:28:08 INFO  : XSCT server has started successfully.
16:28:08 INFO  : Successfully done setting XSCT server connection channel  
16:28:08 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
16:28:09 INFO  : Successfully done setting SDK workspace  
16:28:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_4.
16:28:11 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:28:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:28:11 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:28:15 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:28:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:28:15 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:28:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:28:19 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
16:32:49 INFO  : Registering command handlers for SDK TCF services
16:32:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
16:32:51 INFO  : XSCT server has started successfully.
16:32:52 INFO  : Successfully done setting XSCT server connection channel  
16:32:52 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
16:32:52 INFO  : Successfully done setting SDK workspace  
16:32:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_4.
16:33:16 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:33:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:33:16 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:37:03 INFO  : 'fpga -state' command is executed.
16:37:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:03 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:37:03 INFO  : 'jtag frequency' command is executed.
16:37:03 INFO  : Context for 'APU' is selected.
16:37:03 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:37:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

16:37:03 INFO  : Memory regions updated for context APU
16:37:03 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:37:12 INFO  : Disconnected from the channel tcfchan#1.
16:37:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:37:13 INFO  : 'fpga -state' command is executed.
16:37:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:13 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:37:13 INFO  : 'jtag frequency' command is executed.
16:37:13 INFO  : Context for 'APU' is selected.
16:37:15 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:37:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

16:37:15 INFO  : Memory regions updated for context APU
16:37:15 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:37:32 INFO  : Disconnected from the channel tcfchan#2.
16:37:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:37:33 INFO  : 'fpga -state' command is executed.
16:37:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:33 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:37:33 INFO  : 'jtag frequency' command is executed.
16:37:33 INFO  : Context for 'APU' is selected.
16:37:33 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:37:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

16:37:33 INFO  : Memory regions updated for context APU
16:37:33 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_pl_interrupt_generator_test.elf_on_local.tcl'
16:39:22 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:39:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:39:22 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:39:22 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:39:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:39:22 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:39:22 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:39:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:39:22 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:39:22 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

16:39:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:39:22 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:39:28 INFO  : Disconnected from the channel tcfchan#3.
16:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:39:29 INFO  : 'fpga -state' command is executed.
16:39:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:39:29 INFO  : 'jtag frequency' command is executed.
16:39:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:39:29 INFO  : Context for 'APU' is selected.
16:39:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:39:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:29 INFO  : Context for 'APU' is selected.
16:39:29 INFO  : 'stop' command is executed.
16:39:30 INFO  : 'ps7_init' command is executed.
16:39:30 INFO  : 'ps7_post_config' command is executed.
16:39:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:30 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:30 INFO  : Memory regions updated for context APU
16:39:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:30 INFO  : 'con' command is executed.
16:39:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:39:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:39:38 INFO  : Disconnected from the channel tcfchan#4.
16:39:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:39:39 INFO  : 'fpga -state' command is executed.
16:39:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:40 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:39:40 INFO  : 'jtag frequency' command is executed.
16:39:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:39:40 INFO  : Context for 'APU' is selected.
16:39:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:39:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:40 INFO  : Context for 'APU' is selected.
16:39:40 INFO  : 'stop' command is executed.
16:39:40 INFO  : 'ps7_init' command is executed.
16:39:40 INFO  : 'ps7_post_config' command is executed.
16:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:40 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:40 INFO  : Memory regions updated for context APU
16:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:40 INFO  : 'con' command is executed.
16:39:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:39:40 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:41:52 INFO  : Disconnected from the channel tcfchan#5.
16:41:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:41:53 INFO  : 'fpga -state' command is executed.
16:41:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:53 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:41:53 INFO  : 'jtag frequency' command is executed.
16:41:53 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:41:53 INFO  : Context for 'APU' is selected.
16:41:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:41:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:53 INFO  : Context for 'APU' is selected.
16:41:53 INFO  : 'stop' command is executed.
16:41:54 INFO  : 'ps7_init' command is executed.
16:41:54 INFO  : 'ps7_post_config' command is executed.
16:41:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:54 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:54 INFO  : Memory regions updated for context APU
16:41:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:54 INFO  : 'con' command is executed.
16:41:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:41:54 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:16:58 INFO  : Disconnected from the channel tcfchan#6.
19:38:28 INFO  : Registering command handlers for SDK TCF services
19:38:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\temp_xsdb_launch_script.tcl
19:38:31 INFO  : XSCT server has started successfully.
19:38:31 INFO  : Successfully done setting XSCT server connection channel  
19:38:31 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper.hdf.
19:38:31 INFO  : Successfully done setting SDK workspace  
19:38:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_4.
19:44:40 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

19:44:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:44:40 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:44:49 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf

19:44:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:44:49 ERROR : Failed to openhw "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:44:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
19:45:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:45:10 INFO  : 'fpga -state' command is executed.
19:45:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:45:10 INFO  : 'jtag frequency' command is executed.
19:45:10 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:45:10 INFO  : Context for 'APU' is selected.
19:45:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:45:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:10 INFO  : Context for 'APU' is selected.
19:45:10 INFO  : 'stop' command is executed.
19:45:11 INFO  : 'ps7_init' command is executed.
19:45:11 INFO  : 'ps7_post_config' command is executed.
19:45:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:45:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:11 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:11 INFO  : Memory regions updated for context APU
19:45:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:11 INFO  : 'con' command is executed.
19:45:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:45:11 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:47:37 INFO  : Disconnected from the channel tcfchan#1.
19:47:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:47:38 INFO  : 'fpga -state' command is executed.
19:47:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:47:39 INFO  : 'jtag frequency' command is executed.
19:47:39 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:47:39 INFO  : Context for 'APU' is selected.
19:47:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:47:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:41 INFO  : Context for 'APU' is selected.
19:47:41 INFO  : 'stop' command is executed.
19:47:41 INFO  : 'ps7_init' command is executed.
19:47:41 INFO  : 'ps7_post_config' command is executed.
19:47:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:47:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:41 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:41 INFO  : Memory regions updated for context APU
19:47:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:41 INFO  : 'con' command is executed.
19:47:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:47:41 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:49:38 INFO  : Disconnected from the channel tcfchan#2.
19:49:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:49:39 INFO  : 'fpga -state' command is executed.
19:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:49:39 INFO  : 'jtag frequency' command is executed.
19:49:39 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:49:39 INFO  : Context for 'APU' is selected.
19:49:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:49:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:39 INFO  : Context for 'APU' is selected.
19:49:39 INFO  : 'stop' command is executed.
19:49:40 INFO  : 'ps7_init' command is executed.
19:49:40 INFO  : 'ps7_post_config' command is executed.
19:49:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:49:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:40 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Jan_25_2019/project_GYRO_Jan_25_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:40 INFO  : Memory regions updated for context APU
19:49:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:40 INFO  : 'con' command is executed.
19:49:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:49:40 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Jan_25_2019\project_GYRO_Jan_25_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:37:24 INFO  : Disconnected from the channel tcfchan#3.
15:59:45 INFO  : Registering command handlers for SDK TCF services
15:59:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Feb_04_2019\project_GYRO_Feb_04_2019.sdk\temp_xsdb_launch_script.tcl
15:59:48 INFO  : XSCT server has started successfully.
15:59:48 INFO  : Successfully done setting XSCT server connection channel  
15:59:48 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Feb_04_2019/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
15:59:48 INFO  : Successfully done setting SDK workspace  
16:05:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:05:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/project_GYRO_Feb_04_2019/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:06:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:06:21 INFO  : 'fpga -state' command is executed.
16:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:21 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:06:21 INFO  : 'jtag frequency' command is executed.
16:06:21 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/project_GYRO_Feb_04_2019/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:06:21 INFO  : Context for 'APU' is selected.
16:06:21 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/project_GYRO_Feb_04_2019/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:06:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:21 INFO  : Context for 'APU' is selected.
16:06:21 INFO  : 'stop' command is executed.
16:06:22 INFO  : 'ps7_init' command is executed.
16:06:22 INFO  : 'ps7_post_config' command is executed.
16:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:22 INFO  : The application 'C:/Xilinx/Vivado/projects/project_GYRO_Feb_04_2019/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/project_GYRO_Feb_04_2019/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/project_GYRO_Feb_04_2019/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/project_GYRO_Feb_04_2019/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:22 INFO  : Memory regions updated for context APU
16:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:22 INFO  : 'con' command is executed.
16:06:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:06:22 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\project_GYRO_Feb_04_2019\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:55:58 INFO  : Disconnected from the channel tcfchan#1.
17:56:50 INFO  : Registering command handlers for SDK TCF services
17:56:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\project_GYRO_Feb_04_2019\project_GYRO_Feb_04_2019.sdk\temp_xsdb_launch_script.tcl
17:56:53 INFO  : XSCT server has started successfully.
17:56:53 INFO  : Successfully done setting XSCT server connection channel  
17:56:53 INFO  : Successfully done setting SDK workspace  
17:56:53 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/project_GYRO_Feb_04_2019/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
17:56:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:44:59 INFO  : Refreshed build settings on project axi4_gyro_test_0
20:16:22 INFO  : Registering command handlers for SDK TCF services
20:16:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\temp_xsdb_launch_script.tcl
20:16:34 INFO  : XSCT server has started successfully.
20:16:35 INFO  : Successfully done setting XSCT server connection channel  
20:16:40 INFO  : Successfully done setting SDK workspace  
20:16:40 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
21:44:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:48:54 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:54:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:54:28 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:54:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:54:34 INFO  : 'fpga -state' command is executed.
21:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:35 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
21:54:35 INFO  : 'jtag frequency' command is executed.
21:54:35 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:54:35 INFO  : Context for 'APU' is selected.
21:54:35 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
21:54:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:35 INFO  : Context for 'APU' is selected.
21:54:35 INFO  : 'stop' command is executed.
21:54:37 INFO  : 'ps7_init' command is executed.
21:54:37 INFO  : 'ps7_post_config' command is executed.
21:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:38 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:38 INFO  : Memory regions updated for context APU
21:54:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:38 INFO  : 'con' command is executed.
21:54:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

21:54:38 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
22:49:47 INFO  : Disconnected from the channel tcfchan#1.
22:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
22:49:49 INFO  : 'fpga -state' command is executed.
22:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:50 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
22:49:50 INFO  : 'jtag frequency' command is executed.
22:49:50 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
22:49:50 INFO  : Context for 'APU' is selected.
22:49:58 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
22:49:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:59 INFO  : Context for 'APU' is selected.
22:49:59 INFO  : 'stop' command is executed.
22:50:00 INFO  : 'ps7_init' command is executed.
22:50:00 INFO  : 'ps7_post_config' command is executed.
22:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:01 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:01 INFO  : Memory regions updated for context APU
22:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:02 INFO  : 'con' command is executed.
22:50:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

22:50:02 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
22:50:59 INFO  : Disconnected from the channel tcfchan#2.
22:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
22:51:00 INFO  : 'fpga -state' command is executed.
22:51:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:01 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
22:51:01 INFO  : 'jtag frequency' command is executed.
22:51:01 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
22:51:01 INFO  : Context for 'APU' is selected.
22:51:01 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
22:51:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:01 INFO  : Context for 'APU' is selected.
22:51:01 INFO  : 'stop' command is executed.
22:51:02 INFO  : 'ps7_init' command is executed.
22:51:03 INFO  : 'ps7_post_config' command is executed.
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:04 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:04 INFO  : Memory regions updated for context APU
22:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:04 INFO  : 'con' command is executed.
22:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

22:51:04 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
22:52:14 INFO  : Disconnected from the channel tcfchan#3.
22:52:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
22:52:15 INFO  : 'fpga -state' command is executed.
22:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:16 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
22:52:16 INFO  : 'jtag frequency' command is executed.
22:52:16 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
22:52:16 INFO  : Context for 'APU' is selected.
22:52:16 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
22:52:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:17 INFO  : Context for 'APU' is selected.
22:52:17 INFO  : 'stop' command is executed.
22:52:18 INFO  : 'ps7_init' command is executed.
22:52:18 INFO  : 'ps7_post_config' command is executed.
22:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:19 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:52:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:52:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:52:19 INFO  : Memory regions updated for context APU
22:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:20 INFO  : 'con' command is executed.
22:52:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

22:52:20 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
22:56:22 INFO  : Disconnected from the channel tcfchan#4.
22:57:49 INFO  : Registering command handlers for SDK TCF services
22:57:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\temp_xsdb_launch_script.tcl
22:57:59 INFO  : XSCT server has started successfully.
22:58:05 INFO  : Successfully done setting XSCT server connection channel  
22:58:05 INFO  : Successfully done setting SDK workspace  
22:58:05 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
22:58:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
22:58:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
22:58:35 INFO  : 'fpga -state' command is executed.
22:58:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:36 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
22:58:36 INFO  : 'jtag frequency' command is executed.
22:58:36 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
22:58:36 INFO  : Context for 'APU' is selected.
22:58:36 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
22:58:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:36 INFO  : Context for 'APU' is selected.
22:58:37 INFO  : 'stop' command is executed.
22:58:38 INFO  : 'ps7_init' command is executed.
22:58:38 INFO  : 'ps7_post_config' command is executed.
22:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:39 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:40 INFO  : Memory regions updated for context APU
22:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:40 INFO  : 'con' command is executed.
22:58:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

22:58:40 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
22:59:14 INFO  : Disconnected from the channel tcfchan#1.
22:59:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
22:59:15 INFO  : 'fpga -state' command is executed.
22:59:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:16 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
22:59:16 INFO  : 'jtag frequency' command is executed.
22:59:16 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
22:59:16 INFO  : Context for 'APU' is selected.
22:59:22 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
22:59:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:22 INFO  : Context for 'APU' is selected.
22:59:22 INFO  : 'stop' command is executed.
22:59:24 INFO  : 'ps7_init' command is executed.
22:59:24 INFO  : 'ps7_post_config' command is executed.
22:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:25 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:25 INFO  : Memory regions updated for context APU
22:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:26 INFO  : 'con' command is executed.
22:59:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

22:59:26 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:00:15 INFO  : Disconnected from the channel tcfchan#2.
18:17:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\temp_xsdb_launch_script.tcl
18:17:43 INFO  : XSCT server has started successfully.
18:18:06 INFO  : Successfully done setting XSCT server connection channel  
18:18:06 INFO  : Successfully done setting SDK workspace  
18:18:15 INFO  : Registering command handlers for SDK TCF services
18:18:18 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
18:18:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
18:21:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:21:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:24:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:24:46 INFO  : 'fpga -state' command is executed.
18:24:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:47 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:24:47 INFO  : 'jtag frequency' command is executed.
18:24:47 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:24:47 INFO  : Context for 'APU' is selected.
18:24:47 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:24:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:47 INFO  : Context for 'APU' is selected.
18:24:47 INFO  : 'stop' command is executed.
18:24:48 INFO  : 'ps7_init' command is executed.
18:24:48 INFO  : 'ps7_post_config' command is executed.
18:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:50 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:50 INFO  : Memory regions updated for context APU
18:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:50 INFO  : 'con' command is executed.
18:24:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:24:50 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:29:30 INFO  : Disconnected from the channel tcfchan#1.
18:29:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:29:31 INFO  : 'fpga -state' command is executed.
18:29:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:32 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:29:32 INFO  : 'jtag frequency' command is executed.
18:29:32 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:29:32 INFO  : Context for 'APU' is selected.
18:29:33 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:29:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:33 INFO  : Context for 'APU' is selected.
18:29:33 INFO  : 'stop' command is executed.
18:29:34 INFO  : 'ps7_init' command is executed.
18:29:34 INFO  : 'ps7_post_config' command is executed.
18:29:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:29:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:36 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:36 INFO  : Memory regions updated for context APU
18:29:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:36 INFO  : 'con' command is executed.
18:29:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:29:36 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:32:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549539050545,  Project:1549426453836
03:32:04 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:42:53 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
23:43:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:43:08 INFO  : Clearing existing target manager status.
23:43:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:43:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:43:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:43:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:44:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:44:44 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:45:48 INFO  : Disconnected from the channel tcfchan#2.
23:45:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:45:49 INFO  : 'fpga -state' command is executed.
23:45:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:50 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:45:50 INFO  : 'jtag frequency' command is executed.
23:45:50 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:45:50 INFO  : Context for 'APU' is selected.
23:45:50 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:45:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:51 INFO  : Context for 'APU' is selected.
23:45:51 INFO  : 'stop' command is executed.
23:45:52 INFO  : 'ps7_init' command is executed.
23:45:52 INFO  : 'ps7_post_config' command is executed.
23:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:53 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:53 INFO  : Memory regions updated for context APU
23:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:54 INFO  : 'con' command is executed.
23:45:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:45:54 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:47:02 INFO  : Disconnected from the channel tcfchan#3.
23:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:47:04 INFO  : 'fpga -state' command is executed.
23:47:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:04 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:47:05 INFO  : 'jtag frequency' command is executed.
23:47:05 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:47:05 INFO  : Context for 'APU' is selected.
23:47:05 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:47:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:05 INFO  : Context for 'APU' is selected.
23:47:05 INFO  : 'stop' command is executed.
23:47:06 INFO  : 'ps7_init' command is executed.
23:47:06 INFO  : 'ps7_post_config' command is executed.
23:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:07 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:07 INFO  : Memory regions updated for context APU
23:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:08 INFO  : 'con' command is executed.
23:47:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:47:08 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:47:39 INFO  : Disconnected from the channel tcfchan#4.
23:47:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:47:41 INFO  : 'fpga -state' command is executed.
23:47:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:42 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:47:42 INFO  : 'jtag frequency' command is executed.
23:47:42 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:47:42 INFO  : Context for 'APU' is selected.
23:47:42 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:47:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:42 INFO  : Context for 'APU' is selected.
23:47:42 INFO  : 'stop' command is executed.
23:47:43 INFO  : 'ps7_init' command is executed.
23:47:43 INFO  : 'ps7_post_config' command is executed.
23:47:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:47:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:44 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:45 INFO  : Memory regions updated for context APU
23:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:45 INFO  : 'con' command is executed.
23:47:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:47:45 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:48:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:48:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:48:58 INFO  : Disconnected from the channel tcfchan#5.
23:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:49:00 INFO  : 'fpga -state' command is executed.
23:49:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:00 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:49:01 INFO  : 'jtag frequency' command is executed.
23:49:01 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:49:01 INFO  : Context for 'APU' is selected.
23:49:01 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:49:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:01 INFO  : Context for 'APU' is selected.
23:49:01 INFO  : 'stop' command is executed.
23:49:02 INFO  : 'ps7_init' command is executed.
23:49:02 INFO  : 'ps7_post_config' command is executed.
23:49:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:49:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:03 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:03 INFO  : Memory regions updated for context APU
23:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:04 INFO  : 'con' command is executed.
23:49:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:49:04 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:12:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
01:13:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549616788858,  Project:1549610797056
01:13:17 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:14:14 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
01:14:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:14:34 INFO  : Clearing existing target manager status.
01:14:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:14:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:14:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:14:57 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
01:15:22 INFO  : Disconnected from the channel tcfchan#6.
01:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:15:24 INFO  : 'fpga -state' command is executed.
01:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:25 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:15:25 INFO  : 'jtag frequency' command is executed.
01:15:26 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:15:26 INFO  : Context for 'APU' is selected.
01:15:26 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:15:26 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:26 INFO  : Context for 'APU' is selected.
01:15:26 INFO  : 'stop' command is executed.
01:15:28 INFO  : 'ps7_init' command is executed.
01:15:28 INFO  : 'ps7_post_config' command is executed.
01:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:29 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:15:30 INFO  : Memory regions updated for context APU
01:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:31 INFO  : 'con' command is executed.
01:15:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:15:31 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:44:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549622606448,  Project:1549616788858
02:44:00 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:44:15 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
02:44:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:44:50 INFO  : Clearing existing target manager status.
02:44:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:44:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:46:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
02:46:07 INFO  : Disconnected from the channel tcfchan#7.
02:46:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:46:09 INFO  : 'fpga -state' command is executed.
02:46:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:46:11 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:46:11 INFO  : 'jtag frequency' command is executed.
02:46:11 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:46:11 INFO  : Context for 'APU' is selected.
02:46:11 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:46:11 INFO  : 'configparams force-mem-access 1' command is executed.
02:46:12 INFO  : Context for 'APU' is selected.
02:46:12 INFO  : 'stop' command is executed.
02:46:12 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
02:46:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
----------------End of Script----------------

02:47:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:47:01 INFO  : 'fpga -state' command is executed.
02:47:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:47:03 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:47:03 INFO  : 'jtag frequency' command is executed.
02:47:03 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:47:03 INFO  : Context for 'APU' is selected.
02:47:03 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
02:47:04 INFO  : Context for 'APU' is selected.
02:47:04 INFO  : 'stop' command is executed.
02:47:04 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
02:47:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
----------------End of Script----------------

02:50:03 INFO  : Registering command handlers for SDK TCF services
02:50:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\temp_xsdb_launch_script.tcl
02:50:26 INFO  : XSCT server has started successfully.
02:50:35 INFO  : Successfully done setting XSCT server connection channel  
02:50:35 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
02:50:35 INFO  : Successfully done setting SDK workspace  
02:50:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
02:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:52:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
02:52:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:52:19 INFO  : 'fpga -state' command is executed.
02:52:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:52:21 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:52:21 INFO  : 'jtag frequency' command is executed.
02:52:21 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:52:25 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"". available targets:
  1  DAP (AHB AP transaction error, DAP status 30000021)
  2* xc7z020
02:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
----------------End of Script----------------

02:53:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:53:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
02:53:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:53:25 INFO  : 'fpga -state' command is executed.
02:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:25 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:53:25 INFO  : 'jtag frequency' command is executed.
02:53:25 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:53:26 INFO  : Context for 'APU' is selected.
02:53:26 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:53:26 INFO  : 'configparams force-mem-access 1' command is executed.
02:53:26 INFO  : Context for 'APU' is selected.
02:53:26 INFO  : 'stop' command is executed.
02:53:28 INFO  : 'ps7_init' command is executed.
02:53:28 INFO  : 'ps7_post_config' command is executed.
02:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:29 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:53:29 INFO  : 'configparams force-mem-access 0' command is executed.
02:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:53:29 INFO  : Memory regions updated for context APU
02:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:30 INFO  : 'con' command is executed.
02:53:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:53:30 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:55:46 INFO  : Disconnected from the channel tcfchan#1.
02:55:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:55:47 INFO  : 'fpga -state' command is executed.
02:55:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:55:48 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:55:48 INFO  : 'jtag frequency' command is executed.
02:55:48 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:55:48 INFO  : Context for 'APU' is selected.
02:55:54 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:55:54 INFO  : 'configparams force-mem-access 1' command is executed.
02:55:54 INFO  : Context for 'APU' is selected.
02:55:54 INFO  : 'stop' command is executed.
02:55:56 INFO  : 'ps7_init' command is executed.
02:55:56 INFO  : 'ps7_post_config' command is executed.
02:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:57 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:55:57 INFO  : 'configparams force-mem-access 0' command is executed.
02:55:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:55:57 INFO  : Memory regions updated for context APU
02:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:57 INFO  : 'con' command is executed.
02:55:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:55:57 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:06:19 INFO  : Disconnected from the channel tcfchan#2.
03:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:06:20 INFO  : 'fpga -state' command is executed.
03:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:06:21 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:06:21 INFO  : 'jtag frequency' command is executed.
03:06:21 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:06:22 INFO  : Context for 'APU' is selected.
03:06:22 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:06:22 INFO  : 'configparams force-mem-access 1' command is executed.
03:06:22 INFO  : Context for 'APU' is selected.
03:06:22 INFO  : 'stop' command is executed.
03:06:23 INFO  : 'ps7_init' command is executed.
03:06:23 INFO  : 'ps7_post_config' command is executed.
03:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:25 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:06:25 INFO  : 'configparams force-mem-access 0' command is executed.
03:06:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:06:25 INFO  : Memory regions updated for context APU
03:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:25 INFO  : 'con' command is executed.
03:06:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:06:25 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:07:59 INFO  : Disconnected from the channel tcfchan#3.
03:08:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:08:00 INFO  : 'fpga -state' command is executed.
03:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:08:01 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:08:01 INFO  : 'jtag frequency' command is executed.
03:08:01 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:08:01 INFO  : Context for 'APU' is selected.
03:08:01 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:08:01 INFO  : 'configparams force-mem-access 1' command is executed.
03:08:01 INFO  : Context for 'APU' is selected.
03:08:01 INFO  : 'stop' command is executed.
03:08:03 INFO  : 'ps7_init' command is executed.
03:08:03 INFO  : 'ps7_post_config' command is executed.
03:08:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:08:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:04 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:08:04 INFO  : 'configparams force-mem-access 0' command is executed.
03:08:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:08:04 INFO  : Memory regions updated for context APU
03:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:04 INFO  : 'con' command is executed.
03:08:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:08:04 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:09:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:09:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:09:34 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
03:20:38 INFO  : Disconnected from the channel tcfchan#4.
03:20:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:20:39 INFO  : 'fpga -state' command is executed.
03:20:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:20:40 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:20:40 INFO  : 'jtag frequency' command is executed.
03:20:40 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:20:40 INFO  : Context for 'APU' is selected.
03:20:41 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:20:41 INFO  : 'configparams force-mem-access 1' command is executed.
03:20:41 INFO  : Context for 'APU' is selected.
03:20:41 INFO  : 'stop' command is executed.
03:20:42 INFO  : 'ps7_init' command is executed.
03:20:42 INFO  : 'ps7_post_config' command is executed.
03:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:44 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:20:44 INFO  : 'configparams force-mem-access 0' command is executed.
03:20:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:20:44 INFO  : Memory regions updated for context APU
03:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:44 INFO  : 'con' command is executed.
03:20:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:20:44 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:22:37 INFO  : Disconnected from the channel tcfchan#5.
03:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:22:39 INFO  : 'fpga -state' command is executed.
03:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:22:40 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:22:40 INFO  : 'jtag frequency' command is executed.
03:22:40 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:22:40 INFO  : Context for 'APU' is selected.
03:22:40 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:22:40 INFO  : 'configparams force-mem-access 1' command is executed.
03:22:40 INFO  : Context for 'APU' is selected.
03:22:40 INFO  : 'stop' command is executed.
03:22:41 INFO  : 'ps7_init' command is executed.
03:22:41 INFO  : 'ps7_post_config' command is executed.
03:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:22:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:22:42 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:22:42 INFO  : 'configparams force-mem-access 0' command is executed.
03:22:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:22:43 INFO  : Memory regions updated for context APU
03:22:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:22:43 INFO  : 'con' command is executed.
03:22:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:22:43 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:27:50 INFO  : Disconnected from the channel tcfchan#6.
03:27:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:27:51 INFO  : 'fpga -state' command is executed.
03:27:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:27:52 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:27:52 INFO  : 'jtag frequency' command is executed.
03:27:52 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:27:52 INFO  : Context for 'APU' is selected.
03:27:52 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:27:52 INFO  : 'configparams force-mem-access 1' command is executed.
03:27:52 INFO  : Context for 'APU' is selected.
03:27:53 INFO  : 'stop' command is executed.
03:27:54 INFO  : 'ps7_init' command is executed.
03:27:54 INFO  : 'ps7_post_config' command is executed.
03:27:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:27:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:55 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:27:55 INFO  : 'configparams force-mem-access 0' command is executed.
03:27:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:27:55 INFO  : Memory regions updated for context APU
03:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:56 INFO  : 'con' command is executed.
03:27:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:27:56 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:31:39 INFO  : Disconnected from the channel tcfchan#7.
03:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:31:41 INFO  : 'fpga -state' command is executed.
03:31:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:31:41 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:31:41 INFO  : 'jtag frequency' command is executed.
03:31:41 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:31:42 INFO  : Context for 'APU' is selected.
03:31:42 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:31:42 INFO  : 'configparams force-mem-access 1' command is executed.
03:31:42 INFO  : Context for 'APU' is selected.
03:31:42 INFO  : 'stop' command is executed.
03:31:43 INFO  : 'ps7_init' command is executed.
03:31:43 INFO  : 'ps7_post_config' command is executed.
03:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:31:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:31:44 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:31:44 INFO  : 'configparams force-mem-access 0' command is executed.
03:31:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:31:45 INFO  : Memory regions updated for context APU
03:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:31:45 INFO  : 'con' command is executed.
03:31:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:31:45 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:32:44 INFO  : Disconnected from the channel tcfchan#8.
03:32:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:32:45 INFO  : 'fpga -state' command is executed.
03:32:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:32:46 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:32:46 INFO  : 'jtag frequency' command is executed.
03:32:46 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:32:46 INFO  : Context for 'APU' is selected.
03:32:46 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:32:46 INFO  : 'configparams force-mem-access 1' command is executed.
03:32:46 INFO  : Context for 'APU' is selected.
03:32:47 INFO  : 'stop' command is executed.
03:32:48 INFO  : 'ps7_init' command is executed.
03:32:48 INFO  : 'ps7_post_config' command is executed.
03:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:49 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:32:49 INFO  : 'configparams force-mem-access 0' command is executed.
03:32:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:32:49 INFO  : Memory regions updated for context APU
03:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:50 INFO  : 'con' command is executed.
03:32:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:32:50 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:33:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:33:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
03:33:58 INFO  : Disconnected from the channel tcfchan#9.
03:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:33:59 INFO  : 'fpga -state' command is executed.
03:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:34:00 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:34:00 INFO  : 'jtag frequency' command is executed.
03:34:00 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:34:00 INFO  : Context for 'APU' is selected.
03:34:00 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:34:00 INFO  : 'configparams force-mem-access 1' command is executed.
03:34:00 INFO  : Context for 'APU' is selected.
03:34:00 INFO  : 'stop' command is executed.
03:34:02 INFO  : 'ps7_init' command is executed.
03:34:02 INFO  : 'ps7_post_config' command is executed.
03:34:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:34:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:34:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:34:03 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:34:03 INFO  : 'configparams force-mem-access 0' command is executed.
03:34:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:34:03 INFO  : Memory regions updated for context APU
03:34:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:34:03 INFO  : 'con' command is executed.
03:34:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:34:03 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:37:22 INFO  : Disconnected from the channel tcfchan#10.
03:37:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:37:23 INFO  : 'fpga -state' command is executed.
03:37:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:37:24 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:37:24 INFO  : 'jtag frequency' command is executed.
03:37:24 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:37:24 INFO  : Context for 'APU' is selected.
03:37:24 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:37:24 INFO  : 'configparams force-mem-access 1' command is executed.
03:37:24 INFO  : Context for 'APU' is selected.
03:37:24 INFO  : 'stop' command is executed.
03:37:26 INFO  : 'ps7_init' command is executed.
03:37:26 INFO  : 'ps7_post_config' command is executed.
03:37:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:37:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:37:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:37:27 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:37:27 INFO  : 'configparams force-mem-access 0' command is executed.
03:37:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:37:27 INFO  : Memory regions updated for context APU
03:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:37:28 INFO  : 'con' command is executed.
03:37:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:37:28 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:38:50 INFO  : Disconnected from the channel tcfchan#11.
03:38:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:38:51 INFO  : 'fpga -state' command is executed.
03:38:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:38:52 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:38:52 INFO  : 'jtag frequency' command is executed.
03:38:52 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:38:52 INFO  : Context for 'APU' is selected.
03:38:52 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:38:52 INFO  : 'configparams force-mem-access 1' command is executed.
03:38:52 INFO  : Context for 'APU' is selected.
03:38:52 INFO  : 'stop' command is executed.
03:38:54 INFO  : 'ps7_init' command is executed.
03:38:54 INFO  : 'ps7_post_config' command is executed.
03:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:55 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
03:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:38:55 INFO  : Memory regions updated for context APU
03:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:55 INFO  : 'con' command is executed.
03:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:38:55 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:39:43 INFO  : Disconnected from the channel tcfchan#12.
06:10:01 INFO  : Registering command handlers for SDK TCF services
06:10:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\temp_xsdb_launch_script.tcl
06:10:21 INFO  : XSCT server has started successfully.
06:10:30 INFO  : Successfully done setting XSCT server connection channel  
06:10:30 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
06:10:30 INFO  : Successfully done setting SDK workspace  
06:10:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
06:10:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549634872006,  Project:1549622606448
06:10:53 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
06:11:00 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
06:11:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:11:13 INFO  : Clearing existing target manager status.
06:11:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
06:11:13 WARN  : Linker script will not be updated automatically. Users need to update it manually.
06:12:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:12:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
06:12:21 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
06:12:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
06:12:36 INFO  : 'fpga -state' command is executed.
06:12:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:12:37 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
06:12:37 INFO  : 'jtag frequency' command is executed.
06:12:37 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
06:12:37 INFO  : Context for 'APU' is selected.
06:12:37 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
06:12:37 INFO  : 'configparams force-mem-access 1' command is executed.
06:12:37 INFO  : Context for 'APU' is selected.
06:12:37 INFO  : 'stop' command is executed.
06:12:39 INFO  : 'ps7_init' command is executed.
06:12:39 INFO  : 'ps7_post_config' command is executed.
06:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:12:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:12:40 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:12:40 INFO  : 'configparams force-mem-access 0' command is executed.
06:12:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

06:12:41 INFO  : Memory regions updated for context APU
06:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:12:41 INFO  : 'con' command is executed.
06:12:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

06:12:41 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
06:18:35 INFO  : Disconnected from the channel tcfchan#1.
06:18:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
06:18:36 INFO  : 'fpga -state' command is executed.
06:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:18:37 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
06:18:37 INFO  : 'jtag frequency' command is executed.
06:18:37 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
06:18:37 INFO  : Context for 'APU' is selected.
06:18:43 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
06:18:43 INFO  : 'configparams force-mem-access 1' command is executed.
06:18:43 INFO  : Context for 'APU' is selected.
06:18:43 INFO  : 'stop' command is executed.
06:18:44 INFO  : 'ps7_init' command is executed.
06:18:44 INFO  : 'ps7_post_config' command is executed.
06:18:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:18:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:18:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:18:45 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:18:45 INFO  : 'configparams force-mem-access 0' command is executed.
06:18:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

06:18:46 INFO  : Memory regions updated for context APU
06:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:18:46 INFO  : 'con' command is executed.
06:18:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

06:18:46 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
06:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:24:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
06:24:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
06:24:30 INFO  : Disconnected from the channel tcfchan#2.
06:24:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
06:24:32 INFO  : 'fpga -state' command is executed.
06:24:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:24:33 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
06:24:33 INFO  : 'jtag frequency' command is executed.
06:24:33 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
06:24:33 INFO  : Context for 'APU' is selected.
06:24:33 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
06:24:33 INFO  : 'configparams force-mem-access 1' command is executed.
06:24:33 INFO  : Context for 'APU' is selected.
06:24:33 INFO  : 'stop' command is executed.
06:24:35 INFO  : 'ps7_init' command is executed.
06:24:35 INFO  : 'ps7_post_config' command is executed.
06:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:24:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:24:36 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:24:36 INFO  : 'configparams force-mem-access 0' command is executed.
06:24:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

06:24:36 INFO  : Memory regions updated for context APU
06:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:24:37 INFO  : 'con' command is executed.
06:24:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

06:24:37 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
06:26:07 INFO  : Disconnected from the channel tcfchan#3.
17:48:19 INFO  : Registering command handlers for SDK TCF services
17:48:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\temp_xsdb_launch_script.tcl
17:48:30 INFO  : XSCT server has started successfully.
17:48:39 INFO  : Successfully done setting XSCT server connection channel  
17:48:39 INFO  : Successfully done setting SDK workspace  
17:48:40 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
17:48:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
17:49:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549676762981,  Project:1549634872006
17:49:00 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
17:49:05 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
17:49:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:49:15 INFO  : Clearing existing target manager status.
17:49:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:49:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:54:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:54:41 INFO  : 'fpga -state' command is executed.
17:54:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:42 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
17:54:42 INFO  : 'jtag frequency' command is executed.
17:54:42 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:54:42 INFO  : Context for 'APU' is selected.
17:54:42 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:54:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:42 INFO  : Context for 'APU' is selected.
17:54:42 INFO  : 'stop' command is executed.
17:54:44 INFO  : 'ps7_init' command is executed.
17:54:44 INFO  : 'ps7_post_config' command is executed.
17:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:45 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:45 INFO  : Memory regions updated for context APU
17:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:46 INFO  : 'con' command is executed.
17:54:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

17:54:46 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:56:39 INFO  : Disconnected from the channel tcfchan#1.
17:56:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:56:40 INFO  : 'fpga -state' command is executed.
17:56:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:41 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
17:56:41 INFO  : 'jtag frequency' command is executed.
17:56:41 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:56:41 INFO  : Context for 'APU' is selected.
17:56:47 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:56:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:48 INFO  : Context for 'APU' is selected.
17:56:48 INFO  : 'stop' command is executed.
17:56:49 INFO  : 'ps7_init' command is executed.
17:56:49 INFO  : 'ps7_post_config' command is executed.
17:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:50 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:50 INFO  : Memory regions updated for context APU
17:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:51 INFO  : 'con' command is executed.
17:56:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

17:56:51 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:59:22 INFO  : Disconnected from the channel tcfchan#2.
17:59:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:59:23 INFO  : 'fpga -state' command is executed.
17:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:24 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
17:59:24 INFO  : 'jtag frequency' command is executed.
17:59:24 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:59:24 INFO  : Context for 'APU' is selected.
17:59:24 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:59:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:24 INFO  : Context for 'APU' is selected.
17:59:24 INFO  : 'stop' command is executed.
17:59:26 INFO  : 'ps7_init' command is executed.
17:59:26 INFO  : 'ps7_post_config' command is executed.
17:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:27 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:27 INFO  : Memory regions updated for context APU
17:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:28 INFO  : 'con' command is executed.
17:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

17:59:28 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:59:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:00:01 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:00:06 INFO  : Disconnected from the channel tcfchan#3.
18:00:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:00:08 INFO  : 'fpga -state' command is executed.
18:00:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:09 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:00:09 INFO  : 'jtag frequency' command is executed.
18:00:09 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:00:09 INFO  : Context for 'APU' is selected.
18:00:09 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:00:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:09 INFO  : Context for 'APU' is selected.
18:00:09 INFO  : 'stop' command is executed.
18:00:10 INFO  : 'ps7_init' command is executed.
18:00:10 INFO  : 'ps7_post_config' command is executed.
18:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:12 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:12 INFO  : Memory regions updated for context APU
18:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:12 INFO  : 'con' command is executed.
18:00:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:00:12 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:12:46 INFO  : Disconnected from the channel tcfchan#4.
18:12:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:12:47 INFO  : 'fpga -state' command is executed.
18:12:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:48 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:12:48 INFO  : 'jtag frequency' command is executed.
18:12:48 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:12:48 INFO  : Context for 'APU' is selected.
18:12:48 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:12:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:48 INFO  : Context for 'APU' is selected.
18:12:48 INFO  : 'stop' command is executed.
18:12:49 INFO  : 'ps7_init' command is executed.
18:12:49 INFO  : 'ps7_post_config' command is executed.
18:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:50 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:51 INFO  : Memory regions updated for context APU
18:12:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:51 INFO  : 'con' command is executed.
18:12:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:12:51 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:13:45 INFO  : Disconnected from the channel tcfchan#5.
18:13:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:13:46 INFO  : 'fpga -state' command is executed.
18:13:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:47 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:13:47 INFO  : 'jtag frequency' command is executed.
18:13:47 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:13:47 INFO  : Context for 'APU' is selected.
18:13:47 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:13:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:47 INFO  : Context for 'APU' is selected.
18:13:47 INFO  : 'stop' command is executed.
18:13:48 INFO  : 'ps7_init' command is executed.
18:13:49 INFO  : 'ps7_post_config' command is executed.
18:13:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:13:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:49 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:50 INFO  : Memory regions updated for context APU
18:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:50 INFO  : 'con' command is executed.
18:13:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:13:50 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:14:23 INFO  : Disconnected from the channel tcfchan#6.
18:14:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:14:24 INFO  : 'fpga -state' command is executed.
18:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:25 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:14:25 INFO  : 'jtag frequency' command is executed.
18:14:25 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:14:25 INFO  : Context for 'APU' is selected.
18:14:25 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:14:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:25 INFO  : Context for 'APU' is selected.
18:14:25 INFO  : 'stop' command is executed.
18:14:26 INFO  : 'ps7_init' command is executed.
18:14:26 INFO  : 'ps7_post_config' command is executed.
18:14:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:14:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:27 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:27 INFO  : Memory regions updated for context APU
18:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:28 INFO  : 'con' command is executed.
18:14:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:14:28 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:15:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:15:52 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:15:59 INFO  : Disconnected from the channel tcfchan#7.
18:16:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:16:00 INFO  : 'fpga -state' command is executed.
18:16:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:01 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:16:01 INFO  : 'jtag frequency' command is executed.
18:16:01 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:16:01 INFO  : Context for 'APU' is selected.
18:16:01 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:16:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:01 INFO  : Context for 'APU' is selected.
18:16:01 INFO  : 'stop' command is executed.
18:16:02 INFO  : 'ps7_init' command is executed.
18:16:02 INFO  : 'ps7_post_config' command is executed.
18:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:03 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:03 INFO  : Memory regions updated for context APU
18:16:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:04 INFO  : 'con' command is executed.
18:16:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:16:04 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:17:29 INFO  : Disconnected from the channel tcfchan#8.
18:17:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:17:30 INFO  : 'fpga -state' command is executed.
18:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:32 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:17:32 INFO  : 'jtag frequency' command is executed.
18:17:32 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:17:32 INFO  : Context for 'APU' is selected.
18:17:32 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:17:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:32 INFO  : Context for 'APU' is selected.
18:17:32 INFO  : 'stop' command is executed.
18:17:33 INFO  : 'ps7_init' command is executed.
18:17:33 INFO  : 'ps7_post_config' command is executed.
18:17:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:35 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:35 INFO  : Memory regions updated for context APU
18:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:36 INFO  : 'con' command is executed.
18:17:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:17:36 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:02:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549681236101,  Project:1549676762981
19:02:17 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:02:35 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
19:02:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:02:51 INFO  : Clearing existing target manager status.
19:02:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:02:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:03:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:03:57 INFO  : Disconnected from the channel tcfchan#9.
19:03:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:03:59 INFO  : 'fpga -state' command is executed.
19:03:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:00 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
19:04:00 INFO  : 'jtag frequency' command is executed.
19:04:00 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:04:00 INFO  : Context for 'APU' is selected.
19:04:00 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:04:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:00 INFO  : Context for 'APU' is selected.
19:04:00 INFO  : 'stop' command is executed.
19:04:01 INFO  : 'ps7_init' command is executed.
19:04:01 INFO  : 'ps7_post_config' command is executed.
19:04:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:04:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:02 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:03 INFO  : Memory regions updated for context APU
19:04:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:03 INFO  : 'con' command is executed.
19:04:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

19:04:03 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:08:24 INFO  : Disconnected from the channel tcfchan#10.
19:08:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:08:26 INFO  : 'fpga -state' command is executed.
19:08:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:26 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
19:08:26 INFO  : 'jtag frequency' command is executed.
19:08:27 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:08:27 INFO  : Context for 'APU' is selected.
19:08:27 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:08:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:27 INFO  : Context for 'APU' is selected.
19:08:27 INFO  : 'stop' command is executed.
19:08:28 INFO  : 'ps7_init' command is executed.
19:08:28 INFO  : 'ps7_post_config' command is executed.
19:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:29 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:29 INFO  : Memory regions updated for context APU
19:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:30 INFO  : 'con' command is executed.
19:08:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

19:08:30 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:10:19 INFO  : Disconnected from the channel tcfchan#11.
19:10:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:10:20 INFO  : 'fpga -state' command is executed.
19:10:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:21 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
19:10:21 INFO  : 'jtag frequency' command is executed.
19:10:21 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:10:21 INFO  : Context for 'APU' is selected.
19:10:21 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:10:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:21 INFO  : Context for 'APU' is selected.
19:10:21 INFO  : 'stop' command is executed.
19:10:23 INFO  : 'ps7_init' command is executed.
19:10:23 INFO  : 'ps7_post_config' command is executed.
19:10:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:10:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:24 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:24 INFO  : Memory regions updated for context APU
19:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:24 INFO  : 'con' command is executed.
19:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

19:10:24 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:13:39 INFO  : Disconnected from the channel tcfchan#12.
19:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:13:41 INFO  : 'fpga -state' command is executed.
19:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:41 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
19:13:41 INFO  : 'jtag frequency' command is executed.
19:13:42 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:13:42 INFO  : Context for 'APU' is selected.
19:13:42 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:13:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:42 INFO  : Context for 'APU' is selected.
19:13:42 INFO  : 'stop' command is executed.
19:13:43 INFO  : 'ps7_init' command is executed.
19:13:43 INFO  : 'ps7_post_config' command is executed.
19:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:13:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:44 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:45 INFO  : Memory regions updated for context APU
19:13:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:45 INFO  : 'con' command is executed.
19:13:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

19:13:45 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
20:01:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549684832164,  Project:1549681236101
20:01:36 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:01:50 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
20:02:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:02:10 INFO  : Clearing existing target manager status.
20:02:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:02:10 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:04:09 INFO  : Disconnected from the channel tcfchan#13.
20:04:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:04:10 INFO  : 'fpga -state' command is executed.
20:04:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:11 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
20:04:11 INFO  : 'jtag frequency' command is executed.
20:04:11 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:04:11 INFO  : Context for 'APU' is selected.
20:04:11 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
20:04:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:12 INFO  : Context for 'APU' is selected.
20:04:12 INFO  : 'stop' command is executed.
20:04:13 INFO  : 'ps7_init' command is executed.
20:04:13 INFO  : 'ps7_post_config' command is executed.
20:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:14 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:14 INFO  : Memory regions updated for context APU
20:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:14 INFO  : 'con' command is executed.
20:04:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

20:04:14 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
20:08:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:08:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:08:30 INFO  : Disconnected from the channel tcfchan#14.
20:08:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:08:32 INFO  : 'fpga -state' command is executed.
20:08:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:33 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
20:08:33 INFO  : 'jtag frequency' command is executed.
20:08:33 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:08:33 INFO  : Context for 'APU' is selected.
20:08:33 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
20:08:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:33 INFO  : Context for 'APU' is selected.
20:08:33 INFO  : 'stop' command is executed.
20:08:34 INFO  : 'ps7_init' command is executed.
20:08:34 INFO  : 'ps7_post_config' command is executed.
20:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:08:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:35 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:35 INFO  : Memory regions updated for context APU
20:08:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:36 INFO  : 'con' command is executed.
20:08:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

20:08:36 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
22:40:59 INFO  : Disconnected from the channel tcfchan#15.
23:36:04 INFO  : Registering command handlers for SDK TCF services
23:36:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\temp_xsdb_launch_script.tcl
23:36:15 INFO  : XSCT server has started successfully.
23:36:15 INFO  : Successfully done setting XSCT server connection channel  
23:36:22 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
23:36:22 INFO  : Successfully done setting SDK workspace  
23:36:22 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
23:36:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549697350215,  Project:1549684832164
23:36:41 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
23:36:47 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
23:36:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:36:57 INFO  : Clearing existing target manager status.
23:36:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:36:57 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:38:01 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:38:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:38:14 INFO  : 'fpga -state' command is executed.
23:38:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:14 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:38:15 INFO  : 'jtag frequency' command is executed.
23:38:15 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:38:15 INFO  : Context for 'APU' is selected.
23:38:15 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:38:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:15 INFO  : Context for 'APU' is selected.
23:38:15 INFO  : 'stop' command is executed.
23:38:16 INFO  : 'ps7_init' command is executed.
23:38:17 INFO  : 'ps7_post_config' command is executed.
23:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:18 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:18 INFO  : Memory regions updated for context APU
23:38:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:18 INFO  : 'con' command is executed.
23:38:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:38:18 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:50:41 INFO  : Disconnected from the channel tcfchan#1.
23:50:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:50:42 INFO  : 'fpga -state' command is executed.
23:50:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:43 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:50:43 INFO  : 'jtag frequency' command is executed.
23:50:43 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:50:43 INFO  : Context for 'APU' is selected.
23:50:48 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:50:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:48 INFO  : Context for 'APU' is selected.
23:50:49 INFO  : 'stop' command is executed.
23:50:50 INFO  : 'ps7_init' command is executed.
23:50:50 INFO  : 'ps7_post_config' command is executed.
23:50:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:50:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:51 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:51 INFO  : Memory regions updated for context APU
23:50:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:51 INFO  : 'con' command is executed.
23:50:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:50:51 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:51:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:51:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:51:32 INFO  : Disconnected from the channel tcfchan#2.
23:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:51:33 INFO  : 'fpga -state' command is executed.
23:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:34 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:51:34 INFO  : 'jtag frequency' command is executed.
23:51:34 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:51:34 INFO  : Context for 'APU' is selected.
23:51:34 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:51:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:34 INFO  : Context for 'APU' is selected.
23:51:34 INFO  : 'stop' command is executed.
23:51:36 INFO  : 'ps7_init' command is executed.
23:51:36 INFO  : 'ps7_post_config' command is executed.
23:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:37 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:37 INFO  : Memory regions updated for context APU
23:51:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:37 INFO  : 'con' command is executed.
23:51:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:51:37 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:53:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:53:24 INFO  : Disconnected from the channel tcfchan#3.
23:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:53:26 INFO  : 'fpga -state' command is executed.
23:53:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:27 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:53:27 INFO  : 'jtag frequency' command is executed.
23:53:27 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:53:27 INFO  : Context for 'APU' is selected.
23:53:27 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:53:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:27 INFO  : Context for 'APU' is selected.
23:53:27 INFO  : 'stop' command is executed.
23:53:29 INFO  : 'ps7_init' command is executed.
23:53:29 INFO  : 'ps7_post_config' command is executed.
23:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:30 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:30 INFO  : Memory regions updated for context APU
23:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:30 INFO  : 'con' command is executed.
23:53:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:53:30 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:54:54 INFO  : Disconnected from the channel tcfchan#4.
23:54:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:54:55 INFO  : 'fpga -state' command is executed.
23:54:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:56 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:54:56 INFO  : 'jtag frequency' command is executed.
23:54:56 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:54:56 INFO  : Context for 'APU' is selected.
23:54:56 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:54:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:56 INFO  : Context for 'APU' is selected.
23:54:56 INFO  : 'stop' command is executed.
23:54:58 INFO  : 'ps7_init' command is executed.
23:54:58 INFO  : 'ps7_post_config' command is executed.
23:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:59 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:59 INFO  : Memory regions updated for context APU
23:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:00 INFO  : 'con' command is executed.
23:55:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:55:00 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:58:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:58:42 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:58:53 INFO  : Disconnected from the channel tcfchan#5.
23:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:58:55 INFO  : 'fpga -state' command is executed.
23:58:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:55 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:58:55 INFO  : 'jtag frequency' command is executed.
23:58:56 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:58:56 INFO  : Context for 'APU' is selected.
23:58:56 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:58:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:56 INFO  : Context for 'APU' is selected.
23:58:56 INFO  : 'stop' command is executed.
23:58:57 INFO  : 'ps7_init' command is executed.
23:58:57 INFO  : 'ps7_post_config' command is executed.
23:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:58 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:58 INFO  : Memory regions updated for context APU
23:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:59 INFO  : 'con' command is executed.
23:58:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:58:59 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:00:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:00:18 INFO  : Disconnected from the channel tcfchan#6.
00:00:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:00:20 INFO  : 'fpga -state' command is executed.
00:00:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:21 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:00:21 INFO  : 'jtag frequency' command is executed.
00:00:21 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:00:21 INFO  : Context for 'APU' is selected.
00:00:21 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:00:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:21 INFO  : Context for 'APU' is selected.
00:00:21 INFO  : 'stop' command is executed.
00:00:21 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
00:00:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
----------------End of Script----------------

00:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:00:42 INFO  : 'fpga -state' command is executed.
00:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:43 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:00:43 INFO  : 'jtag frequency' command is executed.
00:00:43 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:00:43 INFO  : Context for 'APU' is selected.
00:00:44 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:00:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:44 INFO  : Context for 'APU' is selected.
00:00:44 INFO  : 'stop' command is executed.
00:00:44 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
00:00:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
----------------End of Script----------------

00:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:01:05 ERROR : fpga configuration failed. DONE PIN is not HIGH
00:01:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:01:27 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:01:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:01:32 INFO  : 'fpga -state' command is executed.
00:01:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:32 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:01:32 INFO  : 'jtag frequency' command is executed.
00:01:32 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:01:33 INFO  : Context for 'APU' is selected.
00:01:33 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:01:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:33 INFO  : Context for 'APU' is selected.
00:01:33 INFO  : 'stop' command is executed.
00:01:34 INFO  : 'ps7_init' command is executed.
00:01:34 INFO  : 'ps7_post_config' command is executed.
00:01:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:01:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:35 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:36 INFO  : Memory regions updated for context APU
00:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:36 INFO  : 'con' command is executed.
00:01:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:01:36 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:03:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:03:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:03:42 INFO  : Disconnected from the channel tcfchan#7.
00:03:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:03:43 INFO  : 'fpga -state' command is executed.
00:03:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:44 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:03:44 INFO  : 'jtag frequency' command is executed.
00:03:44 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:03:44 INFO  : Context for 'APU' is selected.
00:03:44 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:03:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:45 INFO  : Context for 'APU' is selected.
00:03:45 INFO  : 'stop' command is executed.
00:03:46 INFO  : 'ps7_init' command is executed.
00:03:46 INFO  : 'ps7_post_config' command is executed.
00:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:47 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:47 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:47 INFO  : Memory regions updated for context APU
00:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:48 INFO  : 'con' command is executed.
00:03:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:03:48 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:05:12 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:05:22 INFO  : Disconnected from the channel tcfchan#8.
00:05:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:05:24 INFO  : 'fpga -state' command is executed.
00:05:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:25 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:05:25 INFO  : 'jtag frequency' command is executed.
00:05:25 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:05:25 INFO  : Context for 'APU' is selected.
00:05:25 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:05:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:25 INFO  : Context for 'APU' is selected.
00:05:25 INFO  : 'stop' command is executed.
00:05:26 INFO  : 'ps7_init' command is executed.
00:05:26 INFO  : 'ps7_post_config' command is executed.
00:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:27 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:27 INFO  : Memory regions updated for context APU
00:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:28 INFO  : 'con' command is executed.
00:05:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:05:28 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:08:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:08:44 INFO  : Disconnected from the channel tcfchan#9.
00:08:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:08:46 INFO  : 'fpga -state' command is executed.
00:08:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:47 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:08:47 INFO  : 'jtag frequency' command is executed.
00:08:47 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:08:47 INFO  : Context for 'APU' is selected.
00:08:47 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:08:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:47 INFO  : Context for 'APU' is selected.
00:08:47 INFO  : 'stop' command is executed.
00:08:48 INFO  : 'ps7_init' command is executed.
00:08:48 INFO  : 'ps7_post_config' command is executed.
00:08:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:49 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:50 INFO  : Memory regions updated for context APU
00:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:50 INFO  : 'con' command is executed.
00:08:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:08:50 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:09:42 ERROR : fpga configuration failed. DONE PIN is not HIGH
00:09:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:09:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:10:04 INFO  : Disconnected from the channel tcfchan#10.
00:10:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:10:05 INFO  : 'fpga -state' command is executed.
00:10:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:06 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:10:06 INFO  : 'jtag frequency' command is executed.
00:10:06 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:10:06 INFO  : Context for 'APU' is selected.
00:10:07 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:10:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:07 INFO  : Context for 'APU' is selected.
00:10:07 INFO  : 'stop' command is executed.
00:10:08 INFO  : 'ps7_init' command is executed.
00:10:08 INFO  : 'ps7_post_config' command is executed.
00:10:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:10:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:09 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:09 INFO  : Memory regions updated for context APU
00:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:10 INFO  : 'con' command is executed.
00:10:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:10:10 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:10:51 INFO  : Disconnected from the channel tcfchan#11.
00:10:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:10:53 INFO  : 'fpga -state' command is executed.
00:10:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:53 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:10:53 INFO  : 'jtag frequency' command is executed.
00:10:53 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:10:54 INFO  : Context for 'APU' is selected.
00:10:54 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:10:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:54 INFO  : Context for 'APU' is selected.
00:10:54 INFO  : 'stop' command is executed.
00:10:55 INFO  : 'ps7_init' command is executed.
00:10:55 INFO  : 'ps7_post_config' command is executed.
00:10:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:10:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:56 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:56 INFO  : Memory regions updated for context APU
00:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:57 INFO  : 'con' command is executed.
00:10:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:10:57 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:11:15 INFO  : Disconnected from the channel tcfchan#12.
00:11:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:11:16 INFO  : 'fpga -state' command is executed.
00:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:17 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:11:17 INFO  : 'jtag frequency' command is executed.
00:11:17 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:11:17 INFO  : Context for 'APU' is selected.
00:11:17 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:11:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:17 INFO  : Context for 'APU' is selected.
00:11:17 INFO  : 'stop' command is executed.
00:11:19 INFO  : 'ps7_init' command is executed.
00:11:19 INFO  : 'ps7_post_config' command is executed.
00:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:20 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:20 INFO  : Memory regions updated for context APU
00:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:20 INFO  : 'con' command is executed.
00:11:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:11:20 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:14:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:15:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:15:22 INFO  : Disconnected from the channel tcfchan#13.
00:15:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:15:23 INFO  : 'fpga -state' command is executed.
00:15:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:24 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:15:24 INFO  : 'jtag frequency' command is executed.
00:15:24 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:15:24 INFO  : Context for 'APU' is selected.
00:15:24 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:15:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:25 INFO  : Context for 'APU' is selected.
00:15:25 INFO  : 'stop' command is executed.
00:15:26 INFO  : 'ps7_init' command is executed.
00:15:26 INFO  : 'ps7_post_config' command is executed.
00:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:27 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:27 INFO  : Memory regions updated for context APU
00:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:28 INFO  : 'con' command is executed.
00:15:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:15:28 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:16:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:16:23 INFO  : Disconnected from the channel tcfchan#14.
00:16:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:16:25 INFO  : 'fpga -state' command is executed.
00:16:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:26 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:16:26 INFO  : 'jtag frequency' command is executed.
00:16:26 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:16:26 INFO  : Context for 'APU' is selected.
00:16:26 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:16:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:26 INFO  : Context for 'APU' is selected.
00:16:26 INFO  : 'stop' command is executed.
00:16:27 INFO  : 'ps7_init' command is executed.
00:16:27 INFO  : 'ps7_post_config' command is executed.
00:16:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:16:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:29 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:29 INFO  : Memory regions updated for context APU
00:16:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:29 INFO  : 'con' command is executed.
00:16:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:16:29 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:17:15 INFO  : Disconnected from the channel tcfchan#15.
00:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:17:16 INFO  : 'fpga -state' command is executed.
00:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:17 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:17:17 INFO  : 'jtag frequency' command is executed.
00:17:17 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:17:17 INFO  : Context for 'APU' is selected.
00:17:17 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:17:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:17 INFO  : Context for 'APU' is selected.
00:17:17 INFO  : 'stop' command is executed.
00:17:18 INFO  : 'ps7_init' command is executed.
00:17:18 INFO  : 'ps7_post_config' command is executed.
00:17:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:19 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:20 INFO  : Memory regions updated for context APU
00:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:20 INFO  : 'con' command is executed.
00:17:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:17:20 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:18:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:18:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:18:24 INFO  : Disconnected from the channel tcfchan#16.
00:18:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:18:25 INFO  : 'fpga -state' command is executed.
00:18:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:26 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:18:26 INFO  : 'jtag frequency' command is executed.
00:18:26 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:18:26 INFO  : Context for 'APU' is selected.
00:18:26 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:18:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:26 INFO  : Context for 'APU' is selected.
00:18:26 INFO  : 'stop' command is executed.
00:18:28 INFO  : 'ps7_init' command is executed.
00:18:28 INFO  : 'ps7_post_config' command is executed.
00:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:29 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:29 INFO  : Memory regions updated for context APU
00:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:29 INFO  : 'con' command is executed.
00:18:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:18:29 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:27:28 INFO  : Disconnected from the channel tcfchan#17.
00:27:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:27:29 INFO  : 'fpga -state' command is executed.
00:27:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:30 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:27:30 INFO  : 'jtag frequency' command is executed.
00:27:30 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:27:30 INFO  : Context for 'APU' is selected.
00:27:30 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:27:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:30 INFO  : Context for 'APU' is selected.
00:27:30 INFO  : 'stop' command is executed.
00:27:32 INFO  : 'ps7_init' command is executed.
00:27:32 INFO  : 'ps7_post_config' command is executed.
00:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:33 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:33 INFO  : Memory regions updated for context APU
00:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:33 INFO  : 'con' command is executed.
00:27:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:27:33 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:28:56 INFO  : Disconnected from the channel tcfchan#18.
00:28:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:28:58 INFO  : 'fpga -state' command is executed.
00:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:59 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:28:59 INFO  : 'jtag frequency' command is executed.
00:28:59 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:28:59 INFO  : Context for 'APU' is selected.
00:28:59 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:28:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:59 INFO  : Context for 'APU' is selected.
00:28:59 INFO  : 'stop' command is executed.
00:29:00 INFO  : 'ps7_init' command is executed.
00:29:00 INFO  : 'ps7_post_config' command is executed.
00:29:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:01 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:02 INFO  : Memory regions updated for context APU
00:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:02 INFO  : 'con' command is executed.
00:29:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:29:02 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:29:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:29:37 INFO  : Disconnected from the channel tcfchan#19.
00:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:29:38 INFO  : 'fpga -state' command is executed.
00:29:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:39 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:29:39 INFO  : 'jtag frequency' command is executed.
00:29:39 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:29:39 INFO  : Context for 'APU' is selected.
00:29:39 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:29:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:39 INFO  : Context for 'APU' is selected.
00:29:39 INFO  : 'stop' command is executed.
00:29:41 INFO  : 'ps7_init' command is executed.
00:29:41 INFO  : 'ps7_post_config' command is executed.
00:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:42 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:42 INFO  : Memory regions updated for context APU
00:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:42 INFO  : 'con' command is executed.
00:29:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:29:42 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:30:03 INFO  : Disconnected from the channel tcfchan#20.
00:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:30:04 INFO  : 'fpga -state' command is executed.
00:30:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:05 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:30:05 INFO  : 'jtag frequency' command is executed.
00:30:05 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:30:05 INFO  : Context for 'APU' is selected.
00:30:05 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:05 INFO  : Context for 'APU' is selected.
00:30:05 INFO  : 'stop' command is executed.
00:30:07 INFO  : 'ps7_init' command is executed.
00:30:07 INFO  : 'ps7_post_config' command is executed.
00:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:08 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:08 INFO  : Memory regions updated for context APU
00:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:08 INFO  : 'con' command is executed.
00:30:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:30:08 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:30:54 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:31:07 INFO  : Disconnected from the channel tcfchan#21.
00:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:31:08 INFO  : 'fpga -state' command is executed.
00:31:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:09 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:31:09 INFO  : 'jtag frequency' command is executed.
00:31:09 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:31:09 INFO  : Context for 'APU' is selected.
00:31:09 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:31:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:09 INFO  : Context for 'APU' is selected.
00:31:09 INFO  : 'stop' command is executed.
00:31:11 INFO  : 'ps7_init' command is executed.
00:31:11 INFO  : 'ps7_post_config' command is executed.
00:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:12 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:12 INFO  : Memory regions updated for context APU
00:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:12 INFO  : 'con' command is executed.
00:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:31:12 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:33:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:33:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:33:28 INFO  : Disconnected from the channel tcfchan#22.
00:33:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:33:29 INFO  : 'fpga -state' command is executed.
00:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:30 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:33:30 INFO  : 'jtag frequency' command is executed.
00:33:30 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:33:30 INFO  : Context for 'APU' is selected.
00:33:30 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:33:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:30 INFO  : Context for 'APU' is selected.
00:33:31 INFO  : 'stop' command is executed.
00:33:32 INFO  : 'ps7_init' command is executed.
00:33:32 INFO  : 'ps7_post_config' command is executed.
00:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:33 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:33 INFO  : Memory regions updated for context APU
00:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:33 INFO  : 'con' command is executed.
00:33:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:33:33 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:37:13 INFO  : Disconnected from the channel tcfchan#23.
00:37:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:37:14 INFO  : 'fpga -state' command is executed.
00:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:15 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:37:15 INFO  : 'jtag frequency' command is executed.
00:37:15 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:37:15 INFO  : Context for 'APU' is selected.
00:37:15 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:37:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:15 INFO  : Context for 'APU' is selected.
00:37:16 INFO  : 'stop' command is executed.
00:37:17 INFO  : 'ps7_init' command is executed.
00:37:17 INFO  : 'ps7_post_config' command is executed.
00:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:18 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:18 INFO  : Memory regions updated for context APU
00:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:18 INFO  : 'con' command is executed.
00:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:37:18 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:39:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:39:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:39:52 INFO  : Disconnected from the channel tcfchan#24.
00:39:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:39:53 INFO  : 'fpga -state' command is executed.
00:39:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:54 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:39:54 INFO  : 'jtag frequency' command is executed.
00:39:54 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:39:54 INFO  : Context for 'APU' is selected.
00:39:54 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:39:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:54 INFO  : Context for 'APU' is selected.
00:39:54 INFO  : 'stop' command is executed.
00:39:55 INFO  : 'ps7_init' command is executed.
00:39:56 INFO  : 'ps7_post_config' command is executed.
00:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:57 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:57 INFO  : Memory regions updated for context APU
00:39:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:57 INFO  : 'con' command is executed.
00:39:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:39:57 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:42:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:42:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:42:44 INFO  : Disconnected from the channel tcfchan#25.
00:42:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:42:45 INFO  : 'fpga -state' command is executed.
00:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:46 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:42:46 INFO  : 'jtag frequency' command is executed.
00:42:46 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:42:46 INFO  : Context for 'APU' is selected.
00:42:46 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:42:46 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:46 INFO  : Context for 'APU' is selected.
00:42:46 INFO  : 'stop' command is executed.
00:42:47 INFO  : 'ps7_init' command is executed.
00:42:47 INFO  : 'ps7_post_config' command is executed.
00:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:48 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:49 INFO  : Memory regions updated for context APU
00:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:49 INFO  : 'con' command is executed.
00:42:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:42:49 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:21:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549704072615,  Project:1549697350215
01:21:38 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:23:10 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
01:23:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:23:24 INFO  : Clearing existing target manager status.
01:23:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:23:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:24:02 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
01:24:11 INFO  : Disconnected from the channel tcfchan#26.
01:24:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:24:12 INFO  : 'fpga -state' command is executed.
01:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:13 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:24:13 INFO  : 'jtag frequency' command is executed.
01:24:14 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:24:14 INFO  : Context for 'APU' is selected.
01:24:14 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:24:14 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:14 INFO  : Context for 'APU' is selected.
01:24:14 INFO  : 'stop' command is executed.
01:24:15 INFO  : 'ps7_init' command is executed.
01:24:15 INFO  : 'ps7_post_config' command is executed.
01:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:24:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:16 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:24:16 INFO  : 'configparams force-mem-access 0' command is executed.
01:24:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:24:17 INFO  : Memory regions updated for context APU
01:24:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:17 INFO  : 'con' command is executed.
01:24:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:24:17 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:25:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:25:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
01:25:39 INFO  : Disconnected from the channel tcfchan#27.
01:25:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:25:40 INFO  : 'fpga -state' command is executed.
01:25:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:41 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:25:41 INFO  : 'jtag frequency' command is executed.
01:25:41 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:25:41 INFO  : Context for 'APU' is selected.
01:25:42 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:25:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:25:42 INFO  : Context for 'APU' is selected.
01:25:42 INFO  : 'stop' command is executed.
01:25:43 INFO  : 'ps7_init' command is executed.
01:25:43 INFO  : 'ps7_post_config' command is executed.
01:25:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:25:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:44 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:25:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:25:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:25:44 INFO  : Memory regions updated for context APU
01:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:45 INFO  : 'con' command is executed.
01:25:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:25:45 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:30:21 INFO  : Disconnected from the channel tcfchan#28.
23:21:07 INFO  : Registering command handlers for SDK TCF services
23:21:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\temp_xsdb_launch_script.tcl
23:21:17 INFO  : XSCT server has started successfully.
23:21:17 INFO  : Successfully done setting XSCT server connection channel  
23:21:26 INFO  : Successfully done setting SDK workspace  
23:21:26 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
23:21:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
23:21:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549774298582,  Project:1549704072615
23:21:47 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
23:21:53 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
23:22:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:22:04 INFO  : Clearing existing target manager status.
23:22:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:22:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:26:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:26:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:26:49 INFO  : 'fpga -state' command is executed.
23:26:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:50 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:26:50 INFO  : 'jtag frequency' command is executed.
23:26:50 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:26:51 INFO  : Context for 'APU' is selected.
23:26:51 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:26:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:51 INFO  : Context for 'APU' is selected.
23:26:51 INFO  : 'stop' command is executed.
23:26:53 INFO  : 'ps7_init' command is executed.
23:26:53 INFO  : 'ps7_post_config' command is executed.
23:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:54 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:54 INFO  : Memory regions updated for context APU
23:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:55 INFO  : 'con' command is executed.
23:26:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:26:55 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:29:18 INFO  : Disconnected from the channel tcfchan#1.
23:29:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:29:19 INFO  : 'fpga -state' command is executed.
23:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:20 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:29:20 INFO  : 'jtag frequency' command is executed.
23:29:20 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:29:20 INFO  : Context for 'APU' is selected.
23:29:27 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:29:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:27 INFO  : Context for 'APU' is selected.
23:29:27 INFO  : 'stop' command is executed.
23:29:29 INFO  : 'ps7_init' command is executed.
23:29:29 INFO  : 'ps7_post_config' command is executed.
23:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:30 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:30 INFO  : Memory regions updated for context APU
23:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:30 INFO  : 'con' command is executed.
23:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:29:30 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:49:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:49:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:49:52 INFO  : Disconnected from the channel tcfchan#2.
23:49:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:49:54 INFO  : 'fpga -state' command is executed.
23:49:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:54 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:49:54 INFO  : 'jtag frequency' command is executed.
23:49:55 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:49:55 INFO  : Context for 'APU' is selected.
23:49:55 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:49:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:55 INFO  : Context for 'APU' is selected.
23:49:55 INFO  : 'stop' command is executed.
23:49:56 INFO  : 'ps7_init' command is executed.
23:49:56 INFO  : 'ps7_post_config' command is executed.
23:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:57 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:57 INFO  : Memory regions updated for context APU
23:49:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:58 INFO  : 'con' command is executed.
23:49:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:49:58 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:51:06 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:51:37 INFO  : Disconnected from the channel tcfchan#3.
23:51:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:51:38 INFO  : 'fpga -state' command is executed.
23:51:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:39 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:51:39 INFO  : 'jtag frequency' command is executed.
23:51:39 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:51:39 INFO  : Context for 'APU' is selected.
23:51:39 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:51:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:39 INFO  : Context for 'APU' is selected.
23:51:40 INFO  : 'stop' command is executed.
23:51:41 INFO  : 'ps7_init' command is executed.
23:51:41 INFO  : 'ps7_post_config' command is executed.
23:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:42 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:42 INFO  : Memory regions updated for context APU
23:51:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:43 INFO  : 'con' command is executed.
23:51:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:51:43 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:57:35 INFO  : Disconnected from the channel tcfchan#4.
23:57:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:57:36 INFO  : 'fpga -state' command is executed.
23:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:37 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:57:37 INFO  : 'jtag frequency' command is executed.
23:57:37 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:57:37 INFO  : Context for 'APU' is selected.
23:57:37 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:57:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:38 INFO  : Context for 'APU' is selected.
23:57:38 INFO  : 'stop' command is executed.
23:57:39 INFO  : 'ps7_init' command is executed.
23:57:39 INFO  : 'ps7_post_config' command is executed.
23:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:40 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:40 INFO  : Memory regions updated for context APU
23:57:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:41 INFO  : 'con' command is executed.
23:57:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:57:41 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:57:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:57:57 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:58:11 INFO  : Disconnected from the channel tcfchan#5.
23:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:58:13 INFO  : 'fpga -state' command is executed.
23:58:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:14 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:58:14 INFO  : 'jtag frequency' command is executed.
23:58:14 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:58:14 INFO  : Context for 'APU' is selected.
23:58:14 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:58:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:14 INFO  : Context for 'APU' is selected.
23:58:14 INFO  : 'stop' command is executed.
23:58:16 INFO  : 'ps7_init' command is executed.
23:58:16 INFO  : 'ps7_post_config' command is executed.
23:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:17 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:17 INFO  : Memory regions updated for context APU
23:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:17 INFO  : 'con' command is executed.
23:58:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:58:17 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:05:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:05:45 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:06:16 INFO  : Disconnected from the channel tcfchan#6.
00:06:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:06:17 INFO  : 'fpga -state' command is executed.
00:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:18 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:06:18 INFO  : 'jtag frequency' command is executed.
00:06:18 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:06:18 INFO  : Context for 'APU' is selected.
00:06:19 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:06:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:19 INFO  : Context for 'APU' is selected.
00:06:19 INFO  : 'stop' command is executed.
00:06:20 INFO  : 'ps7_init' command is executed.
00:06:20 INFO  : 'ps7_post_config' command is executed.
00:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:21 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:21 INFO  : Memory regions updated for context APU
00:06:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:21 INFO  : 'con' command is executed.
00:06:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:06:21 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:09:42 INFO  : Disconnected from the channel tcfchan#7.
00:09:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:09:43 INFO  : 'fpga -state' command is executed.
00:09:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:44 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:09:44 INFO  : 'jtag frequency' command is executed.
00:09:44 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:09:44 INFO  : Context for 'APU' is selected.
00:09:44 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:09:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:44 INFO  : Context for 'APU' is selected.
00:09:44 INFO  : 'stop' command is executed.
00:09:46 INFO  : 'ps7_init' command is executed.
00:09:46 INFO  : 'ps7_post_config' command is executed.
00:09:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:09:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:47 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:47 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:47 INFO  : Memory regions updated for context APU
00:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:48 INFO  : 'con' command is executed.
00:09:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:09:48 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:10:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:10:06 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:10:13 INFO  : Disconnected from the channel tcfchan#8.
00:10:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:10:14 INFO  : 'fpga -state' command is executed.
00:10:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:15 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:10:15 INFO  : 'jtag frequency' command is executed.
00:10:15 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:10:15 INFO  : Context for 'APU' is selected.
00:10:15 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:10:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:15 INFO  : Context for 'APU' is selected.
00:10:15 INFO  : 'stop' command is executed.
00:10:16 INFO  : 'ps7_init' command is executed.
00:10:16 INFO  : 'ps7_post_config' command is executed.
00:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:18 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:18 INFO  : Memory regions updated for context APU
00:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:18 INFO  : 'con' command is executed.
00:10:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:10:18 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:16:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549786487785,  Project:1549774298582
00:16:50 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:19:13 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
00:19:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:19:33 INFO  : Clearing existing target manager status.
00:19:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:19:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:21:41 ERROR : fpga configuration failed. DONE PIN is not HIGH
00:21:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:21:58 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:22:04 INFO  : Disconnected from the channel tcfchan#9.
00:22:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:22:05 INFO  : 'fpga -state' command is executed.
00:22:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:06 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:22:06 INFO  : 'jtag frequency' command is executed.
00:22:06 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:22:06 INFO  : Context for 'APU' is selected.
00:22:06 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:22:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:07 INFO  : Context for 'APU' is selected.
00:22:07 INFO  : 'stop' command is executed.
00:22:08 INFO  : 'ps7_init' command is executed.
00:22:08 INFO  : 'ps7_post_config' command is executed.
00:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:09 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:10 INFO  : Memory regions updated for context APU
00:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:10 INFO  : 'con' command is executed.
00:22:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:22:10 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:23:45 INFO  : Disconnected from the channel tcfchan#10.
00:35:46 INFO  : Registering command handlers for SDK TCF services
00:35:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\temp_xsdb_launch_script.tcl
00:35:56 INFO  : XSCT server has started successfully.
00:36:05 INFO  : Successfully done setting XSCT server connection channel  
00:36:05 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
00:36:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
00:36:05 INFO  : Successfully done setting SDK workspace  
00:37:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:39:06 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:39:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:39:42 INFO  : 'fpga -state' command is executed.
00:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:43 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:39:43 INFO  : 'jtag frequency' command is executed.
00:39:43 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:39:43 INFO  : Context for 'APU' is selected.
00:39:43 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:39:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:43 INFO  : Context for 'APU' is selected.
00:39:43 INFO  : 'stop' command is executed.
00:39:45 INFO  : 'ps7_init' command is executed.
00:39:45 INFO  : 'ps7_post_config' command is executed.
00:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:46 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:46 INFO  : Memory regions updated for context APU
00:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:46 INFO  : 'con' command is executed.
00:39:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:39:46 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:41:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:41:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:41:54 INFO  : Disconnected from the channel tcfchan#1.
00:41:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:41:56 INFO  : 'fpga -state' command is executed.
00:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:57 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:41:57 INFO  : 'jtag frequency' command is executed.
00:41:57 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:41:57 INFO  : Context for 'APU' is selected.
00:42:04 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:42:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:04 INFO  : Context for 'APU' is selected.
00:42:04 INFO  : 'stop' command is executed.
00:42:05 INFO  : 'ps7_init' command is executed.
00:42:05 INFO  : 'ps7_post_config' command is executed.
00:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:06 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:06 INFO  : Memory regions updated for context APU
00:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:07 INFO  : 'con' command is executed.
00:42:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:42:07 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:42:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:42:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:42:43 INFO  : Disconnected from the channel tcfchan#2.
00:42:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:42:44 INFO  : 'fpga -state' command is executed.
00:42:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:45 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:42:45 INFO  : 'jtag frequency' command is executed.
00:42:45 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:42:45 INFO  : Context for 'APU' is selected.
00:42:45 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:42:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:45 INFO  : Context for 'APU' is selected.
00:42:46 INFO  : 'stop' command is executed.
00:42:47 INFO  : 'ps7_init' command is executed.
00:42:47 INFO  : 'ps7_post_config' command is executed.
00:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:48 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:48 INFO  : Memory regions updated for context APU
00:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:49 INFO  : 'con' command is executed.
00:42:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:42:49 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:35:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549791299647,  Project:1549786487785
01:35:27 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:35:33 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
01:35:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:35:55 INFO  : Clearing existing target manager status.
01:35:55 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:35:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:36:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:36:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
01:36:26 INFO  : Disconnected from the channel tcfchan#3.
01:36:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:36:27 INFO  : 'fpga -state' command is executed.
01:36:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:28 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:36:28 INFO  : 'jtag frequency' command is executed.
01:36:28 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:36:28 INFO  : Context for 'APU' is selected.
01:36:28 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:36:28 INFO  : 'configparams force-mem-access 1' command is executed.
01:36:29 INFO  : Context for 'APU' is selected.
01:36:29 INFO  : 'stop' command is executed.
01:36:30 INFO  : 'ps7_init' command is executed.
01:36:30 INFO  : 'ps7_post_config' command is executed.
01:36:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:36:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:32 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:36:32 INFO  : 'configparams force-mem-access 0' command is executed.
01:36:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:36:32 INFO  : Memory regions updated for context APU
01:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:33 INFO  : 'con' command is executed.
01:36:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:36:33 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:37:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:37:42 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
01:37:48 INFO  : Disconnected from the channel tcfchan#4.
01:37:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:37:50 INFO  : 'fpga -state' command is executed.
01:37:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:51 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:37:51 INFO  : 'jtag frequency' command is executed.
01:37:51 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:37:51 INFO  : Context for 'APU' is selected.
01:37:51 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:37:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:37:51 INFO  : Context for 'APU' is selected.
01:37:51 INFO  : 'stop' command is executed.
01:37:52 INFO  : 'ps7_init' command is executed.
01:37:52 INFO  : 'ps7_post_config' command is executed.
01:37:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:53 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:37:53 INFO  : 'configparams force-mem-access 0' command is executed.
01:37:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:37:53 INFO  : Memory regions updated for context APU
01:37:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:54 INFO  : 'con' command is executed.
01:37:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:37:54 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:38:42 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
01:38:49 INFO  : Disconnected from the channel tcfchan#5.
01:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:38:50 INFO  : 'fpga -state' command is executed.
01:38:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:51 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:38:51 INFO  : 'jtag frequency' command is executed.
01:38:51 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:38:51 INFO  : Context for 'APU' is selected.
01:38:51 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:38:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:51 INFO  : Context for 'APU' is selected.
01:38:51 INFO  : 'stop' command is executed.
01:38:53 INFO  : 'ps7_init' command is executed.
01:38:53 INFO  : 'ps7_post_config' command is executed.
01:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:54 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:54 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:54 INFO  : Memory regions updated for context APU
01:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:54 INFO  : 'con' command is executed.
01:38:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:38:54 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:21:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549793995274,  Project:1549791299647
02:21:25 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:22:13 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
02:22:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:22:27 INFO  : Clearing existing target manager status.
02:22:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:22:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:23:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:23:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
02:24:07 INFO  : Disconnected from the channel tcfchan#6.
02:24:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:24:08 INFO  : 'fpga -state' command is executed.
02:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:24:09 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:24:09 INFO  : 'jtag frequency' command is executed.
02:24:09 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:24:09 INFO  : Context for 'APU' is selected.
02:24:09 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:24:09 INFO  : 'configparams force-mem-access 1' command is executed.
02:24:09 INFO  : Context for 'APU' is selected.
02:24:10 INFO  : 'stop' command is executed.
02:24:11 INFO  : 'ps7_init' command is executed.
02:24:11 INFO  : 'ps7_post_config' command is executed.
02:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:12 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:24:12 INFO  : 'configparams force-mem-access 0' command is executed.
02:24:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:24:12 INFO  : Memory regions updated for context APU
02:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:13 INFO  : 'con' command is executed.
02:24:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:24:13 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:24:43 INFO  : Disconnected from the channel tcfchan#7.
02:24:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:24:44 INFO  : 'fpga -state' command is executed.
02:24:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:24:45 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:24:45 INFO  : 'jtag frequency' command is executed.
02:24:45 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:24:45 INFO  : Context for 'APU' is selected.
02:24:45 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:24:45 INFO  : 'configparams force-mem-access 1' command is executed.
02:24:45 INFO  : Context for 'APU' is selected.
02:24:45 INFO  : 'stop' command is executed.
02:24:47 INFO  : 'ps7_init' command is executed.
02:24:47 INFO  : 'ps7_post_config' command is executed.
02:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:48 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:24:48 INFO  : 'configparams force-mem-access 0' command is executed.
02:24:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:24:48 INFO  : Memory regions updated for context APU
02:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:48 INFO  : 'con' command is executed.
02:24:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:24:48 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:25:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:25:21 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
02:25:28 INFO  : Disconnected from the channel tcfchan#8.
02:25:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:25:30 INFO  : 'fpga -state' command is executed.
02:25:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:30 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:25:31 INFO  : 'jtag frequency' command is executed.
02:25:31 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:25:31 INFO  : Context for 'APU' is selected.
02:25:31 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:25:31 INFO  : 'configparams force-mem-access 1' command is executed.
02:25:31 INFO  : Context for 'APU' is selected.
02:25:31 INFO  : 'stop' command is executed.
02:25:32 INFO  : 'ps7_init' command is executed.
02:25:32 INFO  : 'ps7_post_config' command is executed.
02:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:25:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:25:33 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:25:33 INFO  : 'configparams force-mem-access 0' command is executed.
02:25:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:25:33 INFO  : Memory regions updated for context APU
02:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:25:34 INFO  : 'con' command is executed.
02:25:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:25:34 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:25:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
02:26:29 INFO  : Disconnected from the channel tcfchan#9.
02:26:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:26:30 INFO  : 'fpga -state' command is executed.
02:26:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:31 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:26:31 INFO  : 'jtag frequency' command is executed.
02:26:31 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:26:31 INFO  : Context for 'APU' is selected.
02:26:31 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:26:31 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:31 INFO  : Context for 'APU' is selected.
02:26:31 INFO  : 'stop' command is executed.
02:26:33 INFO  : 'ps7_init' command is executed.
02:26:33 INFO  : 'ps7_post_config' command is executed.
02:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:34 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:34 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:34 INFO  : Memory regions updated for context APU
02:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:34 INFO  : 'con' command is executed.
02:26:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:26:34 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:27:48 INFO  : Disconnected from the channel tcfchan#10.
02:27:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:27:49 INFO  : 'fpga -state' command is executed.
02:27:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:50 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:27:50 INFO  : 'jtag frequency' command is executed.
02:27:50 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:27:50 INFO  : Context for 'APU' is selected.
02:27:50 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:27:50 INFO  : 'configparams force-mem-access 1' command is executed.
02:27:50 INFO  : Context for 'APU' is selected.
02:27:50 INFO  : 'stop' command is executed.
02:27:51 INFO  : 'ps7_init' command is executed.
02:27:52 INFO  : 'ps7_post_config' command is executed.
02:27:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:27:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:53 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:27:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:27:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:53 INFO  : Memory regions updated for context APU
02:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:53 INFO  : 'con' command is executed.
02:27:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:27:53 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:34:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:34:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
02:34:36 INFO  : Disconnected from the channel tcfchan#11.
02:34:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:34:37 INFO  : 'fpga -state' command is executed.
02:34:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:38 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:34:38 INFO  : 'jtag frequency' command is executed.
02:34:38 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:34:38 INFO  : Context for 'APU' is selected.
02:34:38 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
02:34:38 INFO  : Context for 'APU' is selected.
02:34:38 INFO  : 'stop' command is executed.
02:34:40 INFO  : 'ps7_init' command is executed.
02:34:40 INFO  : 'ps7_post_config' command is executed.
02:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:41 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:34:41 INFO  : 'configparams force-mem-access 0' command is executed.
02:34:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:34:41 INFO  : Memory regions updated for context APU
02:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:41 INFO  : 'con' command is executed.
02:34:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:34:41 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:34:55 INFO  : Disconnected from the channel tcfchan#12.
02:34:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:34:56 INFO  : 'fpga -state' command is executed.
02:34:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:57 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:34:57 INFO  : 'jtag frequency' command is executed.
02:34:57 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:34:58 INFO  : Context for 'APU' is selected.
02:34:58 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:34:58 INFO  : 'configparams force-mem-access 1' command is executed.
02:34:58 INFO  : Context for 'APU' is selected.
02:34:58 INFO  : 'stop' command is executed.
02:34:59 INFO  : 'ps7_init' command is executed.
02:34:59 INFO  : 'ps7_post_config' command is executed.
02:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:00 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:35:00 INFO  : 'configparams force-mem-access 0' command is executed.
02:35:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:35:00 INFO  : Memory regions updated for context APU
02:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:00 INFO  : 'con' command is executed.
02:35:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:35:00 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:54:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:54:07 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
02:54:18 INFO  : Disconnected from the channel tcfchan#13.
02:54:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:54:20 INFO  : 'fpga -state' command is executed.
02:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:54:21 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:54:21 INFO  : 'jtag frequency' command is executed.
02:54:21 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:54:21 INFO  : Context for 'APU' is selected.
02:54:21 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:54:21 INFO  : 'configparams force-mem-access 1' command is executed.
02:54:21 INFO  : Context for 'APU' is selected.
02:54:22 INFO  : 'stop' command is executed.
02:54:22 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
02:54:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
----------------End of Script----------------

02:54:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:54:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:54:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
02:54:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:54:46 INFO  : 'fpga -state' command is executed.
02:54:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:54:46 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:54:46 INFO  : 'jtag frequency' command is executed.
02:54:47 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:54:47 INFO  : Context for 'APU' is selected.
02:54:47 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:54:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:54:47 INFO  : Context for 'APU' is selected.
02:54:47 INFO  : 'stop' command is executed.
02:54:48 INFO  : 'ps7_init' command is executed.
02:54:48 INFO  : 'ps7_post_config' command is executed.
02:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:49 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:54:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:54:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:54:49 INFO  : Memory regions updated for context APU
02:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:50 INFO  : 'con' command is executed.
02:54:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:54:50 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:55:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:55:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:55:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
02:55:59 INFO  : Disconnected from the channel tcfchan#14.
02:56:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:56:00 INFO  : 'fpga -state' command is executed.
02:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:56:01 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:56:01 INFO  : 'jtag frequency' command is executed.
02:56:01 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:56:01 INFO  : Context for 'APU' is selected.
02:56:01 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:56:01 INFO  : 'configparams force-mem-access 1' command is executed.
02:56:01 INFO  : Context for 'APU' is selected.
02:56:02 INFO  : 'stop' command is executed.
02:56:03 INFO  : 'ps7_init' command is executed.
02:56:03 INFO  : 'ps7_post_config' command is executed.
02:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:04 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:56:04 INFO  : 'configparams force-mem-access 0' command is executed.
02:56:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:56:04 INFO  : Memory regions updated for context APU
02:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:04 INFO  : 'con' command is executed.
02:56:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:56:04 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:57:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:57:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
02:57:55 INFO  : Disconnected from the channel tcfchan#15.
02:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:57:56 INFO  : 'fpga -state' command is executed.
02:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:57:57 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:57:57 INFO  : 'jtag frequency' command is executed.
02:57:57 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:57:57 INFO  : Context for 'APU' is selected.
02:57:57 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:57:57 INFO  : 'configparams force-mem-access 1' command is executed.
02:57:58 INFO  : Context for 'APU' is selected.
02:57:58 INFO  : 'stop' command is executed.
02:57:59 INFO  : 'ps7_init' command is executed.
02:57:59 INFO  : 'ps7_post_config' command is executed.
02:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:00 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
02:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:58:00 INFO  : Memory regions updated for context APU
02:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:00 INFO  : 'con' command is executed.
02:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:58:00 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:58:28 INFO  : Disconnected from the channel tcfchan#16.
02:58:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:58:29 INFO  : 'fpga -state' command is executed.
02:58:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:58:30 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:58:30 INFO  : 'jtag frequency' command is executed.
02:58:30 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:58:30 INFO  : Context for 'APU' is selected.
02:58:30 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
02:58:30 INFO  : Context for 'APU' is selected.
02:58:30 INFO  : 'stop' command is executed.
02:58:32 INFO  : 'ps7_init' command is executed.
02:58:32 INFO  : 'ps7_post_config' command is executed.
02:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:33 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:58:33 INFO  : 'configparams force-mem-access 0' command is executed.
02:58:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:58:33 INFO  : Memory regions updated for context APU
02:58:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:33 INFO  : 'con' command is executed.
02:58:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:58:33 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:58:47 INFO  : Disconnected from the channel tcfchan#17.
03:00:23 INFO  : Registering command handlers for SDK TCF services
03:00:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\temp_xsdb_launch_script.tcl
03:00:34 INFO  : XSCT server has started successfully.
03:00:42 INFO  : Successfully done setting XSCT server connection channel  
03:00:42 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
03:00:55 INFO  : Successfully done setting SDK workspace  
03:01:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
03:01:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:01:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:01:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
03:05:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:05:38 INFO  : 'fpga -state' command is executed.
03:05:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:05:39 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:05:39 INFO  : 'jtag frequency' command is executed.
03:05:39 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:05:39 INFO  : Context for 'APU' is selected.
03:05:39 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:05:40 INFO  : 'configparams force-mem-access 1' command is executed.
03:05:40 INFO  : Context for 'APU' is selected.
03:05:40 INFO  : 'stop' command is executed.
03:05:41 INFO  : 'ps7_init' command is executed.
03:05:41 INFO  : 'ps7_post_config' command is executed.
03:05:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:05:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:05:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:05:42 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:05:42 INFO  : 'configparams force-mem-access 0' command is executed.
03:05:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:05:43 INFO  : Memory regions updated for context APU
03:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:05:43 INFO  : 'con' command is executed.
03:05:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:05:43 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:05:56 INFO  : Disconnected from the channel tcfchan#1.
03:05:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:05:58 INFO  : 'fpga -state' command is executed.
03:05:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:05:59 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:05:59 INFO  : 'jtag frequency' command is executed.
03:05:59 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:05:59 INFO  : Context for 'APU' is selected.
03:05:59 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:05:59 INFO  : 'configparams force-mem-access 1' command is executed.
03:05:59 INFO  : Context for 'APU' is selected.
03:05:59 INFO  : 'stop' command is executed.
03:06:00 INFO  : 'ps7_init' command is executed.
03:06:00 INFO  : 'ps7_post_config' command is executed.
03:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:06:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:01 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:06:01 INFO  : 'configparams force-mem-access 0' command is executed.
03:06:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:06:02 INFO  : Memory regions updated for context APU
03:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:02 INFO  : 'con' command is executed.
03:06:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:06:02 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:06:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:06:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:06:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
03:06:46 INFO  : Disconnected from the channel tcfchan#2.
03:06:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:06:48 INFO  : 'fpga -state' command is executed.
03:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:06:48 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:06:48 INFO  : 'jtag frequency' command is executed.
03:06:48 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:06:49 INFO  : Context for 'APU' is selected.
03:06:49 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:06:49 INFO  : 'configparams force-mem-access 1' command is executed.
03:06:49 INFO  : Context for 'APU' is selected.
03:06:49 INFO  : 'stop' command is executed.
03:06:50 INFO  : 'ps7_init' command is executed.
03:06:50 INFO  : 'ps7_post_config' command is executed.
03:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:51 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:06:51 INFO  : 'configparams force-mem-access 0' command is executed.
03:06:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:06:51 INFO  : Memory regions updated for context APU
03:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:52 INFO  : 'con' command is executed.
03:06:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:06:52 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:07:56 INFO  : Disconnected from the channel tcfchan#3.
03:07:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:07:57 INFO  : 'fpga -state' command is executed.
03:07:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:07:58 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:07:58 INFO  : 'jtag frequency' command is executed.
03:07:58 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:07:58 INFO  : Context for 'APU' is selected.
03:07:58 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:07:58 INFO  : 'configparams force-mem-access 1' command is executed.
03:07:58 INFO  : Context for 'APU' is selected.
03:07:58 INFO  : 'stop' command is executed.
03:07:59 INFO  : 'ps7_init' command is executed.
03:07:59 INFO  : 'ps7_post_config' command is executed.
03:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:07:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:00 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:08:00 INFO  : 'configparams force-mem-access 0' command is executed.
03:08:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:08:01 INFO  : Memory regions updated for context APU
03:08:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:01 INFO  : 'con' command is executed.
03:08:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:08:01 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:08:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:08:41 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
03:09:04 INFO  : Disconnected from the channel tcfchan#4.
03:09:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:09:05 INFO  : 'fpga -state' command is executed.
03:09:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:09:06 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:09:06 INFO  : 'jtag frequency' command is executed.
03:09:06 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:09:06 INFO  : Context for 'APU' is selected.
03:09:06 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:09:06 INFO  : 'configparams force-mem-access 1' command is executed.
03:09:06 INFO  : Context for 'APU' is selected.
03:09:07 INFO  : 'stop' command is executed.
03:09:08 INFO  : 'ps7_init' command is executed.
03:09:08 INFO  : 'ps7_post_config' command is executed.
03:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:09 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:09:09 INFO  : 'configparams force-mem-access 0' command is executed.
03:09:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:09:09 INFO  : Memory regions updated for context APU
03:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:10 INFO  : 'con' command is executed.
03:09:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:09:10 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:12:02 INFO  : Disconnected from the channel tcfchan#5.
03:12:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:12:03 INFO  : 'fpga -state' command is executed.
03:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:12:04 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:12:04 INFO  : 'jtag frequency' command is executed.
03:12:04 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:12:04 INFO  : Context for 'APU' is selected.
03:12:04 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:12:04 INFO  : 'configparams force-mem-access 1' command is executed.
03:12:04 INFO  : Context for 'APU' is selected.
03:12:04 INFO  : 'stop' command is executed.
03:12:05 INFO  : 'ps7_init' command is executed.
03:12:05 INFO  : 'ps7_post_config' command is executed.
03:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:12:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:06 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:12:07 INFO  : 'configparams force-mem-access 0' command is executed.
03:12:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:12:07 INFO  : Memory regions updated for context APU
03:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:07 INFO  : 'con' command is executed.
03:12:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:12:07 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:12:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:12:27 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
03:12:41 INFO  : Disconnected from the channel tcfchan#6.
03:12:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:12:42 INFO  : 'fpga -state' command is executed.
03:12:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:12:43 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:12:43 INFO  : 'jtag frequency' command is executed.
03:12:43 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:12:43 INFO  : Context for 'APU' is selected.
03:12:43 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:12:43 INFO  : 'configparams force-mem-access 1' command is executed.
03:12:43 INFO  : Context for 'APU' is selected.
03:12:43 INFO  : 'stop' command is executed.
03:12:44 INFO  : 'ps7_init' command is executed.
03:12:45 INFO  : 'ps7_post_config' command is executed.
03:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:46 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:12:46 INFO  : 'configparams force-mem-access 0' command is executed.
03:12:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:12:46 INFO  : Memory regions updated for context APU
03:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:46 INFO  : 'con' command is executed.
03:12:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:12:46 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:13:03 INFO  : Disconnected from the channel tcfchan#7.
03:13:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:13:04 INFO  : 'fpga -state' command is executed.
03:13:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:13:05 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:13:05 INFO  : 'jtag frequency' command is executed.
03:13:05 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:13:05 INFO  : Context for 'APU' is selected.
03:13:05 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:13:05 INFO  : 'configparams force-mem-access 1' command is executed.
03:13:05 INFO  : Context for 'APU' is selected.
03:13:06 INFO  : 'stop' command is executed.
03:13:07 INFO  : 'ps7_init' command is executed.
03:13:07 INFO  : 'ps7_post_config' command is executed.
03:13:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:13:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:13:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:13:08 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:13:08 INFO  : 'configparams force-mem-access 0' command is executed.
03:13:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:13:08 INFO  : Memory regions updated for context APU
03:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:13:08 INFO  : 'con' command is executed.
03:13:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:13:08 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:14:50 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
03:15:01 INFO  : Disconnected from the channel tcfchan#8.
03:15:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:15:02 INFO  : 'fpga -state' command is executed.
03:15:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:15:03 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:15:03 INFO  : 'jtag frequency' command is executed.
03:15:03 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:15:03 INFO  : Context for 'APU' is selected.
03:15:03 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:15:03 INFO  : 'configparams force-mem-access 1' command is executed.
03:15:03 INFO  : Context for 'APU' is selected.
03:15:03 INFO  : 'stop' command is executed.
03:15:05 INFO  : 'ps7_init' command is executed.
03:15:05 INFO  : 'ps7_post_config' command is executed.
03:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:06 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:15:06 INFO  : 'configparams force-mem-access 0' command is executed.
03:15:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:15:06 INFO  : Memory regions updated for context APU
03:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:06 INFO  : 'con' command is executed.
03:15:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:15:06 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:15:56 INFO  : Disconnected from the channel tcfchan#9.
10:30:19 INFO  : Registering command handlers for SDK TCF services
10:30:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\temp_xsdb_launch_script.tcl
10:30:29 INFO  : XSCT server has started successfully.
10:30:35 INFO  : Successfully done setting XSCT server connection channel  
10:30:35 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
10:30:35 INFO  : Successfully done setting SDK workspace  
10:30:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
10:36:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
10:36:42 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
10:36:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
10:36:58 INFO  : 'fpga -state' command is executed.
10:36:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:59 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
10:36:59 INFO  : 'jtag frequency' command is executed.
10:36:59 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
10:36:59 INFO  : Context for 'APU' is selected.
10:36:59 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
10:36:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:59 INFO  : Context for 'APU' is selected.
10:36:59 INFO  : 'stop' command is executed.
10:37:01 INFO  : 'ps7_init' command is executed.
10:37:01 INFO  : 'ps7_post_config' command is executed.
10:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:02 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:02 INFO  : Memory regions updated for context APU
10:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:02 INFO  : 'con' command is executed.
10:37:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

10:37:02 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
10:37:39 INFO  : Disconnected from the channel tcfchan#1.
10:37:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
10:37:40 INFO  : 'fpga -state' command is executed.
10:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:41 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
10:37:41 INFO  : 'jtag frequency' command is executed.
10:37:41 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
10:37:41 INFO  : Context for 'APU' is selected.
10:37:48 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
10:37:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:48 INFO  : Context for 'APU' is selected.
10:37:48 INFO  : 'stop' command is executed.
10:37:50 INFO  : 'ps7_init' command is executed.
10:37:50 INFO  : 'ps7_post_config' command is executed.
10:37:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:37:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:51 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:51 INFO  : Memory regions updated for context APU
10:37:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:51 INFO  : 'con' command is executed.
10:37:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

10:37:51 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
10:39:41 INFO  : Disconnected from the channel tcfchan#2.
10:39:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
10:39:42 INFO  : 'fpga -state' command is executed.
10:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:43 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
10:39:43 INFO  : 'jtag frequency' command is executed.
10:39:43 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
10:39:43 INFO  : Context for 'APU' is selected.
10:39:43 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
10:39:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:43 INFO  : Context for 'APU' is selected.
10:39:43 INFO  : 'stop' command is executed.
10:39:45 INFO  : 'ps7_init' command is executed.
10:39:45 INFO  : 'ps7_post_config' command is executed.
10:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:46 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:46 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:46 INFO  : Memory regions updated for context APU
10:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:46 INFO  : 'con' command is executed.
10:39:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

10:39:46 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
10:43:23 INFO  : Disconnected from the channel tcfchan#3.
10:43:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
10:43:24 INFO  : 'fpga -state' command is executed.
10:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:25 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
10:43:25 INFO  : 'jtag frequency' command is executed.
10:43:25 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
10:43:25 INFO  : Context for 'APU' is selected.
10:43:26 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
10:43:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:26 INFO  : Context for 'APU' is selected.
10:43:26 INFO  : 'stop' command is executed.
10:43:27 INFO  : 'ps7_init' command is executed.
10:43:27 INFO  : 'ps7_post_config' command is executed.
10:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:28 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:28 INFO  : Memory regions updated for context APU
10:43:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:29 INFO  : 'con' command is executed.
10:43:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

10:43:29 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
10:48:37 INFO  : Disconnected from the channel tcfchan#4.
15:56:48 INFO  : Registering command handlers for SDK TCF services
15:56:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\temp_xsdb_launch_script.tcl
15:56:55 INFO  : XSCT server has started successfully.
15:56:56 INFO  : Successfully done setting XSCT server connection channel  
15:56:56 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper.hdf.
15:56:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
15:56:56 INFO  : Successfully done setting SDK workspace  
16:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:10:36 ERROR : 'fpga -file C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit' is cancelled.
16:10:36 INFO  : Issued abort command to xsdb.
16:10:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:10:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:11:06 INFO  : 'fpga -state' command is executed.
16:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:07 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:11:07 INFO  : 'jtag frequency' command is executed.
16:11:07 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:11:07 INFO  : Context for 'APU' is selected.
16:11:07 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:11:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:07 INFO  : Context for 'APU' is selected.
16:11:07 INFO  : 'stop' command is executed.
16:11:09 INFO  : 'ps7_init' command is executed.
16:11:09 INFO  : 'ps7_post_config' command is executed.
16:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:10 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:10 INFO  : Memory regions updated for context APU
16:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:11 INFO  : 'con' command is executed.
16:11:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:11:11 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:12:30 INFO  : Disconnected from the channel tcfchan#1.
16:12:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:12:32 INFO  : 'fpga -state' command is executed.
16:12:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:33 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:12:33 INFO  : 'jtag frequency' command is executed.
16:12:33 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:12:33 INFO  : Context for 'APU' is selected.
16:12:40 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:12:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:40 INFO  : Context for 'APU' is selected.
16:12:40 INFO  : 'stop' command is executed.
16:12:41 INFO  : 'ps7_init' command is executed.
16:12:41 INFO  : 'ps7_post_config' command is executed.
16:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:12:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:42 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:43 INFO  : Memory regions updated for context APU
16:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:43 INFO  : 'con' command is executed.
16:12:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:12:43 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:15:33 INFO  : Disconnected from the channel tcfchan#2.
16:15:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:15:34 INFO  : 'fpga -state' command is executed.
16:15:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:35 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:15:35 INFO  : 'jtag frequency' command is executed.
16:15:35 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:15:35 INFO  : Context for 'APU' is selected.
16:15:35 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:15:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:35 INFO  : Context for 'APU' is selected.
16:15:35 INFO  : 'stop' command is executed.
16:15:37 INFO  : 'ps7_init' command is executed.
16:15:37 INFO  : 'ps7_post_config' command is executed.
16:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:38 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:38 INFO  : Memory regions updated for context APU
16:15:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:38 INFO  : 'con' command is executed.
16:15:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:15:38 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:16:59 INFO  : Disconnected from the channel tcfchan#3.
16:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:17:01 INFO  : 'fpga -state' command is executed.
16:17:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:02 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:17:02 INFO  : 'jtag frequency' command is executed.
16:17:02 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:17:02 INFO  : Context for 'APU' is selected.
16:17:02 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:17:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:02 INFO  : Context for 'APU' is selected.
16:17:02 INFO  : 'stop' command is executed.
16:17:04 INFO  : 'ps7_init' command is executed.
16:17:04 INFO  : 'ps7_post_config' command is executed.
16:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:05 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:05 INFO  : Memory regions updated for context APU
16:17:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:05 INFO  : 'con' command is executed.
16:17:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:17:05 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:20:39 INFO  : Disconnected from the channel tcfchan#4.
16:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:20:41 INFO  : 'fpga -state' command is executed.
16:20:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:41 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:20:41 INFO  : 'jtag frequency' command is executed.
16:20:41 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:20:41 INFO  : Context for 'APU' is selected.
16:20:42 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:20:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:42 INFO  : Context for 'APU' is selected.
16:20:42 INFO  : 'stop' command is executed.
16:20:43 INFO  : 'ps7_init' command is executed.
16:20:43 INFO  : 'ps7_post_config' command is executed.
16:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:44 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:45 INFO  : Memory regions updated for context APU
16:20:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:45 INFO  : 'con' command is executed.
16:20:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:20:45 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:22:06 INFO  : Disconnected from the channel tcfchan#5.
16:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:22:07 INFO  : 'fpga -state' command is executed.
16:22:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:08 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:22:08 INFO  : 'jtag frequency' command is executed.
16:22:08 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:22:08 INFO  : Context for 'APU' is selected.
16:22:09 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:22:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:09 INFO  : Context for 'APU' is selected.
16:22:09 INFO  : 'stop' command is executed.
16:22:10 INFO  : 'ps7_init' command is executed.
16:22:10 INFO  : 'ps7_post_config' command is executed.
16:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:11 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:11 INFO  : Memory regions updated for context APU
16:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:12 INFO  : 'con' command is executed.
16:22:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:22:12 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:22:49 INFO  : Disconnected from the channel tcfchan#6.
16:22:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:22:50 INFO  : 'fpga -state' command is executed.
16:22:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:51 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:22:51 INFO  : 'jtag frequency' command is executed.
16:22:51 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:22:51 INFO  : Context for 'APU' is selected.
16:22:51 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:22:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:51 INFO  : Context for 'APU' is selected.
16:22:51 INFO  : 'stop' command is executed.
16:22:53 INFO  : 'ps7_init' command is executed.
16:22:53 INFO  : 'ps7_post_config' command is executed.
16:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:54 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:54 INFO  : Memory regions updated for context APU
16:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:54 INFO  : 'con' command is executed.
16:22:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:22:54 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:23:27 INFO  : Disconnected from the channel tcfchan#7.
16:23:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:23:28 INFO  : 'fpga -state' command is executed.
16:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:29 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:23:29 INFO  : 'jtag frequency' command is executed.
16:23:29 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:23:29 INFO  : Context for 'APU' is selected.
16:23:29 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:23:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:29 INFO  : Context for 'APU' is selected.
16:23:29 INFO  : 'stop' command is executed.
16:23:31 INFO  : 'ps7_init' command is executed.
16:23:31 INFO  : 'ps7_post_config' command is executed.
16:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:32 INFO  : The application 'C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/project_GYRO_Feb_04_2019.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:32 INFO  : Memory regions updated for context APU
16:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:32 INFO  : 'con' command is executed.
16:23:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:23:32 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\project_GYRO_Feb_04_2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:24:13 INFO  : Disconnected from the channel tcfchan#8.
03:37:04 INFO  : Registering command handlers for SDK TCF services
03:37:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
03:37:17 INFO  : XSCT server has started successfully.
03:37:25 INFO  : Successfully done setting XSCT server connection channel  
03:37:25 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
03:37:25 INFO  : Successfully done setting SDK workspace  
03:48:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:48:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:48:19 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:07:36 INFO  : Registering command handlers for SDK TCF services
17:07:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
17:07:46 INFO  : XSCT server has started successfully.
17:07:47 INFO  : Successfully done setting XSCT server connection channel  
17:07:54 INFO  : Successfully done setting SDK workspace  
17:07:54 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
17:07:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
18:14:40 INFO  : Registering command handlers for SDK TCF services
18:14:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
18:14:55 INFO  : XSCT server has started successfully.
18:14:55 INFO  : Successfully done setting XSCT server connection channel  
18:15:01 INFO  : Successfully done setting SDK workspace  
18:15:02 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
18:15:02 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
18:31:25 INFO  : Registering command handlers for SDK TCF services
18:31:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
18:31:34 INFO  : XSCT server has started successfully.
18:31:35 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
18:31:35 INFO  : Successfully done setting XSCT server connection channel  
18:31:35 INFO  : Successfully done setting SDK workspace  
18:31:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
19:16:05 INFO  : Registering command handlers for SDK TCF services
19:16:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
19:16:13 INFO  : XSCT server has started successfully.
19:16:13 INFO  : Successfully done setting XSCT server connection channel  
19:16:13 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
19:16:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
19:16:13 INFO  : Successfully done setting SDK workspace  
19:34:40 INFO  : Registering command handlers for SDK TCF services
19:34:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
19:34:48 INFO  : XSCT server has started successfully.
19:34:53 INFO  : Successfully done setting XSCT server connection channel  
19:34:53 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
19:34:53 INFO  : Successfully done setting SDK workspace  
19:34:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
20:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:11:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
20:11:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:11:28 INFO  : 'fpga -state' command is executed.
20:11:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:28 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
20:11:28 INFO  : 'jtag frequency' command is executed.
20:11:29 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:11:29 INFO  : Context for 'APU' is selected.
20:11:29 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
20:11:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:29 INFO  : Context for 'APU' is selected.
20:11:29 INFO  : 'stop' command is executed.
20:11:31 INFO  : 'ps7_init' command is executed.
20:11:31 INFO  : 'ps7_post_config' command is executed.
20:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:32 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:32 INFO  : Memory regions updated for context APU
20:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:32 INFO  : 'con' command is executed.
20:11:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

20:11:32 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
20:17:28 INFO  : Disconnected from the channel tcfchan#1.
20:17:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:17:30 INFO  : 'fpga -state' command is executed.
20:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:31 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
20:17:31 INFO  : 'jtag frequency' command is executed.
20:17:31 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:17:31 INFO  : Context for 'APU' is selected.
20:17:41 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
20:17:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:41 INFO  : Context for 'APU' is selected.
20:17:41 INFO  : 'stop' command is executed.
20:17:42 INFO  : 'ps7_init' command is executed.
20:17:42 INFO  : 'ps7_post_config' command is executed.
20:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:43 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:44 INFO  : Memory regions updated for context APU
20:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:44 INFO  : 'con' command is executed.
20:17:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

20:17:44 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
20:19:12 INFO  : Disconnected from the channel tcfchan#2.
20:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:19:13 INFO  : 'fpga -state' command is executed.
20:19:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:14 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
20:19:14 INFO  : 'jtag frequency' command is executed.
20:19:14 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:19:14 INFO  : Context for 'APU' is selected.
20:19:14 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
20:19:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:14 INFO  : Context for 'APU' is selected.
20:19:14 INFO  : 'stop' command is executed.
20:19:16 INFO  : 'ps7_init' command is executed.
20:19:16 INFO  : 'ps7_post_config' command is executed.
20:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:17 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:17 INFO  : Memory regions updated for context APU
20:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:18 INFO  : 'con' command is executed.
20:19:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

20:19:18 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
20:22:47 INFO  : Disconnected from the channel tcfchan#3.
20:22:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:22:48 INFO  : 'fpga -state' command is executed.
20:22:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:49 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
20:22:49 INFO  : 'jtag frequency' command is executed.
20:22:49 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:22:49 INFO  : Context for 'APU' is selected.
20:22:49 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
20:22:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:49 INFO  : Context for 'APU' is selected.
20:22:49 INFO  : 'stop' command is executed.
20:22:51 INFO  : 'ps7_init' command is executed.
20:22:51 INFO  : 'ps7_post_config' command is executed.
20:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:52 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:52 INFO  : Memory regions updated for context APU
20:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:52 INFO  : 'con' command is executed.
20:22:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

20:22:52 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
20:25:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:25:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
20:26:10 INFO  : Disconnected from the channel tcfchan#4.
20:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:26:12 INFO  : 'fpga -state' command is executed.
20:26:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:12 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
20:26:12 INFO  : 'jtag frequency' command is executed.
20:26:12 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:26:13 INFO  : Context for 'APU' is selected.
20:26:13 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
20:26:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:13 INFO  : Context for 'APU' is selected.
20:26:13 INFO  : 'stop' command is executed.
20:26:14 INFO  : 'ps7_init' command is executed.
20:26:14 INFO  : 'ps7_post_config' command is executed.
20:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:26:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:15 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:15 INFO  : Memory regions updated for context APU
20:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:16 INFO  : 'con' command is executed.
20:26:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

20:26:16 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
20:58:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:58:12 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
20:58:51 INFO  : Disconnected from the channel tcfchan#5.
20:58:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:58:52 INFO  : 'fpga -state' command is executed.
20:58:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:53 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
20:58:53 INFO  : 'jtag frequency' command is executed.
20:58:53 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:58:53 INFO  : Context for 'APU' is selected.
20:58:53 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
20:58:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:54 INFO  : Context for 'APU' is selected.
20:58:54 INFO  : 'stop' command is executed.
20:58:55 INFO  : 'ps7_init' command is executed.
20:58:55 INFO  : 'ps7_post_config' command is executed.
20:58:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:58:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:56 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:56 INFO  : Memory regions updated for context APU
20:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:57 INFO  : 'con' command is executed.
20:58:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

20:58:57 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
21:15:25 INFO  : Disconnected from the channel tcfchan#6.
22:22:26 INFO  : Registering command handlers for SDK TCF services
22:22:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
22:22:37 INFO  : XSCT server has started successfully.
22:22:37 INFO  : Successfully done setting XSCT server connection channel  
22:22:42 INFO  : Successfully done setting SDK workspace  
22:22:42 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
22:22:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
22:23:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1550470665893,  Project:1550403282398
22:23:02 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
22:23:17 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
22:23:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:23:28 INFO  : Clearing existing target manager status.
22:23:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:23:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
22:24:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
22:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
22:25:37 INFO  : 'fpga -state' command is executed.
22:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:38 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
22:25:38 INFO  : 'jtag frequency' command is executed.
22:25:38 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
22:25:38 INFO  : Context for 'APU' is selected.
22:25:38 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
22:25:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:38 INFO  : Context for 'APU' is selected.
22:25:38 INFO  : 'stop' command is executed.
22:25:40 INFO  : 'ps7_init' command is executed.
22:25:40 INFO  : 'ps7_post_config' command is executed.
22:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:41 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:41 INFO  : Memory regions updated for context APU
22:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:42 INFO  : 'con' command is executed.
22:25:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

22:25:42 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:28:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1550474805976,  Project:1550470665893
23:28:46 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:28:55 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
23:29:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:29:14 INFO  : Clearing existing target manager status.
23:29:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:29:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:41:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:41:19 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
23:41:35 INFO  : Disconnected from the channel tcfchan#1.
23:41:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:41:36 INFO  : 'fpga -state' command is executed.
23:41:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:37 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:41:37 INFO  : 'jtag frequency' command is executed.
23:41:37 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:41:38 INFO  : Context for 'APU' is selected.
23:41:44 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:41:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:44 INFO  : Context for 'APU' is selected.
23:41:44 INFO  : 'stop' command is executed.
23:41:45 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
23:41:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
----------------End of Script----------------

23:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:41:57 INFO  : 'fpga -state' command is executed.
23:41:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:58 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:41:58 INFO  : 'jtag frequency' command is executed.
23:41:58 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:41:58 INFO  : Context for 'APU' is selected.
23:41:58 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:41:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:58 INFO  : Context for 'APU' is selected.
23:41:58 INFO  : 'stop' command is executed.
23:41:58 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
23:41:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
----------------End of Script----------------

23:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:43:55 INFO  : 'fpga -state' command is executed.
23:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:56 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:43:56 INFO  : 'jtag frequency' command is executed.
23:43:56 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:43:56 INFO  : Context for 'APU' is selected.
23:43:56 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:43:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:57 INFO  : Context for 'APU' is selected.
23:43:57 INFO  : 'stop' command is executed.
23:43:57 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
23:43:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
----------------End of Script----------------

23:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:44:18 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
23:44:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:44:24 INFO  : 'fpga -state' command is executed.
23:44:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:25 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:44:25 INFO  : 'jtag frequency' command is executed.
23:44:25 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:44:25 INFO  : Context for 'APU' is selected.
23:44:25 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:44:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:25 INFO  : Context for 'APU' is selected.
23:44:25 INFO  : 'stop' command is executed.
23:44:26 INFO  : 'ps7_init' command is executed.
23:44:26 INFO  : 'ps7_post_config' command is executed.
23:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:27 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:28 INFO  : Memory regions updated for context APU
23:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:28 INFO  : 'con' command is executed.
23:44:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:44:28 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:47:33 INFO  : Disconnected from the channel tcfchan#2.
23:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:47:34 INFO  : 'fpga -state' command is executed.
23:47:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:35 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:47:35 INFO  : 'jtag frequency' command is executed.
23:47:35 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:47:35 INFO  : Context for 'APU' is selected.
23:47:35 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:47:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:35 INFO  : Context for 'APU' is selected.
23:47:35 INFO  : 'stop' command is executed.
23:47:37 INFO  : 'ps7_init' command is executed.
23:47:37 INFO  : 'ps7_post_config' command is executed.
23:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:38 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:38 INFO  : Memory regions updated for context APU
23:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:39 INFO  : 'con' command is executed.
23:47:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:47:39 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:47:57 INFO  : Disconnected from the channel tcfchan#3.
23:47:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:47:59 INFO  : 'fpga -state' command is executed.
23:47:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:59 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:47:59 INFO  : 'jtag frequency' command is executed.
23:47:59 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:48:00 INFO  : Context for 'APU' is selected.
23:48:00 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:48:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:00 INFO  : Context for 'APU' is selected.
23:48:00 INFO  : 'stop' command is executed.
23:48:01 INFO  : 'ps7_init' command is executed.
23:48:01 INFO  : 'ps7_post_config' command is executed.
23:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:02 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:02 INFO  : Memory regions updated for context APU
23:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:03 INFO  : 'con' command is executed.
23:48:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:48:03 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:48:35 INFO  : Disconnected from the channel tcfchan#4.
23:58:03 INFO  : Registering command handlers for SDK TCF services
23:58:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
23:58:15 INFO  : XSCT server has started successfully.
23:58:21 INFO  : Successfully done setting XSCT server connection channel  
23:58:21 INFO  : Successfully done setting SDK workspace  
23:58:21 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
23:58:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
00:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:08:18 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
00:08:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:08:31 INFO  : 'fpga -state' command is executed.
00:08:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:32 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:08:32 INFO  : 'jtag frequency' command is executed.
00:08:32 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:08:32 INFO  : Context for 'APU' is selected.
00:08:32 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:08:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:32 INFO  : Context for 'APU' is selected.
00:08:32 INFO  : 'stop' command is executed.
00:08:34 INFO  : 'ps7_init' command is executed.
00:08:34 INFO  : 'ps7_post_config' command is executed.
00:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:35 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:35 INFO  : Memory regions updated for context APU
00:08:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:36 INFO  : 'con' command is executed.
00:08:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:08:36 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:12:44 INFO  : Disconnected from the channel tcfchan#1.
00:12:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:12:45 INFO  : 'fpga -state' command is executed.
00:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:46 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:12:46 INFO  : 'jtag frequency' command is executed.
00:12:46 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:12:46 INFO  : Context for 'APU' is selected.
00:12:52 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:12:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:52 INFO  : Context for 'APU' is selected.
00:12:53 INFO  : 'stop' command is executed.
00:12:54 INFO  : 'ps7_init' command is executed.
00:12:54 INFO  : 'ps7_post_config' command is executed.
00:12:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:12:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:55 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:55 INFO  : Memory regions updated for context APU
00:12:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:56 INFO  : 'con' command is executed.
00:12:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:12:56 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:48:33 INFO  : Registering command handlers for SDK TCF services
00:48:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
00:48:44 INFO  : XSCT server has started successfully.
00:48:49 INFO  : Successfully done setting XSCT server connection channel  
00:48:49 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
00:48:49 INFO  : Successfully done setting SDK workspace  
00:48:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
00:49:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:49:42 INFO  : 'fpga -state' command is executed.
00:49:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:43 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:49:43 INFO  : 'jtag frequency' command is executed.
00:49:43 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:49:43 INFO  : Context for 'APU' is selected.
00:49:43 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:49:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:49:43 INFO  : Context for 'APU' is selected.
00:49:43 INFO  : 'stop' command is executed.
00:49:45 INFO  : 'ps7_init' command is executed.
00:49:45 INFO  : 'ps7_post_config' command is executed.
00:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:46 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:49:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:49:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:49:46 INFO  : Memory regions updated for context APU
00:49:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:47 INFO  : 'con' command is executed.
00:49:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:49:47 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:57:02 INFO  : Disconnected from the channel tcfchan#1.
00:57:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:57:03 INFO  : 'fpga -state' command is executed.
00:57:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:04 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:57:04 INFO  : 'jtag frequency' command is executed.
00:57:04 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:57:04 INFO  : Context for 'APU' is selected.
00:57:09 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:57:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:09 INFO  : Context for 'APU' is selected.
00:57:09 INFO  : 'stop' command is executed.
00:57:10 INFO  : 'ps7_init' command is executed.
00:57:11 INFO  : 'ps7_post_config' command is executed.
00:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:12 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:57:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:12 INFO  : Memory regions updated for context APU
00:57:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:12 INFO  : 'con' command is executed.
00:57:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:57:12 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:02:06 INFO  : Disconnected from the channel tcfchan#2.
01:02:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:02:08 INFO  : 'fpga -state' command is executed.
01:02:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:08 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:02:08 INFO  : 'jtag frequency' command is executed.
01:02:08 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:02:09 INFO  : Context for 'APU' is selected.
01:02:09 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:02:09 INFO  : 'configparams force-mem-access 1' command is executed.
01:02:09 INFO  : Context for 'APU' is selected.
01:02:09 INFO  : 'stop' command is executed.
01:02:10 INFO  : 'ps7_init' command is executed.
01:02:10 INFO  : 'ps7_post_config' command is executed.
01:02:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:02:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:11 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:02:11 INFO  : 'configparams force-mem-access 0' command is executed.
01:02:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:02:11 INFO  : Memory regions updated for context APU
01:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:12 INFO  : 'con' command is executed.
01:02:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:02:12 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:04:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:04:32 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
01:04:40 INFO  : Disconnected from the channel tcfchan#3.
01:04:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:04:41 INFO  : 'fpga -state' command is executed.
01:04:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:42 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:04:42 INFO  : 'jtag frequency' command is executed.
01:04:42 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:04:42 INFO  : Context for 'APU' is selected.
01:04:42 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:04:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:42 INFO  : Context for 'APU' is selected.
01:04:42 INFO  : 'stop' command is executed.
01:04:43 INFO  : 'ps7_init' command is executed.
01:04:44 INFO  : 'ps7_post_config' command is executed.
01:04:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:04:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:45 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:45 INFO  : Memory regions updated for context APU
01:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:45 INFO  : 'con' command is executed.
01:04:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:04:45 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:05:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:05:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
01:05:31 INFO  : Disconnected from the channel tcfchan#4.
01:05:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:05:32 INFO  : 'fpga -state' command is executed.
01:05:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:33 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:05:33 INFO  : 'jtag frequency' command is executed.
01:05:33 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:05:33 INFO  : Context for 'APU' is selected.
01:05:33 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:05:33 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:33 INFO  : Context for 'APU' is selected.
01:05:33 INFO  : 'stop' command is executed.
01:05:35 INFO  : 'ps7_init' command is executed.
01:05:35 INFO  : 'ps7_post_config' command is executed.
01:05:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:05:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:36 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:36 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:36 INFO  : Memory regions updated for context APU
01:05:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:36 INFO  : 'con' command is executed.
01:05:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:05:36 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:06:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:06:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
01:06:33 INFO  : Disconnected from the channel tcfchan#5.
01:06:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:06:34 INFO  : 'fpga -state' command is executed.
01:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:35 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:06:35 INFO  : 'jtag frequency' command is executed.
01:06:35 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:06:35 INFO  : Context for 'APU' is selected.
01:06:35 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:06:35 INFO  : 'configparams force-mem-access 1' command is executed.
01:06:35 INFO  : Context for 'APU' is selected.
01:06:35 INFO  : 'stop' command is executed.
01:06:36 INFO  : 'ps7_init' command is executed.
01:06:37 INFO  : 'ps7_post_config' command is executed.
01:06:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:06:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:38 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:06:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:06:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:06:38 INFO  : Memory regions updated for context APU
01:06:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:38 INFO  : 'con' command is executed.
01:06:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:06:38 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:09:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
01:09:32 INFO  : Disconnected from the channel tcfchan#6.
01:09:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:09:34 INFO  : 'fpga -state' command is executed.
01:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:34 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:09:34 INFO  : 'jtag frequency' command is executed.
01:09:34 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:09:35 INFO  : Context for 'APU' is selected.
01:09:35 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:09:35 INFO  : 'configparams force-mem-access 1' command is executed.
01:09:35 INFO  : Context for 'APU' is selected.
01:09:35 INFO  : 'stop' command is executed.
01:09:36 INFO  : 'ps7_init' command is executed.
01:09:36 INFO  : 'ps7_post_config' command is executed.
01:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:37 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:09:37 INFO  : 'configparams force-mem-access 0' command is executed.
01:09:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:09:37 INFO  : Memory regions updated for context APU
01:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:38 INFO  : 'con' command is executed.
01:09:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:09:38 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:11:40 INFO  : Disconnected from the channel tcfchan#7.
01:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:11:41 INFO  : 'fpga -state' command is executed.
01:11:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:42 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:11:42 INFO  : 'jtag frequency' command is executed.
01:11:42 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:11:42 INFO  : Context for 'APU' is selected.
01:11:42 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:11:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:43 INFO  : Context for 'APU' is selected.
01:11:43 INFO  : 'stop' command is executed.
01:11:44 INFO  : 'ps7_init' command is executed.
01:11:44 INFO  : 'ps7_post_config' command is executed.
01:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:45 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:11:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:11:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:45 INFO  : Memory regions updated for context APU
01:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:46 INFO  : 'con' command is executed.
01:11:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:11:46 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:12:17 INFO  : Disconnected from the channel tcfchan#8.
01:12:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:12:18 INFO  : 'fpga -state' command is executed.
01:12:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:19 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:12:19 INFO  : 'jtag frequency' command is executed.
01:12:19 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:12:19 INFO  : Context for 'APU' is selected.
01:12:19 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:12:19 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:20 INFO  : Context for 'APU' is selected.
01:12:20 INFO  : 'stop' command is executed.
01:12:21 INFO  : 'ps7_init' command is executed.
01:12:21 INFO  : 'ps7_post_config' command is executed.
01:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:22 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:22 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:22 INFO  : Memory regions updated for context APU
01:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:22 INFO  : 'con' command is executed.
01:12:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:12:22 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:12:37 INFO  : Disconnected from the channel tcfchan#9.
01:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:12:39 INFO  : 'fpga -state' command is executed.
01:12:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:40 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:12:40 INFO  : 'jtag frequency' command is executed.
01:12:40 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:12:40 INFO  : Context for 'APU' is selected.
01:12:40 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:12:40 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:40 INFO  : Context for 'APU' is selected.
01:12:40 INFO  : 'stop' command is executed.
01:12:41 INFO  : 'ps7_init' command is executed.
01:12:41 INFO  : 'ps7_post_config' command is executed.
01:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:42 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:42 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:42 INFO  : Memory regions updated for context APU
01:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:43 INFO  : 'con' command is executed.
01:12:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:12:43 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:12:56 INFO  : Disconnected from the channel tcfchan#10.
01:12:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:12:57 INFO  : 'fpga -state' command is executed.
01:12:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:58 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:12:58 INFO  : 'jtag frequency' command is executed.
01:12:58 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:12:58 INFO  : Context for 'APU' is selected.
01:12:58 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:12:58 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:59 INFO  : Context for 'APU' is selected.
01:12:59 INFO  : 'stop' command is executed.
01:13:00 INFO  : 'ps7_init' command is executed.
01:13:00 INFO  : 'ps7_post_config' command is executed.
01:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:01 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:01 INFO  : Memory regions updated for context APU
01:13:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:02 INFO  : 'con' command is executed.
01:13:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:13:02 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:13:16 INFO  : Disconnected from the channel tcfchan#11.
01:13:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:13:17 INFO  : 'fpga -state' command is executed.
01:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:18 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:13:18 INFO  : 'jtag frequency' command is executed.
01:13:18 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:13:18 INFO  : Context for 'APU' is selected.
01:13:18 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:13:18 INFO  : 'configparams force-mem-access 1' command is executed.
01:13:18 INFO  : Context for 'APU' is selected.
01:13:18 INFO  : 'stop' command is executed.
01:13:19 INFO  : 'ps7_init' command is executed.
01:13:20 INFO  : 'ps7_post_config' command is executed.
01:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:21 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:21 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:21 INFO  : Memory regions updated for context APU
01:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:21 INFO  : 'con' command is executed.
01:13:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:13:21 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:13:39 INFO  : Disconnected from the channel tcfchan#12.
01:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:13:41 INFO  : 'fpga -state' command is executed.
01:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:42 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:13:42 INFO  : 'jtag frequency' command is executed.
01:13:42 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:13:42 INFO  : Context for 'APU' is selected.
01:13:42 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:13:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:13:42 INFO  : Context for 'APU' is selected.
01:13:42 INFO  : 'stop' command is executed.
01:13:43 INFO  : 'ps7_init' command is executed.
01:13:43 INFO  : 'ps7_post_config' command is executed.
01:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:44 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:44 INFO  : Memory regions updated for context APU
01:13:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:45 INFO  : 'con' command is executed.
01:13:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:13:45 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:13:59 INFO  : Disconnected from the channel tcfchan#13.
01:14:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:14:00 INFO  : 'fpga -state' command is executed.
01:14:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:01 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:14:01 INFO  : 'jtag frequency' command is executed.
01:14:01 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:14:01 INFO  : Context for 'APU' is selected.
01:14:01 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:14:01 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:01 INFO  : Context for 'APU' is selected.
01:14:01 INFO  : 'stop' command is executed.
01:14:03 INFO  : 'ps7_init' command is executed.
01:14:03 INFO  : 'ps7_post_config' command is executed.
01:14:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:14:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:04 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:14:04 INFO  : Memory regions updated for context APU
01:14:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:04 INFO  : 'con' command is executed.
01:14:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:14:04 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:40:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1550482788812,  Project:1550474805976
01:40:10 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:40:15 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
01:40:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:40:35 INFO  : Clearing existing target manager status.
01:40:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:40:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:40:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:40:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:41:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
01:44:01 INFO  : Disconnected from the channel tcfchan#14.
01:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:44:03 INFO  : 'fpga -state' command is executed.
01:44:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:04 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:44:04 INFO  : 'jtag frequency' command is executed.
01:44:04 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:44:04 INFO  : Context for 'APU' is selected.
01:44:04 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:44:04 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:04 INFO  : Context for 'APU' is selected.
01:44:04 INFO  : 'stop' command is executed.
01:44:05 INFO  : 'ps7_init' command is executed.
01:44:05 INFO  : 'ps7_post_config' command is executed.
01:44:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:07 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:44:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:07 INFO  : Memory regions updated for context APU
01:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:07 INFO  : 'con' command is executed.
01:44:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:44:07 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:45:21 INFO  : Disconnected from the channel tcfchan#15.
01:45:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:45:22 INFO  : 'fpga -state' command is executed.
01:45:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:23 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:45:23 INFO  : 'jtag frequency' command is executed.
01:45:23 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:45:23 INFO  : Context for 'APU' is selected.
01:45:23 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:45:23 INFO  : 'configparams force-mem-access 1' command is executed.
01:45:23 INFO  : Context for 'APU' is selected.
01:45:23 INFO  : 'stop' command is executed.
01:45:25 INFO  : 'ps7_init' command is executed.
01:45:25 INFO  : 'ps7_post_config' command is executed.
01:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:26 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:45:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:45:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:45:26 INFO  : Memory regions updated for context APU
01:45:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:26 INFO  : 'con' command is executed.
01:45:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:45:26 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:47:50 INFO  : Disconnected from the channel tcfchan#16.
01:47:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:47:51 INFO  : 'fpga -state' command is executed.
01:47:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:47:52 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:47:52 INFO  : 'jtag frequency' command is executed.
01:47:52 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:47:52 INFO  : Context for 'APU' is selected.
01:47:52 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:47:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:47:52 INFO  : Context for 'APU' is selected.
01:47:52 INFO  : 'stop' command is executed.
01:47:53 INFO  : 'ps7_init' command is executed.
01:47:53 INFO  : 'ps7_post_config' command is executed.
01:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:47:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:54 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:47:54 INFO  : 'configparams force-mem-access 0' command is executed.
01:47:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:47:54 INFO  : Memory regions updated for context APU
01:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:55 INFO  : 'con' command is executed.
01:47:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:47:55 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:49:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:49:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
01:49:40 INFO  : Disconnected from the channel tcfchan#17.
01:49:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:49:42 INFO  : 'fpga -state' command is executed.
01:49:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:43 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:49:43 INFO  : 'jtag frequency' command is executed.
01:49:43 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:49:43 INFO  : Context for 'APU' is selected.
01:49:43 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:49:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:49:43 INFO  : Context for 'APU' is selected.
01:49:43 INFO  : 'stop' command is executed.
01:49:44 INFO  : 'ps7_init' command is executed.
01:49:44 INFO  : 'ps7_post_config' command is executed.
01:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:45 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:49:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:49:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:46 INFO  : Memory regions updated for context APU
01:49:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:46 INFO  : 'con' command is executed.
01:49:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:49:46 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:53:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:53:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
01:53:46 INFO  : Disconnected from the channel tcfchan#18.
01:53:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:53:47 INFO  : 'fpga -state' command is executed.
01:53:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:53:48 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:53:48 INFO  : 'jtag frequency' command is executed.
01:53:48 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:53:48 INFO  : Context for 'APU' is selected.
01:53:48 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:53:48 INFO  : 'configparams force-mem-access 1' command is executed.
01:53:48 INFO  : Context for 'APU' is selected.
01:53:49 INFO  : 'stop' command is executed.
01:53:50 INFO  : 'ps7_init' command is executed.
01:53:50 INFO  : 'ps7_post_config' command is executed.
01:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:51 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:53:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:53:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:53:51 INFO  : Memory regions updated for context APU
01:53:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:51 INFO  : 'con' command is executed.
01:53:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:53:51 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:59:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:59:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
02:00:12 INFO  : Disconnected from the channel tcfchan#19.
02:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:00:13 INFO  : 'fpga -state' command is executed.
02:00:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:00:14 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:00:14 INFO  : 'jtag frequency' command is executed.
02:00:14 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:00:14 INFO  : Context for 'APU' is selected.
02:00:14 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
02:00:15 INFO  : Context for 'APU' is selected.
02:00:15 INFO  : 'stop' command is executed.
02:00:16 INFO  : 'ps7_init' command is executed.
02:00:16 INFO  : 'ps7_post_config' command is executed.
02:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:17 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:00:17 INFO  : 'configparams force-mem-access 0' command is executed.
02:00:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:00:17 INFO  : Memory regions updated for context APU
02:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:18 INFO  : 'con' command is executed.
02:00:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:00:18 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:01:31 INFO  : Disconnected from the channel tcfchan#20.
02:01:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:01:33 INFO  : 'fpga -state' command is executed.
02:01:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:01:33 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:01:33 INFO  : 'jtag frequency' command is executed.
02:01:33 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:01:34 INFO  : Context for 'APU' is selected.
02:01:34 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:01:34 INFO  : 'configparams force-mem-access 1' command is executed.
02:01:34 INFO  : Context for 'APU' is selected.
02:01:34 INFO  : 'stop' command is executed.
02:01:35 INFO  : 'ps7_init' command is executed.
02:01:35 INFO  : 'ps7_post_config' command is executed.
02:01:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:01:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:36 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:01:36 INFO  : 'configparams force-mem-access 0' command is executed.
02:01:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:01:36 INFO  : Memory regions updated for context APU
02:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:37 INFO  : 'con' command is executed.
02:01:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:01:37 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:01:52 INFO  : Disconnected from the channel tcfchan#21.
02:01:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:01:53 INFO  : 'fpga -state' command is executed.
02:01:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:01:54 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:01:54 INFO  : 'jtag frequency' command is executed.
02:01:54 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:01:54 INFO  : Context for 'APU' is selected.
02:01:54 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
02:01:54 INFO  : Context for 'APU' is selected.
02:01:54 INFO  : 'stop' command is executed.
02:01:55 INFO  : 'ps7_init' command is executed.
02:01:55 INFO  : 'ps7_post_config' command is executed.
02:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:56 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:01:56 INFO  : 'configparams force-mem-access 0' command is executed.
02:01:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:01:56 INFO  : Memory regions updated for context APU
02:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:57 INFO  : 'con' command is executed.
02:01:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:01:57 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:06:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:06:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:06:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
02:06:44 INFO  : Disconnected from the channel tcfchan#22.
02:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:06:45 INFO  : 'fpga -state' command is executed.
02:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:06:46 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:06:46 INFO  : 'jtag frequency' command is executed.
02:06:46 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:06:46 INFO  : Context for 'APU' is selected.
02:06:46 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:06:46 INFO  : 'configparams force-mem-access 1' command is executed.
02:06:46 INFO  : Context for 'APU' is selected.
02:06:46 INFO  : 'stop' command is executed.
02:06:48 INFO  : 'ps7_init' command is executed.
02:06:48 INFO  : 'ps7_post_config' command is executed.
02:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:06:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:06:49 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:06:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:06:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:06:49 INFO  : Memory regions updated for context APU
02:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:06:49 INFO  : 'con' command is executed.
02:06:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:06:49 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:11:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:11:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:11:12 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
02:11:20 INFO  : Disconnected from the channel tcfchan#23.
02:11:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:11:21 INFO  : 'fpga -state' command is executed.
02:11:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:11:22 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:11:22 INFO  : 'jtag frequency' command is executed.
02:11:22 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:11:22 INFO  : Context for 'APU' is selected.
02:11:22 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:11:22 INFO  : 'configparams force-mem-access 1' command is executed.
02:11:22 INFO  : Context for 'APU' is selected.
02:11:22 INFO  : 'stop' command is executed.
02:11:23 INFO  : 'ps7_init' command is executed.
02:11:24 INFO  : 'ps7_post_config' command is executed.
02:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:25 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:11:25 INFO  : 'configparams force-mem-access 0' command is executed.
02:11:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:11:25 INFO  : Memory regions updated for context APU
02:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:25 INFO  : 'con' command is executed.
02:11:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:11:25 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:13:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:13:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
02:13:38 INFO  : Disconnected from the channel tcfchan#24.
02:13:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:13:39 INFO  : 'fpga -state' command is executed.
02:13:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:40 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:13:40 INFO  : 'jtag frequency' command is executed.
02:13:40 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:13:40 INFO  : Context for 'APU' is selected.
02:13:40 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:13:40 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:40 INFO  : Context for 'APU' is selected.
02:13:41 INFO  : 'stop' command is executed.
02:13:42 INFO  : 'ps7_init' command is executed.
02:13:42 INFO  : 'ps7_post_config' command is executed.
02:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:43 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:13:43 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:43 INFO  : Memory regions updated for context APU
02:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:43 INFO  : 'con' command is executed.
02:13:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:13:43 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:19:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:19:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:19:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
02:19:22 INFO  : Disconnected from the channel tcfchan#25.
02:19:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:19:23 INFO  : 'fpga -state' command is executed.
02:19:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:19:24 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:19:24 INFO  : 'jtag frequency' command is executed.
02:19:24 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:19:24 INFO  : Context for 'APU' is selected.
02:19:24 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:19:24 INFO  : 'configparams force-mem-access 1' command is executed.
02:19:24 INFO  : Context for 'APU' is selected.
02:19:25 INFO  : 'stop' command is executed.
02:19:26 INFO  : 'ps7_init' command is executed.
02:19:26 INFO  : 'ps7_post_config' command is executed.
02:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:27 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:19:27 INFO  : 'configparams force-mem-access 0' command is executed.
02:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:19:27 INFO  : Memory regions updated for context APU
02:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:28 INFO  : 'con' command is executed.
02:19:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:19:28 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:25:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:25:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
02:26:12 INFO  : Disconnected from the channel tcfchan#26.
02:26:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:26:14 INFO  : 'fpga -state' command is executed.
02:26:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:14 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:26:14 INFO  : 'jtag frequency' command is executed.
02:26:15 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:26:15 INFO  : Context for 'APU' is selected.
02:26:15 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:26:15 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:15 INFO  : Context for 'APU' is selected.
02:26:15 INFO  : 'stop' command is executed.
02:26:16 INFO  : 'ps7_init' command is executed.
02:26:16 INFO  : 'ps7_post_config' command is executed.
02:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:17 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:17 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:17 INFO  : Memory regions updated for context APU
02:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:18 INFO  : 'con' command is executed.
02:26:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:26:18 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:29:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:29:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:29:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
02:29:46 INFO  : Disconnected from the channel tcfchan#27.
02:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
02:29:47 INFO  : 'fpga -state' command is executed.
02:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:29:48 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
02:29:48 INFO  : 'jtag frequency' command is executed.
02:29:48 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
02:29:48 INFO  : Context for 'APU' is selected.
02:29:48 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
02:29:48 INFO  : 'configparams force-mem-access 1' command is executed.
02:29:48 INFO  : Context for 'APU' is selected.
02:29:48 INFO  : 'stop' command is executed.
02:29:49 INFO  : 'ps7_init' command is executed.
02:29:49 INFO  : 'ps7_post_config' command is executed.
02:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:50 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:29:51 INFO  : 'configparams force-mem-access 0' command is executed.
02:29:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:29:51 INFO  : Memory regions updated for context APU
02:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:51 INFO  : 'con' command is executed.
02:29:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

02:29:51 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
02:33:04 INFO  : Disconnected from the channel tcfchan#28.
03:08:15 INFO  : Registering command handlers for SDK TCF services
03:08:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
03:08:25 INFO  : XSCT server has started successfully.
03:08:31 INFO  : Successfully done setting XSCT server connection channel  
03:08:31 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
03:08:31 INFO  : Successfully done setting SDK workspace  
03:08:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
03:08:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1550487647057,  Project:1550482788812
03:08:50 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
03:09:05 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
03:09:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:09:16 INFO  : Clearing existing target manager status.
03:09:16 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:09:16 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:12:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:12:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:12:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
03:12:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:12:37 INFO  : 'fpga -state' command is executed.
03:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:12:38 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:12:38 INFO  : 'jtag frequency' command is executed.
03:12:38 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:12:38 INFO  : Context for 'APU' is selected.
03:12:38 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:12:38 INFO  : 'configparams force-mem-access 1' command is executed.
03:12:38 INFO  : Context for 'APU' is selected.
03:12:38 INFO  : 'stop' command is executed.
03:12:40 INFO  : 'ps7_init' command is executed.
03:12:40 INFO  : 'ps7_post_config' command is executed.
03:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:41 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:12:41 INFO  : 'configparams force-mem-access 0' command is executed.
03:12:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:12:42 INFO  : Memory regions updated for context APU
03:12:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:42 INFO  : 'con' command is executed.
03:12:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:12:42 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:13:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:13:52 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
03:14:06 INFO  : Disconnected from the channel tcfchan#1.
03:14:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:14:07 INFO  : 'fpga -state' command is executed.
03:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:08 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:14:08 INFO  : 'jtag frequency' command is executed.
03:14:08 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:14:08 INFO  : Context for 'APU' is selected.
03:14:13 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:14:13 INFO  : 'configparams force-mem-access 1' command is executed.
03:14:13 INFO  : Context for 'APU' is selected.
03:14:13 INFO  : 'stop' command is executed.
03:14:14 INFO  : 'ps7_init' command is executed.
03:14:15 INFO  : 'ps7_post_config' command is executed.
03:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:16 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:14:16 INFO  : 'configparams force-mem-access 0' command is executed.
03:14:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:14:16 INFO  : Memory regions updated for context APU
03:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:16 INFO  : 'con' command is executed.
03:14:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:14:16 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:17:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:17:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:17:57 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
03:18:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:18:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:18:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:18:45 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
03:18:51 INFO  : Disconnected from the channel tcfchan#2.
03:18:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:18:53 INFO  : 'fpga -state' command is executed.
03:18:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:18:53 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:18:53 INFO  : 'jtag frequency' command is executed.
03:18:54 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:18:54 INFO  : Context for 'APU' is selected.
03:18:54 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:18:54 INFO  : 'configparams force-mem-access 1' command is executed.
03:18:54 INFO  : Context for 'APU' is selected.
03:18:54 INFO  : 'stop' command is executed.
03:18:55 INFO  : 'ps7_init' command is executed.
03:18:55 INFO  : 'ps7_post_config' command is executed.
03:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:18:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:18:56 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:18:56 INFO  : 'configparams force-mem-access 0' command is executed.
03:18:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:18:56 INFO  : Memory regions updated for context APU
03:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:18:57 INFO  : 'con' command is executed.
03:18:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:18:57 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:21:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:21:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:21:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
03:21:39 INFO  : Disconnected from the channel tcfchan#3.
03:21:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:21:40 INFO  : 'fpga -state' command is executed.
03:21:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:21:41 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:21:41 INFO  : 'jtag frequency' command is executed.
03:21:41 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:21:41 INFO  : Context for 'APU' is selected.
03:21:41 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:21:41 INFO  : 'configparams force-mem-access 1' command is executed.
03:21:41 INFO  : Context for 'APU' is selected.
03:21:42 INFO  : 'stop' command is executed.
03:21:43 INFO  : 'ps7_init' command is executed.
03:21:43 INFO  : 'ps7_post_config' command is executed.
03:21:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:21:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:21:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:21:44 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:21:44 INFO  : 'configparams force-mem-access 0' command is executed.
03:21:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:21:44 INFO  : Memory regions updated for context APU
03:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:21:45 INFO  : 'con' command is executed.
03:21:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:21:45 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:23:00 INFO  : Disconnected from the channel tcfchan#4.
03:23:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:23:01 INFO  : 'fpga -state' command is executed.
03:23:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:23:02 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:23:02 INFO  : 'jtag frequency' command is executed.
03:23:02 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:23:02 INFO  : Context for 'APU' is selected.
03:23:02 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:23:02 INFO  : 'configparams force-mem-access 1' command is executed.
03:23:02 INFO  : Context for 'APU' is selected.
03:23:02 INFO  : 'stop' command is executed.
03:23:04 INFO  : 'ps7_init' command is executed.
03:23:04 INFO  : 'ps7_post_config' command is executed.
03:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:23:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:23:05 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:23:05 INFO  : 'configparams force-mem-access 0' command is executed.
03:23:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:23:05 INFO  : Memory regions updated for context APU
03:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:23:05 INFO  : 'con' command is executed.
03:23:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:23:05 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:23:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:23:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:23:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
03:23:53 INFO  : Disconnected from the channel tcfchan#5.
03:23:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:23:54 INFO  : 'fpga -state' command is executed.
03:23:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:23:55 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:23:55 INFO  : 'jtag frequency' command is executed.
03:23:55 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:23:55 INFO  : Context for 'APU' is selected.
03:23:55 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:23:55 INFO  : 'configparams force-mem-access 1' command is executed.
03:23:55 INFO  : Context for 'APU' is selected.
03:23:55 INFO  : 'stop' command is executed.
03:23:57 INFO  : 'ps7_init' command is executed.
03:23:57 INFO  : 'ps7_post_config' command is executed.
03:23:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:23:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:23:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:23:58 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:23:58 INFO  : 'configparams force-mem-access 0' command is executed.
03:23:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:23:58 INFO  : Memory regions updated for context APU
03:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:23:58 INFO  : 'con' command is executed.
03:23:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:23:58 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:25:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:25:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:25:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
03:25:55 INFO  : Disconnected from the channel tcfchan#6.
03:25:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:25:57 INFO  : 'fpga -state' command is executed.
03:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:25:58 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:25:58 INFO  : 'jtag frequency' command is executed.
03:25:58 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:25:58 INFO  : Context for 'APU' is selected.
03:25:58 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:25:58 INFO  : 'configparams force-mem-access 1' command is executed.
03:25:58 INFO  : Context for 'APU' is selected.
03:25:58 INFO  : 'stop' command is executed.
03:25:59 INFO  : 'ps7_init' command is executed.
03:26:00 INFO  : 'ps7_post_config' command is executed.
03:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:01 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
03:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:26:01 INFO  : Memory regions updated for context APU
03:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:01 INFO  : 'con' command is executed.
03:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:26:01 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:26:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:26:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:26:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
03:27:06 INFO  : Disconnected from the channel tcfchan#7.
03:27:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:27:07 INFO  : 'fpga -state' command is executed.
03:27:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:27:08 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:27:08 INFO  : 'jtag frequency' command is executed.
03:27:08 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:27:08 INFO  : Context for 'APU' is selected.
03:27:08 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:27:08 INFO  : 'configparams force-mem-access 1' command is executed.
03:27:08 INFO  : Context for 'APU' is selected.
03:27:08 INFO  : 'stop' command is executed.
03:27:10 INFO  : 'ps7_init' command is executed.
03:27:10 INFO  : 'ps7_post_config' command is executed.
03:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:11 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:27:11 INFO  : 'configparams force-mem-access 0' command is executed.
03:27:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:27:11 INFO  : Memory regions updated for context APU
03:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:12 INFO  : 'con' command is executed.
03:27:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:27:12 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:29:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:29:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
03:29:36 INFO  : Disconnected from the channel tcfchan#8.
03:29:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:29:37 INFO  : 'fpga -state' command is executed.
03:29:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:29:38 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:29:38 INFO  : 'jtag frequency' command is executed.
03:29:38 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:29:38 INFO  : Context for 'APU' is selected.
03:29:38 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:29:38 INFO  : 'configparams force-mem-access 1' command is executed.
03:29:38 INFO  : Context for 'APU' is selected.
03:29:39 INFO  : 'stop' command is executed.
03:29:40 INFO  : 'ps7_init' command is executed.
03:29:40 INFO  : 'ps7_post_config' command is executed.
03:29:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:29:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:41 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:29:41 INFO  : 'configparams force-mem-access 0' command is executed.
03:29:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:29:41 INFO  : Memory regions updated for context APU
03:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:42 INFO  : 'con' command is executed.
03:29:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:29:42 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:30:01 INFO  : Disconnected from the channel tcfchan#9.
03:30:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:30:02 INFO  : 'fpga -state' command is executed.
03:30:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:30:03 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:30:03 INFO  : 'jtag frequency' command is executed.
03:30:03 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:30:03 INFO  : Context for 'APU' is selected.
03:30:03 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:30:03 INFO  : 'configparams force-mem-access 1' command is executed.
03:30:03 INFO  : Context for 'APU' is selected.
03:30:03 INFO  : 'stop' command is executed.
03:30:05 INFO  : 'ps7_init' command is executed.
03:30:05 INFO  : 'ps7_post_config' command is executed.
03:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:30:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:30:06 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
03:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:30:06 INFO  : Memory regions updated for context APU
03:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:30:06 INFO  : 'con' command is executed.
03:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:30:06 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:31:44 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
03:31:57 INFO  : Disconnected from the channel tcfchan#10.
03:31:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:31:58 INFO  : 'fpga -state' command is executed.
03:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:31:59 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:31:59 INFO  : 'jtag frequency' command is executed.
03:31:59 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:31:59 INFO  : Context for 'APU' is selected.
03:31:59 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:31:59 INFO  : 'configparams force-mem-access 1' command is executed.
03:31:59 INFO  : Context for 'APU' is selected.
03:31:59 INFO  : 'stop' command is executed.
03:32:01 INFO  : 'ps7_init' command is executed.
03:32:01 INFO  : 'ps7_post_config' command is executed.
03:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:02 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:32:02 INFO  : 'configparams force-mem-access 0' command is executed.
03:32:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:32:02 INFO  : Memory regions updated for context APU
03:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:02 INFO  : 'con' command is executed.
03:32:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:32:02 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:39:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
03:39:21 INFO  : Disconnected from the channel tcfchan#11.
03:39:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:39:22 INFO  : 'fpga -state' command is executed.
03:39:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:39:23 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:39:23 INFO  : 'jtag frequency' command is executed.
03:39:23 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:39:23 INFO  : Context for 'APU' is selected.
03:39:23 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:39:23 INFO  : 'configparams force-mem-access 1' command is executed.
03:39:23 INFO  : Context for 'APU' is selected.
03:39:23 INFO  : 'stop' command is executed.
03:39:25 INFO  : 'ps7_init' command is executed.
03:39:25 INFO  : 'ps7_post_config' command is executed.
03:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:39:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:39:26 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:39:26 INFO  : 'configparams force-mem-access 0' command is executed.
03:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:39:26 INFO  : Memory regions updated for context APU
03:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:39:26 INFO  : 'con' command is executed.
03:39:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:39:26 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:42:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:42:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
03:42:55 INFO  : Disconnected from the channel tcfchan#12.
03:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:42:56 INFO  : 'fpga -state' command is executed.
03:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:42:57 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:42:57 INFO  : 'jtag frequency' command is executed.
03:42:57 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:42:57 INFO  : Context for 'APU' is selected.
03:42:57 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:42:57 INFO  : 'configparams force-mem-access 1' command is executed.
03:42:57 INFO  : Context for 'APU' is selected.
03:42:57 INFO  : 'stop' command is executed.
03:42:59 INFO  : 'ps7_init' command is executed.
03:42:59 INFO  : 'ps7_post_config' command is executed.
03:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:42:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:00 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:43:00 INFO  : 'configparams force-mem-access 0' command is executed.
03:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:43:00 INFO  : Memory regions updated for context APU
03:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:00 INFO  : 'con' command is executed.
03:43:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:43:00 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:44:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:44:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:44:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:44:27 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
03:44:40 INFO  : Disconnected from the channel tcfchan#13.
03:44:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
03:44:41 INFO  : 'fpga -state' command is executed.
03:44:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:44:42 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
03:44:42 INFO  : 'jtag frequency' command is executed.
03:44:42 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
03:44:42 INFO  : Context for 'APU' is selected.
03:44:42 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
03:44:42 INFO  : 'configparams force-mem-access 1' command is executed.
03:44:42 INFO  : Context for 'APU' is selected.
03:44:42 INFO  : 'stop' command is executed.
03:44:44 INFO  : 'ps7_init' command is executed.
03:44:44 INFO  : 'ps7_post_config' command is executed.
03:44:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:44:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:44:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:44:45 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:44:45 INFO  : 'configparams force-mem-access 0' command is executed.
03:44:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:44:45 INFO  : Memory regions updated for context APU
03:44:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:44:45 INFO  : 'con' command is executed.
03:44:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

03:44:45 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
03:45:22 INFO  : Disconnected from the channel tcfchan#14.
10:36:50 INFO  : Registering command handlers for SDK TCF services
10:36:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
10:37:02 INFO  : XSCT server has started successfully.
10:37:02 INFO  : Successfully done setting XSCT server connection channel  
10:37:07 INFO  : Successfully done setting SDK workspace  
10:37:07 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
10:37:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
10:37:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551551154544,  Project:1550487647057
10:37:26 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
10:37:40 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
10:37:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:37:50 INFO  : Clearing existing target manager status.
10:37:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:37:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:39:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
10:39:27 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
10:40:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
10:40:45 INFO  : 'fpga -state' command is executed.
10:40:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:46 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
10:40:46 INFO  : 'jtag frequency' command is executed.
10:40:46 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
10:40:46 INFO  : Context for 'APU' is selected.
10:40:46 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
10:40:46 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:47 INFO  : Context for 'APU' is selected.
10:40:47 INFO  : 'stop' command is executed.
10:40:48 INFO  : 'ps7_init' command is executed.
10:40:48 INFO  : 'ps7_post_config' command is executed.
10:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:49 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:50 INFO  : Memory regions updated for context APU
10:40:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:50 INFO  : 'con' command is executed.
10:40:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

10:40:50 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
10:46:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
10:47:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
10:47:12 INFO  : Disconnected from the channel tcfchan#1.
10:47:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
10:47:14 INFO  : 'fpga -state' command is executed.
10:47:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:14 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
10:47:14 INFO  : 'jtag frequency' command is executed.
10:47:14 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
10:47:15 INFO  : Context for 'APU' is selected.
10:47:20 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
10:47:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:20 INFO  : Context for 'APU' is selected.
10:47:20 INFO  : 'stop' command is executed.
10:47:22 INFO  : 'ps7_init' command is executed.
10:47:22 INFO  : 'ps7_post_config' command is executed.
10:47:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:47:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:23 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:23 INFO  : Memory regions updated for context APU
10:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:23 INFO  : 'con' command is executed.
10:47:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

10:47:23 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
10:48:31 INFO  : Disconnected from the channel tcfchan#2.
10:48:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
10:48:33 INFO  : 'fpga -state' command is executed.
10:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:33 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
10:48:33 INFO  : 'jtag frequency' command is executed.
10:48:33 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
10:48:34 INFO  : Context for 'APU' is selected.
10:48:34 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
10:48:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:34 INFO  : Context for 'APU' is selected.
10:48:34 INFO  : 'stop' command is executed.
10:48:36 INFO  : 'ps7_init' command is executed.
10:48:36 INFO  : 'ps7_post_config' command is executed.
10:48:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:48:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:37 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:48:37 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:37 INFO  : Memory regions updated for context APU
10:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:37 INFO  : 'con' command is executed.
10:48:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

10:48:37 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
10:50:22 INFO  : Disconnected from the channel tcfchan#3.
10:50:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
10:50:23 INFO  : 'fpga -state' command is executed.
10:50:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:24 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
10:50:24 INFO  : 'jtag frequency' command is executed.
10:50:24 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
10:50:24 INFO  : Context for 'APU' is selected.
10:50:24 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
10:50:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:50:24 INFO  : Context for 'APU' is selected.
10:50:24 INFO  : 'stop' command is executed.
10:50:26 INFO  : 'ps7_init' command is executed.
10:50:26 INFO  : 'ps7_post_config' command is executed.
10:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:27 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:50:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:27 INFO  : Memory regions updated for context APU
10:50:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:27 INFO  : 'con' command is executed.
10:50:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

10:50:27 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
10:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
10:50:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
10:51:01 INFO  : Disconnected from the channel tcfchan#4.
10:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
10:51:02 INFO  : 'fpga -state' command is executed.
10:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:03 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
10:51:03 INFO  : 'jtag frequency' command is executed.
10:51:03 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
10:51:03 INFO  : Context for 'APU' is selected.
10:51:03 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
10:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:04 INFO  : Context for 'APU' is selected.
10:51:04 INFO  : 'stop' command is executed.
10:51:05 INFO  : 'ps7_init' command is executed.
10:51:05 INFO  : 'ps7_post_config' command is executed.
10:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:06 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:06 INFO  : Memory regions updated for context APU
10:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:07 INFO  : 'con' command is executed.
10:51:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

10:51:07 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
10:54:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
10:54:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
10:54:18 INFO  : Disconnected from the channel tcfchan#5.
10:54:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
10:54:19 INFO  : 'fpga -state' command is executed.
10:54:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:20 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
10:54:20 INFO  : 'jtag frequency' command is executed.
10:54:20 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
10:54:20 INFO  : Context for 'APU' is selected.
10:54:20 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
10:54:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:20 INFO  : Context for 'APU' is selected.
10:54:20 INFO  : 'stop' command is executed.
10:54:22 INFO  : 'ps7_init' command is executed.
10:54:22 INFO  : 'ps7_post_config' command is executed.
10:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:23 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:23 INFO  : Memory regions updated for context APU
10:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:23 INFO  : 'con' command is executed.
10:54:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

10:54:23 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
12:06:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:06:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
12:07:04 INFO  : Disconnected from the channel tcfchan#6.
12:07:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:07:05 INFO  : 'fpga -state' command is executed.
12:07:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:06 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
12:07:06 INFO  : 'jtag frequency' command is executed.
12:07:06 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
12:07:06 INFO  : Context for 'APU' is selected.
12:07:06 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
12:07:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:06 INFO  : Context for 'APU' is selected.
12:07:06 INFO  : 'stop' command is executed.
12:07:08 INFO  : 'ps7_init' command is executed.
12:07:08 INFO  : 'ps7_post_config' command is executed.
12:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:09 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:09 INFO  : Memory regions updated for context APU
12:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:09 INFO  : 'con' command is executed.
12:07:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

12:07:09 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
12:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:08:43 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
12:09:17 INFO  : Disconnected from the channel tcfchan#7.
12:09:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:09:19 INFO  : 'fpga -state' command is executed.
12:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:20 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
12:09:20 INFO  : 'jtag frequency' command is executed.
12:09:20 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
12:09:20 INFO  : Context for 'APU' is selected.
12:09:20 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
12:09:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:20 INFO  : Context for 'APU' is selected.
12:09:20 INFO  : 'stop' command is executed.
12:09:21 INFO  : 'ps7_init' command is executed.
12:09:21 INFO  : 'ps7_post_config' command is executed.
12:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:22 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:09:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:23 INFO  : Memory regions updated for context APU
12:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:23 INFO  : 'con' command is executed.
12:09:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

12:09:23 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
12:09:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:10:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
12:10:22 INFO  : Disconnected from the channel tcfchan#8.
12:10:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:10:23 INFO  : 'fpga -state' command is executed.
12:10:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:24 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
12:10:24 INFO  : 'jtag frequency' command is executed.
12:10:24 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
12:10:24 INFO  : Context for 'APU' is selected.
12:10:24 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
12:10:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:25 INFO  : Context for 'APU' is selected.
12:10:25 INFO  : 'stop' command is executed.
12:10:26 INFO  : 'ps7_init' command is executed.
12:10:26 INFO  : 'ps7_post_config' command is executed.
12:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:27 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:27 INFO  : Memory regions updated for context APU
12:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:28 INFO  : 'con' command is executed.
12:10:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

12:10:28 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
12:11:27 INFO  : Disconnected from the channel tcfchan#9.
14:53:26 INFO  : Registering command handlers for SDK TCF services
14:53:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
14:53:36 INFO  : XSCT server has started successfully.
14:53:42 INFO  : Successfully done setting XSCT server connection channel  
14:53:42 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
14:53:42 INFO  : Successfully done setting SDK workspace  
14:53:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
14:54:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551566785689,  Project:1551551154544
14:54:01 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
14:54:17 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
14:54:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:54:27 INFO  : Clearing existing target manager status.
14:54:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:54:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:08:49 INFO  : Registering command handlers for SDK TCF services
15:08:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
15:08:57 INFO  : XSCT server has started successfully.
15:08:58 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
15:08:58 INFO  : Successfully done setting XSCT server connection channel  
15:08:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
15:09:06 INFO  : Successfully done setting SDK workspace  
15:09:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:10:01 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
15:10:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:10:31 INFO  : 'fpga -state' command is executed.
15:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:32 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:10:32 INFO  : 'jtag frequency' command is executed.
15:10:32 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:10:32 INFO  : Context for 'APU' is selected.
15:10:32 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:10:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:33 INFO  : Context for 'APU' is selected.
15:10:33 INFO  : 'stop' command is executed.
15:10:34 INFO  : 'ps7_init' command is executed.
15:10:34 INFO  : 'ps7_post_config' command is executed.
15:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:35 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:35 INFO  : Memory regions updated for context APU
15:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:36 INFO  : 'con' command is executed.
15:10:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:10:36 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:11:35 INFO  : Disconnected from the channel tcfchan#1.
15:11:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:11:37 INFO  : 'fpga -state' command is executed.
15:11:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:38 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:11:38 INFO  : 'jtag frequency' command is executed.
15:11:38 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:11:38 INFO  : Context for 'APU' is selected.
15:11:43 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:11:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:43 INFO  : Context for 'APU' is selected.
15:11:43 INFO  : 'stop' command is executed.
15:11:45 INFO  : 'ps7_init' command is executed.
15:11:45 INFO  : 'ps7_post_config' command is executed.
15:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:46 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:46 INFO  : Memory regions updated for context APU
15:11:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:46 INFO  : 'con' command is executed.
15:11:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:11:46 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:12:21 INFO  : Disconnected from the channel tcfchan#2.
15:12:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:12:22 INFO  : 'fpga -state' command is executed.
15:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:23 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:12:23 INFO  : 'jtag frequency' command is executed.
15:12:23 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:12:23 INFO  : Context for 'APU' is selected.
15:12:23 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:12:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:24 INFO  : Context for 'APU' is selected.
15:12:24 INFO  : 'stop' command is executed.
15:12:25 INFO  : 'ps7_init' command is executed.
15:12:25 INFO  : 'ps7_post_config' command is executed.
15:12:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:12:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:26 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:26 INFO  : Memory regions updated for context APU
15:12:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:27 INFO  : 'con' command is executed.
15:12:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:12:27 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:12:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:12:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
15:12:55 INFO  : Disconnected from the channel tcfchan#3.
15:12:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:12:56 INFO  : 'fpga -state' command is executed.
15:12:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:57 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:12:57 INFO  : 'jtag frequency' command is executed.
15:12:57 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:12:57 INFO  : Context for 'APU' is selected.
15:12:57 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:12:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:58 INFO  : Context for 'APU' is selected.
15:12:58 INFO  : 'stop' command is executed.
15:12:59 INFO  : 'ps7_init' command is executed.
15:12:59 INFO  : 'ps7_post_config' command is executed.
15:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:01 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:01 INFO  : Memory regions updated for context APU
15:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:01 INFO  : 'con' command is executed.
15:13:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:13:01 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:15:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:15:41 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
15:15:58 INFO  : Disconnected from the channel tcfchan#4.
15:16:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:16:00 INFO  : 'fpga -state' command is executed.
15:16:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:01 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:16:01 INFO  : 'jtag frequency' command is executed.
15:16:01 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:16:01 INFO  : Context for 'APU' is selected.
15:16:01 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:16:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:01 INFO  : Context for 'APU' is selected.
15:16:01 INFO  : 'stop' command is executed.
15:16:02 INFO  : 'ps7_init' command is executed.
15:16:03 INFO  : 'ps7_post_config' command is executed.
15:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:04 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:04 INFO  : Memory regions updated for context APU
15:16:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:04 INFO  : 'con' command is executed.
15:16:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:16:04 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:16:58 INFO  : Disconnected from the channel tcfchan#5.
15:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:16:59 INFO  : 'fpga -state' command is executed.
15:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:00 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:17:00 INFO  : 'jtag frequency' command is executed.
15:17:00 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:17:00 INFO  : Context for 'APU' is selected.
15:17:00 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:17:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:01 INFO  : Context for 'APU' is selected.
15:17:01 INFO  : 'stop' command is executed.
15:17:02 INFO  : 'ps7_init' command is executed.
15:17:02 INFO  : 'ps7_post_config' command is executed.
15:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:17:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:03 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:04 INFO  : Memory regions updated for context APU
15:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:04 INFO  : 'con' command is executed.
15:17:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:17:04 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:18:15 INFO  : Disconnected from the channel tcfchan#6.
15:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:18:17 INFO  : 'fpga -state' command is executed.
15:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:18 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:18:18 INFO  : 'jtag frequency' command is executed.
15:18:18 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:18:18 INFO  : Context for 'APU' is selected.
15:18:18 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:18 INFO  : Context for 'APU' is selected.
15:18:18 INFO  : 'stop' command is executed.
15:18:20 INFO  : 'ps7_init' command is executed.
15:18:20 INFO  : 'ps7_post_config' command is executed.
15:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:21 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:21 INFO  : Memory regions updated for context APU
15:18:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:21 INFO  : 'con' command is executed.
15:18:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:18:21 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:18:54 INFO  : Disconnected from the channel tcfchan#7.
15:19:53 INFO  : Registering command handlers for SDK TCF services
15:19:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
15:20:01 INFO  : XSCT server has started successfully.
15:20:02 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
15:20:02 INFO  : Successfully done setting XSCT server connection channel  
15:20:02 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
15:20:02 INFO  : Successfully done setting SDK workspace  
15:22:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:22:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
15:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:22:59 INFO  : 'fpga -state' command is executed.
15:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:00 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:23:00 INFO  : 'jtag frequency' command is executed.
15:23:00 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:23:00 INFO  : Context for 'APU' is selected.
15:23:00 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:23:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:01 INFO  : Context for 'APU' is selected.
15:23:01 INFO  : 'stop' command is executed.
15:23:03 INFO  : 'ps7_init' command is executed.
15:23:03 INFO  : 'ps7_post_config' command is executed.
15:23:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:04 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:04 INFO  : Memory regions updated for context APU
15:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:04 INFO  : 'con' command is executed.
15:23:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:23:04 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:23:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
15:23:42 INFO  : Disconnected from the channel tcfchan#1.
15:23:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:23:44 INFO  : 'fpga -state' command is executed.
15:23:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:44 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:23:44 INFO  : 'jtag frequency' command is executed.
15:23:44 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:23:45 INFO  : Context for 'APU' is selected.
15:23:50 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:23:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:51 INFO  : Context for 'APU' is selected.
15:23:51 INFO  : 'stop' command is executed.
15:23:53 INFO  : 'ps7_init' command is executed.
15:23:53 INFO  : 'ps7_post_config' command is executed.
15:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:54 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:54 INFO  : Memory regions updated for context APU
15:23:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:54 INFO  : 'con' command is executed.
15:23:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:23:54 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:24:14 INFO  : Disconnected from the channel tcfchan#2.
15:28:52 INFO  : Registering command handlers for SDK TCF services
15:28:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
15:29:02 INFO  : XSCT server has started successfully.
15:29:03 INFO  : Successfully done setting XSCT server connection channel  
15:29:07 INFO  : Successfully done setting SDK workspace  
15:29:07 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
15:29:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
15:29:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551569251913,  Project:1551566785689
15:29:27 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
15:29:41 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
15:29:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:29:52 INFO  : Clearing existing target manager status.
15:29:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:29:52 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:30:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
15:30:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:30:38 INFO  : 'fpga -state' command is executed.
15:30:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:39 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:30:39 INFO  : 'jtag frequency' command is executed.
15:30:39 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:30:39 INFO  : Context for 'APU' is selected.
15:30:40 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:30:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:40 INFO  : Context for 'APU' is selected.
15:30:40 INFO  : 'stop' command is executed.
15:30:42 INFO  : 'ps7_init' command is executed.
15:30:42 INFO  : 'ps7_post_config' command is executed.
15:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:43 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:43 INFO  : Memory regions updated for context APU
15:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:44 INFO  : 'con' command is executed.
15:30:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:30:44 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:31:24 INFO  : Disconnected from the channel tcfchan#1.
15:31:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:31:25 INFO  : 'fpga -state' command is executed.
15:31:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:26 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:31:26 INFO  : 'jtag frequency' command is executed.
15:31:26 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:31:26 INFO  : Context for 'APU' is selected.
15:31:32 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:31:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:32 INFO  : Context for 'APU' is selected.
15:31:33 INFO  : 'stop' command is executed.
15:31:34 INFO  : 'ps7_init' command is executed.
15:31:34 INFO  : 'ps7_post_config' command is executed.
15:31:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:35 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:35 INFO  : Memory regions updated for context APU
15:31:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:36 INFO  : 'con' command is executed.
15:31:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:31:36 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:32:38 INFO  : Disconnected from the channel tcfchan#2.
15:32:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:32:39 INFO  : 'fpga -state' command is executed.
15:32:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:40 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:32:40 INFO  : 'jtag frequency' command is executed.
15:32:40 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:32:40 INFO  : Context for 'APU' is selected.
15:32:40 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:32:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:40 INFO  : Context for 'APU' is selected.
15:32:40 INFO  : 'stop' command is executed.
15:32:42 INFO  : 'ps7_init' command is executed.
15:32:42 INFO  : 'ps7_post_config' command is executed.
15:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:43 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:43 INFO  : Memory regions updated for context APU
15:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:43 INFO  : 'con' command is executed.
15:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:32:43 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:33:51 INFO  : Disconnected from the channel tcfchan#3.
15:33:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:33:52 INFO  : 'fpga -state' command is executed.
15:33:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:53 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:33:53 INFO  : 'jtag frequency' command is executed.
15:33:53 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:33:53 INFO  : Context for 'APU' is selected.
15:33:53 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:33:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:54 INFO  : Context for 'APU' is selected.
15:33:54 INFO  : 'stop' command is executed.
15:33:55 INFO  : 'ps7_init' command is executed.
15:33:55 INFO  : 'ps7_post_config' command is executed.
15:33:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:56 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:56 INFO  : Memory regions updated for context APU
15:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:57 INFO  : 'con' command is executed.
15:33:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:33:57 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:34:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:34:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
15:34:23 INFO  : Disconnected from the channel tcfchan#4.
15:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:34:24 INFO  : 'fpga -state' command is executed.
15:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:25 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:34:25 INFO  : 'jtag frequency' command is executed.
15:34:25 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:34:25 INFO  : Context for 'APU' is selected.
15:34:25 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:34:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:25 INFO  : Context for 'APU' is selected.
15:34:26 INFO  : 'stop' command is executed.
15:34:27 INFO  : 'ps7_init' command is executed.
15:34:27 INFO  : 'ps7_post_config' command is executed.
15:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:28 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:28 INFO  : Memory regions updated for context APU
15:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:29 INFO  : 'con' command is executed.
15:34:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:34:29 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:35:49 INFO  : Disconnected from the channel tcfchan#5.
15:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:35:50 INFO  : 'fpga -state' command is executed.
15:35:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:51 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:35:51 INFO  : 'jtag frequency' command is executed.
15:35:51 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:35:51 INFO  : Context for 'APU' is selected.
15:35:51 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:35:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:51 INFO  : Context for 'APU' is selected.
15:35:52 INFO  : 'stop' command is executed.
15:35:53 INFO  : 'ps7_init' command is executed.
15:35:53 INFO  : 'ps7_post_config' command is executed.
15:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:54 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:54 INFO  : Memory regions updated for context APU
15:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:55 INFO  : 'con' command is executed.
15:35:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:35:55 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:36:47 INFO  : Disconnected from the channel tcfchan#6.
16:36:10 INFO  : Registering command handlers for SDK TCF services
16:36:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
16:36:21 INFO  : XSCT server has started successfully.
16:36:26 INFO  : Successfully done setting XSCT server connection channel  
16:36:26 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
16:36:26 INFO  : Successfully done setting SDK workspace  
16:36:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
16:36:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551571476391,  Project:1551569251913
16:36:44 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
16:36:59 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
16:37:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:37:10 INFO  : Clearing existing target manager status.
16:37:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:37:10 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:38:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:38:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
16:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:39:40 INFO  : 'fpga -state' command is executed.
16:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:41 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:39:41 INFO  : 'jtag frequency' command is executed.
16:39:41 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:39:41 INFO  : Context for 'APU' is selected.
16:39:41 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:39:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:41 INFO  : Context for 'APU' is selected.
16:39:41 INFO  : 'stop' command is executed.
16:39:43 INFO  : 'ps7_init' command is executed.
16:39:43 INFO  : 'ps7_post_config' command is executed.
16:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:44 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:44 INFO  : Memory regions updated for context APU
16:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:45 INFO  : 'con' command is executed.
16:39:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:39:45 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:55:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
16:57:11 INFO  : Disconnected from the channel tcfchan#1.
16:57:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:57:13 INFO  : 'fpga -state' command is executed.
16:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:13 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:57:13 INFO  : 'jtag frequency' command is executed.
16:57:13 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:57:14 INFO  : Context for 'APU' is selected.
16:57:20 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:57:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:20 INFO  : Context for 'APU' is selected.
16:57:20 INFO  : 'stop' command is executed.
16:57:22 INFO  : 'ps7_init' command is executed.
16:57:22 INFO  : 'ps7_post_config' command is executed.
16:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:23 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:23 INFO  : Memory regions updated for context APU
16:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:23 INFO  : 'con' command is executed.
16:57:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:57:23 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:03:34 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
17:03:42 INFO  : Disconnected from the channel tcfchan#2.
17:03:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:03:43 INFO  : 'fpga -state' command is executed.
17:03:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:44 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
17:03:44 INFO  : 'jtag frequency' command is executed.
17:03:44 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:03:44 INFO  : Context for 'APU' is selected.
17:03:44 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:03:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:44 INFO  : Context for 'APU' is selected.
17:03:45 INFO  : 'stop' command is executed.
17:03:46 INFO  : 'ps7_init' command is executed.
17:03:46 INFO  : 'ps7_post_config' command is executed.
17:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:47 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:47 INFO  : Memory regions updated for context APU
17:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:48 INFO  : 'con' command is executed.
17:03:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

17:03:48 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:04:44 INFO  : Disconnected from the channel tcfchan#3.
17:51:58 INFO  : Registering command handlers for SDK TCF services
17:52:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
17:52:06 INFO  : XSCT server has started successfully.
17:52:06 INFO  : Successfully done setting XSCT server connection channel  
17:52:06 INFO  : Successfully done setting SDK workspace  
17:52:06 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
17:52:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
17:54:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:54:50 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
17:54:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:54:57 INFO  : 'fpga -state' command is executed.
17:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:58 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
17:54:58 INFO  : 'jtag frequency' command is executed.
17:54:58 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:54:58 INFO  : Context for 'APU' is selected.
17:54:58 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:54:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:58 INFO  : Context for 'APU' is selected.
17:54:58 INFO  : 'stop' command is executed.
17:55:00 INFO  : 'ps7_init' command is executed.
17:55:00 INFO  : 'ps7_post_config' command is executed.
17:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:01 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:01 INFO  : Memory regions updated for context APU
17:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:02 INFO  : 'con' command is executed.
17:55:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

17:55:02 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:56:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:56:41 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
17:56:50 INFO  : Disconnected from the channel tcfchan#1.
17:56:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:56:52 INFO  : 'fpga -state' command is executed.
17:56:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:52 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
17:56:52 INFO  : 'jtag frequency' command is executed.
17:56:52 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:56:53 INFO  : Context for 'APU' is selected.
17:56:59 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:56:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:59 INFO  : Context for 'APU' is selected.
17:56:59 INFO  : 'stop' command is executed.
17:57:00 INFO  : 'ps7_init' command is executed.
17:57:00 INFO  : 'ps7_post_config' command is executed.
17:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:01 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:02 INFO  : Memory regions updated for context APU
17:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:02 INFO  : 'con' command is executed.
17:57:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

17:57:02 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:14:15 INFO  : Disconnected from the channel tcfchan#2.
18:14:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:14:16 INFO  : 'fpga -state' command is executed.
18:14:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:17 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:14:17 INFO  : 'jtag frequency' command is executed.
18:14:17 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:14:17 INFO  : Context for 'APU' is selected.
18:14:17 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:14:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:18 INFO  : Context for 'APU' is selected.
18:14:18 INFO  : 'stop' command is executed.
18:14:19 INFO  : 'ps7_init' command is executed.
18:14:19 INFO  : 'ps7_post_config' command is executed.
18:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:14:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:20 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:21 INFO  : Memory regions updated for context APU
18:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:21 INFO  : 'con' command is executed.
18:14:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:14:21 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:15:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
18:15:49 INFO  : Disconnected from the channel tcfchan#3.
18:15:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:15:50 INFO  : 'fpga -state' command is executed.
18:15:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:51 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:15:51 INFO  : 'jtag frequency' command is executed.
18:15:51 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:15:51 INFO  : Context for 'APU' is selected.
18:15:51 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:15:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:51 INFO  : Context for 'APU' is selected.
18:15:52 INFO  : 'stop' command is executed.
18:15:53 INFO  : 'ps7_init' command is executed.
18:15:53 INFO  : 'ps7_post_config' command is executed.
18:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:54 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:54 INFO  : Memory regions updated for context APU
18:15:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:55 INFO  : 'con' command is executed.
18:15:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:15:55 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:16:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:17:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
18:17:23 INFO  : Disconnected from the channel tcfchan#4.
18:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:17:25 INFO  : 'fpga -state' command is executed.
18:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:25 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:17:26 INFO  : 'jtag frequency' command is executed.
18:17:26 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:17:26 INFO  : Context for 'APU' is selected.
18:17:26 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:17:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:26 INFO  : Context for 'APU' is selected.
18:17:26 INFO  : 'stop' command is executed.
18:17:27 INFO  : 'ps7_init' command is executed.
18:17:27 INFO  : 'ps7_post_config' command is executed.
18:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:28 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:29 INFO  : Memory regions updated for context APU
18:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:29 INFO  : 'con' command is executed.
18:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:17:29 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:16:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551582962008,  Project:1551571476391
19:16:30 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:16:36 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
19:16:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:16:58 INFO  : Clearing existing target manager status.
19:16:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:16:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:17:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:17:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
19:18:28 INFO  : Disconnected from the channel tcfchan#5.
19:18:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:18:29 INFO  : 'fpga -state' command is executed.
19:18:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:30 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
19:18:30 INFO  : 'jtag frequency' command is executed.
19:18:30 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:18:30 INFO  : Context for 'APU' is selected.
19:18:31 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:18:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:31 INFO  : Context for 'APU' is selected.
19:18:31 INFO  : 'stop' command is executed.
19:18:32 INFO  : 'ps7_init' command is executed.
19:18:32 INFO  : 'ps7_post_config' command is executed.
19:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:34 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:34 INFO  : Memory regions updated for context APU
19:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:34 INFO  : 'con' command is executed.
19:18:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

19:18:34 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:20:25 INFO  : Disconnected from the channel tcfchan#6.
19:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:20:26 INFO  : 'fpga -state' command is executed.
19:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:27 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
19:20:27 INFO  : 'jtag frequency' command is executed.
19:20:27 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:20:27 INFO  : Context for 'APU' is selected.
19:20:27 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:20:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:27 INFO  : Context for 'APU' is selected.
19:20:27 INFO  : 'stop' command is executed.
19:20:29 INFO  : 'ps7_init' command is executed.
19:20:29 INFO  : 'ps7_post_config' command is executed.
19:20:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:20:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:30 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:30 INFO  : Memory regions updated for context APU
19:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:31 INFO  : 'con' command is executed.
19:20:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

19:20:31 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:20:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
19:21:11 INFO  : Disconnected from the channel tcfchan#7.
19:21:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:21:12 INFO  : 'fpga -state' command is executed.
19:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:13 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
19:21:13 INFO  : 'jtag frequency' command is executed.
19:21:13 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:21:13 INFO  : Context for 'APU' is selected.
19:21:13 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:21:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:14 INFO  : Context for 'APU' is selected.
19:21:14 INFO  : 'stop' command is executed.
19:21:15 INFO  : 'ps7_init' command is executed.
19:21:15 INFO  : 'ps7_post_config' command is executed.
19:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:16 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:16 INFO  : Memory regions updated for context APU
19:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:17 INFO  : 'con' command is executed.
19:21:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

19:21:17 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
20:12:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551586346450,  Project:1551582962008
20:12:46 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:12:57 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
20:13:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:13:17 INFO  : Clearing existing target manager status.
20:13:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:13:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:13:32 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
20:13:43 INFO  : Disconnected from the channel tcfchan#8.
20:13:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:13:44 INFO  : 'fpga -state' command is executed.
20:13:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:45 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
20:13:45 INFO  : 'jtag frequency' command is executed.
20:13:45 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:13:45 INFO  : Context for 'APU' is selected.
20:13:45 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
20:13:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:46 INFO  : Context for 'APU' is selected.
20:13:46 INFO  : 'stop' command is executed.
20:13:47 INFO  : 'ps7_init' command is executed.
20:13:47 INFO  : 'ps7_post_config' command is executed.
20:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:48 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:49 INFO  : Memory regions updated for context APU
20:13:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:49 INFO  : 'con' command is executed.
20:13:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

20:13:49 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
20:15:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:15:07 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
20:15:20 INFO  : Disconnected from the channel tcfchan#9.
20:15:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:15:22 INFO  : 'fpga -state' command is executed.
20:15:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:22 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
20:15:22 INFO  : 'jtag frequency' command is executed.
20:15:22 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:15:22 INFO  : Context for 'APU' is selected.
20:15:23 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
20:15:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:23 INFO  : Context for 'APU' is selected.
20:15:23 INFO  : 'stop' command is executed.
20:15:24 INFO  : 'ps7_init' command is executed.
20:15:24 INFO  : 'ps7_post_config' command is executed.
20:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:25 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:26 INFO  : Memory regions updated for context APU
20:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:26 INFO  : 'con' command is executed.
20:15:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

20:15:26 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
20:48:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551588468725,  Project:1551586346450
20:48:10 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:48:16 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
20:48:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:48:47 INFO  : Clearing existing target manager status.
20:48:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:48:47 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:49:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:49:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
20:49:39 INFO  : Disconnected from the channel tcfchan#10.
20:49:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:49:42 INFO  : 'fpga -state' command is executed.
20:49:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:44 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
20:49:44 INFO  : 'jtag frequency' command is executed.
20:49:44 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:49:44 INFO  : Context for 'APU' is selected.
20:49:44 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
20:49:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:45 INFO  : Context for 'APU' is selected.
20:49:45 INFO  : 'stop' command is executed.
20:49:47 INFO  : 'ps7_init' command is executed.
20:49:47 INFO  : 'ps7_post_config' command is executed.
20:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:49 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:49 INFO  : Memory regions updated for context APU
20:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:52 INFO  : 'con' command is executed.
20:49:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

20:49:52 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
20:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:50:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
20:50:56 INFO  : Disconnected from the channel tcfchan#11.
20:50:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:50:57 INFO  : 'fpga -state' command is executed.
20:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:59 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
20:50:59 INFO  : 'jtag frequency' command is executed.
20:50:59 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:50:59 INFO  : Context for 'APU' is selected.
20:50:59 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
20:50:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:00 INFO  : Context for 'APU' is selected.
20:51:00 INFO  : 'stop' command is executed.
20:51:01 INFO  : 'ps7_init' command is executed.
20:51:02 INFO  : 'ps7_post_config' command is executed.
20:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:03 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:03 INFO  : Memory regions updated for context APU
20:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:04 INFO  : 'con' command is executed.
20:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

20:51:04 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
21:42:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551591707448,  Project:1551588468725
21:42:13 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:42:23 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
21:42:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:42:49 INFO  : Clearing existing target manager status.
21:42:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:42:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:42:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:43:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
21:43:19 INFO  : Disconnected from the channel tcfchan#12.
21:43:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:43:21 INFO  : 'fpga -state' command is executed.
21:43:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:23 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
21:43:23 INFO  : 'jtag frequency' command is executed.
21:43:23 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:43:24 INFO  : Context for 'APU' is selected.
21:43:24 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
21:43:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:24 INFO  : Context for 'APU' is selected.
21:43:24 INFO  : 'stop' command is executed.
21:43:26 INFO  : 'ps7_init' command is executed.
21:43:26 INFO  : 'ps7_post_config' command is executed.
21:43:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:28 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:28 INFO  : Memory regions updated for context APU
21:43:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:30 INFO  : 'con' command is executed.
21:43:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

21:43:30 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
21:46:19 INFO  : Disconnected from the channel tcfchan#13.
21:46:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:46:20 INFO  : 'fpga -state' command is executed.
21:46:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:21 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
21:46:21 INFO  : 'jtag frequency' command is executed.
21:46:21 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:46:21 INFO  : Context for 'APU' is selected.
21:46:21 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
21:46:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:21 INFO  : Context for 'APU' is selected.
21:46:22 INFO  : 'stop' command is executed.
21:46:23 INFO  : 'ps7_init' command is executed.
21:46:23 INFO  : 'ps7_post_config' command is executed.
21:46:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:24 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:24 INFO  : Memory regions updated for context APU
21:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:25 INFO  : 'con' command is executed.
21:46:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

21:46:25 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
21:46:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:46:43 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
21:46:53 INFO  : Disconnected from the channel tcfchan#14.
21:46:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:46:55 INFO  : 'fpga -state' command is executed.
21:46:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:56 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
21:46:56 INFO  : 'jtag frequency' command is executed.
21:46:56 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:46:56 INFO  : Context for 'APU' is selected.
21:46:56 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
21:46:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:56 INFO  : Context for 'APU' is selected.
21:46:56 INFO  : 'stop' command is executed.
21:46:58 INFO  : 'ps7_init' command is executed.
21:46:58 INFO  : 'ps7_post_config' command is executed.
21:46:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:59 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:59 INFO  : Memory regions updated for context APU
21:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:59 INFO  : 'con' command is executed.
21:46:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

21:46:59 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
21:48:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:48:19 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
21:49:05 INFO  : Disconnected from the channel tcfchan#15.
21:49:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:49:06 INFO  : 'fpga -state' command is executed.
21:49:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:07 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
21:49:07 INFO  : 'jtag frequency' command is executed.
21:49:07 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:49:07 INFO  : Context for 'APU' is selected.
21:49:07 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
21:49:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:07 INFO  : Context for 'APU' is selected.
21:49:07 INFO  : 'stop' command is executed.
21:49:08 INFO  : 'ps7_init' command is executed.
21:49:09 INFO  : 'ps7_post_config' command is executed.
21:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:10 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:10 INFO  : Memory regions updated for context APU
21:49:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:10 INFO  : 'con' command is executed.
21:49:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

21:49:10 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
21:50:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:50:11 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
21:50:24 INFO  : Disconnected from the channel tcfchan#16.
21:50:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:50:25 INFO  : 'fpga -state' command is executed.
21:50:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:26 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
21:50:26 INFO  : 'jtag frequency' command is executed.
21:50:26 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:50:26 INFO  : Context for 'APU' is selected.
21:50:26 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
21:50:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:26 INFO  : Context for 'APU' is selected.
21:50:26 INFO  : 'stop' command is executed.
21:50:28 INFO  : 'ps7_init' command is executed.
21:50:28 INFO  : 'ps7_post_config' command is executed.
21:50:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:50:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:29 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:29 INFO  : Memory regions updated for context APU
21:50:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:29 INFO  : 'con' command is executed.
21:50:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

21:50:29 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
21:53:16 INFO  : Disconnected from the channel tcfchan#17.
23:02:29 INFO  : Registering command handlers for SDK TCF services
23:02:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
23:02:41 INFO  : XSCT server has started successfully.
23:02:48 INFO  : Successfully done setting XSCT server connection channel  
23:02:48 INFO  : Successfully done setting SDK workspace  
23:02:48 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
23:02:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
23:03:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551596446776,  Project:1551591707448
23:03:09 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
23:03:25 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
23:03:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:03:38 INFO  : Clearing existing target manager status.
23:03:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:03:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:06:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:06:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
23:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:06:39 INFO  : 'fpga -state' command is executed.
23:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:40 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:06:40 INFO  : 'jtag frequency' command is executed.
23:06:40 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:06:40 INFO  : Context for 'APU' is selected.
23:06:40 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:06:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:41 INFO  : Context for 'APU' is selected.
23:06:41 INFO  : 'stop' command is executed.
23:06:42 INFO  : 'ps7_init' command is executed.
23:06:42 INFO  : 'ps7_post_config' command is executed.
23:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:43 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:44 INFO  : Memory regions updated for context APU
23:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:44 INFO  : 'con' command is executed.
23:06:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:06:44 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:08:06 ERROR : 'fpga -file C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit' is cancelled.
23:08:06 INFO  : Issued abort command to xsdb.
23:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:08:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
23:08:28 INFO  : Disconnected from the channel tcfchan#1.
23:08:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:08:30 INFO  : 'fpga -state' command is executed.
23:08:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:30 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:08:31 INFO  : 'jtag frequency' command is executed.
23:08:31 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:08:31 INFO  : Context for 'APU' is selected.
23:08:36 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:08:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:36 INFO  : Context for 'APU' is selected.
23:08:36 INFO  : 'stop' command is executed.
23:08:38 INFO  : 'ps7_init' command is executed.
23:08:38 INFO  : 'ps7_post_config' command is executed.
23:08:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:08:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:39 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:39 INFO  : Memory regions updated for context APU
23:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:39 INFO  : 'con' command is executed.
23:08:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:08:39 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:09:53 INFO  : Disconnected from the channel tcfchan#2.
13:44:05 INFO  : Registering command handlers for SDK TCF services
13:44:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
13:44:16 INFO  : XSCT server has started successfully.
13:44:21 INFO  : Successfully done setting XSCT server connection channel  
13:44:21 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
13:44:21 INFO  : Successfully done setting SDK workspace  
13:44:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
13:44:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551648582641,  Project:1551596446776
13:44:42 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
13:45:00 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
13:45:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:45:12 INFO  : Clearing existing target manager status.
13:45:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:45:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
13:46:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
13:47:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
13:47:33 INFO  : 'fpga -state' command is executed.
13:47:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:33 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
13:47:33 INFO  : 'jtag frequency' command is executed.
13:47:34 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
13:47:34 INFO  : Context for 'APU' is selected.
13:47:34 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
13:47:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:34 INFO  : Context for 'APU' is selected.
13:47:34 INFO  : 'stop' command is executed.
13:47:36 INFO  : 'ps7_init' command is executed.
13:47:36 INFO  : 'ps7_post_config' command is executed.
13:47:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:47:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:37 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:37 INFO  : Memory regions updated for context APU
13:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:37 INFO  : 'con' command is executed.
13:47:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

13:47:37 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
13:48:04 INFO  : Disconnected from the channel tcfchan#1.
15:18:42 INFO  : Registering command handlers for SDK TCF services
15:18:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
15:18:55 INFO  : XSCT server has started successfully.
15:19:01 INFO  : Successfully done setting XSCT server connection channel  
15:19:01 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
15:19:01 INFO  : Successfully done setting SDK workspace  
15:19:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
15:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:22:18 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
15:22:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:22:44 INFO  : 'fpga -state' command is executed.
15:22:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:45 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:22:45 INFO  : 'jtag frequency' command is executed.
15:22:45 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:22:45 INFO  : Context for 'APU' is selected.
15:22:45 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:22:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:45 INFO  : Context for 'APU' is selected.
15:22:45 INFO  : 'stop' command is executed.
15:22:47 INFO  : 'ps7_init' command is executed.
15:22:47 INFO  : 'ps7_post_config' command is executed.
15:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:48 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:48 INFO  : Memory regions updated for context APU
15:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:49 INFO  : 'con' command is executed.
15:22:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:22:49 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:24:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:24:06 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
15:24:34 INFO  : Disconnected from the channel tcfchan#1.
15:24:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:24:35 INFO  : 'fpga -state' command is executed.
15:24:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:36 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:24:36 INFO  : 'jtag frequency' command is executed.
15:24:36 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:24:36 INFO  : Context for 'APU' is selected.
15:24:42 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:24:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:43 INFO  : Context for 'APU' is selected.
15:24:43 INFO  : 'stop' command is executed.
15:24:44 INFO  : 'ps7_init' command is executed.
15:24:44 INFO  : 'ps7_post_config' command is executed.
15:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:45 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:45 INFO  : Memory regions updated for context APU
15:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:46 INFO  : 'con' command is executed.
15:24:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:24:46 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:26:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:26:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
15:26:53 INFO  : Disconnected from the channel tcfchan#2.
15:26:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:26:54 INFO  : 'fpga -state' command is executed.
15:26:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:55 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:26:55 INFO  : 'jtag frequency' command is executed.
15:26:55 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:26:55 INFO  : Context for 'APU' is selected.
15:26:55 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:26:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:55 INFO  : Context for 'APU' is selected.
15:26:55 INFO  : 'stop' command is executed.
15:26:57 INFO  : 'ps7_init' command is executed.
15:26:57 INFO  : 'ps7_post_config' command is executed.
15:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:58 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:58 INFO  : Memory regions updated for context APU
15:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:59 INFO  : 'con' command is executed.
15:26:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:26:59 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:59:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551920319890,  Project:1551648582641
16:59:39 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:39:45 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
17:40:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:40:02 INFO  : Clearing existing target manager status.
17:40:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:40:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:40:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:40:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
17:40:24 INFO  : Disconnected from the channel tcfchan#3.
17:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:40:25 INFO  : 'fpga -state' command is executed.
17:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:26 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
17:40:26 INFO  : 'jtag frequency' command is executed.
17:40:26 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:40:26 INFO  : Context for 'APU' is selected.
17:40:26 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:40:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:27 INFO  : Context for 'APU' is selected.
17:40:27 INFO  : 'stop' command is executed.
17:40:28 INFO  : 'ps7_init' command is executed.
17:40:28 INFO  : 'ps7_post_config' command is executed.
17:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:29 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:30 INFO  : Memory regions updated for context APU
17:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:30 INFO  : 'con' command is executed.
17:40:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

17:40:30 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:40:42 INFO  : Disconnected from the channel tcfchan#4.
17:40:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:40:44 INFO  : 'fpga -state' command is executed.
17:40:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:44 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
17:40:44 INFO  : 'jtag frequency' command is executed.
17:40:44 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:40:45 INFO  : Context for 'APU' is selected.
17:40:45 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:40:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:45 INFO  : Context for 'APU' is selected.
17:40:45 INFO  : 'stop' command is executed.
17:40:46 INFO  : 'ps7_init' command is executed.
17:40:47 INFO  : 'ps7_post_config' command is executed.
17:40:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:40:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:48 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:48 INFO  : Memory regions updated for context APU
17:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:48 INFO  : 'con' command is executed.
17:40:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

17:40:48 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:41:24 INFO  : Disconnected from the channel tcfchan#5.
17:41:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:41:25 INFO  : 'fpga -state' command is executed.
17:41:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:26 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
17:41:26 INFO  : 'jtag frequency' command is executed.
17:41:26 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:41:26 INFO  : Context for 'APU' is selected.
17:41:26 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:41:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:26 INFO  : Context for 'APU' is selected.
17:41:26 INFO  : 'stop' command is executed.
17:41:28 INFO  : 'ps7_init' command is executed.
17:41:28 INFO  : 'ps7_post_config' command is executed.
17:41:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:41:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:29 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:29 INFO  : Memory regions updated for context APU
17:41:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:30 INFO  : 'con' command is executed.
17:41:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

17:41:30 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:41:48 INFO  : Disconnected from the channel tcfchan#6.
02:38:53 INFO  : Registering command handlers for SDK TCF services
02:38:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\temp_xsdb_launch_script.tcl
02:38:56 INFO  : XSCT server has started successfully.
02:38:56 INFO  : Successfully done setting XSCT server connection channel  
02:38:56 INFO  : Successfully done setting SDK workspace  
02:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:40:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:40:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
02:41:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:41:10 INFO  : 'fpga -state' command is executed.
02:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:41:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:41:10 INFO  : 'jtag frequency' command is executed.
02:41:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:41:11 INFO  : Context for 'APU' is selected.
02:41:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:41:11 INFO  : 'configparams force-mem-access 1' command is executed.
02:41:11 INFO  : Context for 'APU' is selected.
02:41:11 INFO  : 'stop' command is executed.
02:41:11 INFO  : 'ps7_init' command is executed.
02:41:11 INFO  : 'ps7_post_config' command is executed.
02:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:12 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:41:12 INFO  : 'configparams force-mem-access 0' command is executed.
02:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:12 INFO  : 'con' command is executed.
02:41:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:41:12 INFO  : Disconnected from the channel tcfchan#1.
15:37:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:37:52 INFO  : 'fpga -state' command is executed.
15:37:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:37:52 INFO  : 'jtag frequency' command is executed.
15:37:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:52 INFO  : Context for 'APU' is selected.
15:37:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:37:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:52 INFO  : Context for 'APU' is selected.
15:37:53 INFO  : 'stop' command is executed.
15:37:53 INFO  : 'ps7_init' command is executed.
15:37:53 INFO  : 'ps7_post_config' command is executed.
15:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:37:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:54 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:54 INFO  : 'con' command is executed.
15:37:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:37:54 INFO  : Disconnected from the channel tcfchan#2.
15:43:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
15:43:17 INFO  : 'fpga -state' command is executed.
15:43:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:18 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
15:43:18 INFO  : 'jtag frequency' command is executed.
15:43:18 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:43:18 INFO  : Context for 'APU' is selected.
15:43:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:43:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:18 INFO  : Context for 'APU' is selected.
15:43:18 INFO  : 'stop' command is executed.
15:43:19 INFO  : 'ps7_init' command is executed.
15:43:19 INFO  : 'ps7_post_config' command is executed.
15:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:20 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:20 INFO  : Memory regions updated for context APU
15:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:20 INFO  : 'con' command is executed.
15:43:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

15:43:20 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:26:53 INFO  : Disconnected from the channel tcfchan#3.
16:27:07 INFO  : Registering command handlers for SDK TCF services
16:27:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\temp_xsdb_launch_script.tcl
16:27:10 INFO  : XSCT server has started successfully.
16:27:10 INFO  : Successfully done setting XSCT server connection channel  
16:27:10 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper.hdf.
16:27:10 INFO  : Successfully done setting SDK workspace  
16:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:28:21 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
16:28:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:28:25 INFO  : 'fpga -state' command is executed.
16:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:28:26 INFO  : 'jtag frequency' command is executed.
16:28:26 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:28:26 INFO  : Context for 'APU' is selected.
16:28:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:28:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:26 INFO  : Context for 'APU' is selected.
16:28:26 INFO  : 'stop' command is executed.
16:28:27 INFO  : 'ps7_init' command is executed.
16:28:27 INFO  : 'ps7_post_config' command is executed.
16:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:28 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:28 INFO  : Memory regions updated for context APU
16:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:28 INFO  : 'con' command is executed.
16:28:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:28:28 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:44:36 INFO  : Disconnected from the channel tcfchan#1.
16:44:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:44:37 INFO  : 'fpga -state' command is executed.
16:44:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:37 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:44:37 INFO  : 'jtag frequency' command is executed.
16:44:37 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:44:37 INFO  : Context for 'APU' is selected.
16:44:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:44:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:39 INFO  : Context for 'APU' is selected.
16:44:39 INFO  : 'stop' command is executed.
16:44:40 INFO  : 'ps7_init' command is executed.
16:44:40 INFO  : 'ps7_post_config' command is executed.
16:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:40 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:40 INFO  : Memory regions updated for context APU
16:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:40 INFO  : 'con' command is executed.
16:44:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:44:40 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:45:14 INFO  : Disconnected from the channel tcfchan#2.
16:45:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:45:15 INFO  : 'fpga -state' command is executed.
16:45:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:15 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:45:15 INFO  : 'jtag frequency' command is executed.
16:45:15 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:45:15 INFO  : Context for 'APU' is selected.
16:45:15 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:45:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:15 INFO  : Context for 'APU' is selected.
16:45:15 INFO  : 'stop' command is executed.
16:45:16 INFO  : 'ps7_init' command is executed.
16:45:16 INFO  : 'ps7_post_config' command is executed.
16:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:16 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:16 INFO  : Memory regions updated for context APU
16:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:16 INFO  : 'con' command is executed.
16:45:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:45:16 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:47:10 INFO  : Disconnected from the channel tcfchan#3.
16:47:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:47:11 INFO  : 'fpga -state' command is executed.
16:47:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:47:11 INFO  : 'jtag frequency' command is executed.
16:47:12 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:47:12 INFO  : Context for 'APU' is selected.
16:47:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:47:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:12 INFO  : Context for 'APU' is selected.
16:47:12 INFO  : 'stop' command is executed.
16:47:12 INFO  : 'ps7_init' command is executed.
16:47:12 INFO  : 'ps7_post_config' command is executed.
16:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:12 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:12 INFO  : Memory regions updated for context APU
16:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:12 INFO  : 'con' command is executed.
16:47:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:47:12 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:49:19 INFO  : Disconnected from the channel tcfchan#4.
16:49:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:49:20 INFO  : 'fpga -state' command is executed.
16:49:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:20 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:49:20 INFO  : 'jtag frequency' command is executed.
16:49:20 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:49:20 INFO  : Context for 'APU' is selected.
16:49:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:49:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:20 INFO  : Context for 'APU' is selected.
16:49:20 INFO  : 'stop' command is executed.
16:49:20 INFO  : 'ps7_init' command is executed.
16:49:20 INFO  : 'ps7_post_config' command is executed.
16:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:21 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:21 INFO  : Memory regions updated for context APU
16:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:21 INFO  : 'con' command is executed.
16:49:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:49:21 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:49:59 INFO  : Disconnected from the channel tcfchan#5.
16:50:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:50:00 INFO  : 'fpga -state' command is executed.
16:50:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:00 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:50:00 INFO  : 'jtag frequency' command is executed.
16:50:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:50:00 INFO  : Context for 'APU' is selected.
16:50:00 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:50:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:00 INFO  : Context for 'APU' is selected.
16:50:00 INFO  : 'stop' command is executed.
16:50:01 INFO  : 'ps7_init' command is executed.
16:50:01 INFO  : 'ps7_post_config' command is executed.
16:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:01 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:01 INFO  : Memory regions updated for context APU
16:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:01 INFO  : 'con' command is executed.
16:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:50:01 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:51:51 INFO  : Disconnected from the channel tcfchan#6.
16:51:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:51:52 INFO  : 'fpga -state' command is executed.
16:51:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:51:52 INFO  : 'jtag frequency' command is executed.
16:51:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:51:53 INFO  : Context for 'APU' is selected.
16:51:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:51:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:53 INFO  : Context for 'APU' is selected.
16:51:53 INFO  : 'stop' command is executed.
16:51:53 INFO  : 'ps7_init' command is executed.
16:51:53 INFO  : 'ps7_post_config' command is executed.
16:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:53 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:53 INFO  : Memory regions updated for context APU
16:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:53 INFO  : 'con' command is executed.
16:51:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:51:53 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:52:48 INFO  : Disconnected from the channel tcfchan#7.
16:52:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:52:49 INFO  : 'fpga -state' command is executed.
16:52:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:49 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:52:49 INFO  : 'jtag frequency' command is executed.
16:52:49 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:52:49 INFO  : Context for 'APU' is selected.
16:52:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:52:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:50 INFO  : Context for 'APU' is selected.
16:52:50 INFO  : 'stop' command is executed.
16:52:50 INFO  : 'ps7_init' command is executed.
16:52:50 INFO  : 'ps7_post_config' command is executed.
16:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:50 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:50 INFO  : Memory regions updated for context APU
16:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:50 INFO  : 'con' command is executed.
16:52:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:52:50 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:54:02 INFO  : Disconnected from the channel tcfchan#8.
16:54:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:54:03 INFO  : 'fpga -state' command is executed.
16:54:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:54:04 INFO  : 'jtag frequency' command is executed.
16:54:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:54:04 INFO  : Context for 'APU' is selected.
16:54:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:54:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:04 INFO  : Context for 'APU' is selected.
16:54:04 INFO  : 'stop' command is executed.
16:54:04 INFO  : 'ps7_init' command is executed.
16:54:04 INFO  : 'ps7_post_config' command is executed.
16:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:04 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:04 INFO  : Memory regions updated for context APU
16:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:04 INFO  : 'con' command is executed.
16:54:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:54:04 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:54:27 INFO  : Disconnected from the channel tcfchan#9.
16:54:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:54:28 INFO  : 'fpga -state' command is executed.
16:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:54:29 INFO  : 'jtag frequency' command is executed.
16:54:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:54:29 INFO  : Context for 'APU' is selected.
16:54:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:54:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:29 INFO  : Context for 'APU' is selected.
16:54:29 INFO  : 'stop' command is executed.
16:54:29 INFO  : 'ps7_init' command is executed.
16:54:29 INFO  : 'ps7_post_config' command is executed.
16:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:29 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:29 INFO  : Memory regions updated for context APU
16:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:30 INFO  : 'con' command is executed.
16:54:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:54:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:55:09 INFO  : Disconnected from the channel tcfchan#10.
16:55:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:55:10 INFO  : 'fpga -state' command is executed.
16:55:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:55:10 INFO  : 'jtag frequency' command is executed.
16:55:10 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:55:10 INFO  : Context for 'APU' is selected.
16:55:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:10 INFO  : Context for 'APU' is selected.
16:55:10 INFO  : 'stop' command is executed.
16:55:11 INFO  : 'ps7_init' command is executed.
16:55:11 INFO  : 'ps7_post_config' command is executed.
16:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:11 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:11 INFO  : Memory regions updated for context APU
16:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:11 INFO  : 'con' command is executed.
16:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:55:11 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:57:06 INFO  : Disconnected from the channel tcfchan#11.
16:57:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:57:07 INFO  : 'fpga -state' command is executed.
16:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:57:08 INFO  : 'jtag frequency' command is executed.
16:57:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:57:08 INFO  : Context for 'APU' is selected.
16:57:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:57:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:08 INFO  : Context for 'APU' is selected.
16:57:08 INFO  : 'stop' command is executed.
16:57:08 INFO  : 'ps7_init' command is executed.
16:57:08 INFO  : 'ps7_post_config' command is executed.
16:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:08 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:08 INFO  : Memory regions updated for context APU
16:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:08 INFO  : 'con' command is executed.
16:57:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:57:08 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:58:52 INFO  : Disconnected from the channel tcfchan#12.
16:58:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
16:58:53 INFO  : 'fpga -state' command is executed.
16:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:53 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
16:58:53 INFO  : 'jtag frequency' command is executed.
16:58:53 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:58:53 INFO  : Context for 'APU' is selected.
16:58:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:58:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:53 INFO  : Context for 'APU' is selected.
16:58:53 INFO  : 'stop' command is executed.
16:58:53 INFO  : 'ps7_init' command is executed.
16:58:54 INFO  : 'ps7_post_config' command is executed.
16:58:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:54 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:54 INFO  : Memory regions updated for context APU
16:58:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:54 INFO  : 'con' command is executed.
16:58:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

16:58:54 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:02:09 INFO  : Disconnected from the channel tcfchan#13.
17:02:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:02:11 INFO  : 'fpga -state' command is executed.
17:02:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:02:11 INFO  : 'jtag frequency' command is executed.
17:02:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:02:11 INFO  : Context for 'APU' is selected.
17:02:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:02:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:11 INFO  : Context for 'APU' is selected.
17:02:11 INFO  : 'stop' command is executed.
17:02:11 INFO  : 'ps7_init' command is executed.
17:02:11 INFO  : 'ps7_post_config' command is executed.
17:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:12 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:12 INFO  : Memory regions updated for context APU
17:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:12 INFO  : 'con' command is executed.
17:02:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:02:12 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:05:14 INFO  : Disconnected from the channel tcfchan#14.
17:05:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:05:15 INFO  : 'fpga -state' command is executed.
17:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:15 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:05:15 INFO  : 'jtag frequency' command is executed.
17:05:15 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:05:15 INFO  : Context for 'APU' is selected.
17:05:15 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:05:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:15 INFO  : Context for 'APU' is selected.
17:05:16 INFO  : 'stop' command is executed.
17:05:16 INFO  : 'ps7_init' command is executed.
17:05:16 INFO  : 'ps7_post_config' command is executed.
17:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:16 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:16 INFO  : Memory regions updated for context APU
17:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:16 INFO  : 'con' command is executed.
17:05:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:05:16 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:06:02 INFO  : Disconnected from the channel tcfchan#15.
17:06:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:06:03 INFO  : 'fpga -state' command is executed.
17:06:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:03 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:06:03 INFO  : 'jtag frequency' command is executed.
17:06:03 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:06:03 INFO  : Context for 'APU' is selected.
17:06:03 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:06:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:03 INFO  : Context for 'APU' is selected.
17:06:03 INFO  : 'stop' command is executed.
17:06:03 INFO  : 'ps7_init' command is executed.
17:06:03 INFO  : 'ps7_post_config' command is executed.
17:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:04 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:04 INFO  : Memory regions updated for context APU
17:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:04 INFO  : 'con' command is executed.
17:06:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:06:04 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:07:28 INFO  : Disconnected from the channel tcfchan#16.
17:07:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:07:30 INFO  : 'fpga -state' command is executed.
17:07:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:30 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:07:30 INFO  : 'jtag frequency' command is executed.
17:07:30 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:07:30 INFO  : Context for 'APU' is selected.
17:07:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:07:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:30 INFO  : Context for 'APU' is selected.
17:07:30 INFO  : 'stop' command is executed.
17:07:30 INFO  : 'ps7_init' command is executed.
17:07:30 INFO  : 'ps7_post_config' command is executed.
17:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:31 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:31 INFO  : Memory regions updated for context APU
17:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:31 INFO  : 'con' command is executed.
17:07:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:07:31 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:08:28 INFO  : Disconnected from the channel tcfchan#17.
17:08:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:08:29 INFO  : 'fpga -state' command is executed.
17:08:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:08:29 INFO  : 'jtag frequency' command is executed.
17:08:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:08:29 INFO  : Context for 'APU' is selected.
17:08:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:08:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:29 INFO  : Context for 'APU' is selected.
17:08:29 INFO  : 'stop' command is executed.
17:08:30 INFO  : 'ps7_init' command is executed.
17:08:30 INFO  : 'ps7_post_config' command is executed.
17:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:30 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:30 INFO  : Memory regions updated for context APU
17:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:30 INFO  : 'con' command is executed.
17:08:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:08:30 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:10:39 INFO  : Disconnected from the channel tcfchan#18.
17:10:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:10:40 INFO  : 'fpga -state' command is executed.
17:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:40 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:10:40 INFO  : 'jtag frequency' command is executed.
17:10:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:10:40 INFO  : Context for 'APU' is selected.
17:10:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:10:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:40 INFO  : Context for 'APU' is selected.
17:10:40 INFO  : 'stop' command is executed.
17:10:41 INFO  : 'ps7_init' command is executed.
17:10:41 INFO  : 'ps7_post_config' command is executed.
17:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:41 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:41 INFO  : Memory regions updated for context APU
17:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:41 INFO  : 'con' command is executed.
17:10:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:10:41 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:11:00 INFO  : Disconnected from the channel tcfchan#19.
17:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:11:01 INFO  : 'fpga -state' command is executed.
17:11:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:02 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:11:02 INFO  : 'jtag frequency' command is executed.
17:11:02 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:11:02 INFO  : Context for 'APU' is selected.
17:11:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:11:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:02 INFO  : Context for 'APU' is selected.
17:11:02 INFO  : 'stop' command is executed.
17:11:02 INFO  : 'ps7_init' command is executed.
17:11:02 INFO  : 'ps7_post_config' command is executed.
17:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:02 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:02 INFO  : Memory regions updated for context APU
17:11:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:03 INFO  : 'con' command is executed.
17:11:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:11:03 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:13:26 INFO  : Disconnected from the channel tcfchan#20.
17:13:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:13:27 INFO  : 'fpga -state' command is executed.
17:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:13:27 INFO  : 'jtag frequency' command is executed.
17:13:27 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:13:27 INFO  : Context for 'APU' is selected.
17:13:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:13:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:27 INFO  : Context for 'APU' is selected.
17:13:27 INFO  : 'stop' command is executed.
17:13:27 INFO  : 'ps7_init' command is executed.
17:13:27 INFO  : 'ps7_post_config' command is executed.
17:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:28 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:28 INFO  : Memory regions updated for context APU
17:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:28 INFO  : 'con' command is executed.
17:13:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:13:28 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:15:50 INFO  : Disconnected from the channel tcfchan#21.
17:15:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:15:51 INFO  : 'fpga -state' command is executed.
17:15:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:15:51 INFO  : 'jtag frequency' command is executed.
17:15:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:15:51 INFO  : Context for 'APU' is selected.
17:15:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:15:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:51 INFO  : Context for 'APU' is selected.
17:15:51 INFO  : 'stop' command is executed.
17:15:52 INFO  : 'ps7_init' command is executed.
17:15:52 INFO  : 'ps7_post_config' command is executed.
17:15:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:15:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:52 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:52 INFO  : Memory regions updated for context APU
17:15:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:52 INFO  : 'con' command is executed.
17:15:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:15:52 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:16:48 INFO  : Disconnected from the channel tcfchan#22.
17:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:16:49 INFO  : 'fpga -state' command is executed.
17:16:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:50 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:16:50 INFO  : 'jtag frequency' command is executed.
17:16:50 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:16:50 INFO  : Context for 'APU' is selected.
17:16:50 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:16:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:50 INFO  : Context for 'APU' is selected.
17:16:50 INFO  : 'stop' command is executed.
17:16:50 INFO  : 'ps7_init' command is executed.
17:16:50 INFO  : 'ps7_post_config' command is executed.
17:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:50 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:51 INFO  : Memory regions updated for context APU
17:16:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:51 INFO  : 'con' command is executed.
17:16:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:16:51 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:17:09 INFO  : Disconnected from the channel tcfchan#23.
17:17:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:17:10 INFO  : 'fpga -state' command is executed.
17:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:17:11 INFO  : 'jtag frequency' command is executed.
17:17:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:17:11 INFO  : Context for 'APU' is selected.
17:17:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:17:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:11 INFO  : Context for 'APU' is selected.
17:17:11 INFO  : 'stop' command is executed.
17:17:11 INFO  : 'ps7_init' command is executed.
17:17:11 INFO  : 'ps7_post_config' command is executed.
17:17:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:11 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:11 INFO  : Memory regions updated for context APU
17:17:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:12 INFO  : 'con' command is executed.
17:17:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:17:12 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:18:07 INFO  : Disconnected from the channel tcfchan#24.
17:18:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:18:08 INFO  : 'fpga -state' command is executed.
17:18:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:18:08 INFO  : 'jtag frequency' command is executed.
17:18:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:18:08 INFO  : Context for 'APU' is selected.
17:18:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:18:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:08 INFO  : Context for 'APU' is selected.
17:18:08 INFO  : 'stop' command is executed.
17:18:08 INFO  : 'ps7_init' command is executed.
17:18:08 INFO  : 'ps7_post_config' command is executed.
17:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:09 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:09 INFO  : Memory regions updated for context APU
17:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:09 INFO  : 'con' command is executed.
17:18:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:18:09 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:19:16 INFO  : Disconnected from the channel tcfchan#25.
17:19:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:19:17 INFO  : 'fpga -state' command is executed.
17:19:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:19:17 INFO  : 'jtag frequency' command is executed.
17:19:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:19:17 INFO  : Context for 'APU' is selected.
17:19:17 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:19:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:17 INFO  : Context for 'APU' is selected.
17:19:18 INFO  : 'stop' command is executed.
17:19:18 INFO  : 'ps7_init' command is executed.
17:19:18 INFO  : 'ps7_post_config' command is executed.
17:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:18 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:18 INFO  : Memory regions updated for context APU
17:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:18 INFO  : 'con' command is executed.
17:19:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:19:18 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:20:16 INFO  : Disconnected from the channel tcfchan#26.
17:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:20:18 INFO  : 'fpga -state' command is executed.
17:20:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:18 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:20:18 INFO  : 'jtag frequency' command is executed.
17:20:18 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:20:18 INFO  : Context for 'APU' is selected.
17:20:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:20:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:18 INFO  : Context for 'APU' is selected.
17:20:18 INFO  : 'stop' command is executed.
17:20:18 INFO  : 'ps7_init' command is executed.
17:20:18 INFO  : 'ps7_post_config' command is executed.
17:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:19 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:19 INFO  : Memory regions updated for context APU
17:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:19 INFO  : 'con' command is executed.
17:20:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:20:19 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:20:47 INFO  : Disconnected from the channel tcfchan#27.
17:20:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:20:48 INFO  : 'fpga -state' command is executed.
17:20:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:49 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:20:49 INFO  : 'jtag frequency' command is executed.
17:20:49 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:20:49 INFO  : Context for 'APU' is selected.
17:20:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:49 INFO  : Context for 'APU' is selected.
17:20:49 INFO  : 'stop' command is executed.
17:20:49 INFO  : 'ps7_init' command is executed.
17:20:49 INFO  : 'ps7_post_config' command is executed.
17:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:49 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:49 INFO  : Memory regions updated for context APU
17:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:49 INFO  : 'con' command is executed.
17:20:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:20:49 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:21:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:01 INFO  : Disconnected from the channel tcfchan#28.
17:22:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:22:02 INFO  : 'fpga -state' command is executed.
17:22:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:22:08 INFO  : 'jtag frequency' command is executed.
17:22:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:22:08 INFO  : Context for 'APU' is selected.
17:22:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:22:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:08 INFO  : Context for 'APU' is selected.
17:22:08 INFO  : 'stop' command is executed.
17:22:08 INFO  : 'ps7_init' command is executed.
17:22:08 INFO  : 'ps7_post_config' command is executed.
17:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:08 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:09 INFO  : Memory regions updated for context APU
17:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:09 INFO  : 'con' command is executed.
17:22:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:22:09 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:22:42 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
17:22:50 INFO  : Disconnected from the channel tcfchan#29.
17:22:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:22:51 INFO  : 'fpga -state' command is executed.
17:22:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:22:51 INFO  : 'jtag frequency' command is executed.
17:22:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:22:51 INFO  : Context for 'APU' is selected.
17:22:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:22:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:51 INFO  : Context for 'APU' is selected.
17:22:51 INFO  : 'stop' command is executed.
17:22:51 INFO  : 'ps7_init' command is executed.
17:22:52 INFO  : 'ps7_post_config' command is executed.
17:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:52 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:52 INFO  : Memory regions updated for context APU
17:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:52 INFO  : 'con' command is executed.
17:22:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:22:52 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:23:12 INFO  : Disconnected from the channel tcfchan#30.
17:23:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:23:13 INFO  : 'fpga -state' command is executed.
17:23:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:13 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:23:13 INFO  : 'jtag frequency' command is executed.
17:23:13 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:23:13 INFO  : Context for 'APU' is selected.
17:23:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:23:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:13 INFO  : Context for 'APU' is selected.
17:23:13 INFO  : 'stop' command is executed.
17:23:14 INFO  : 'ps7_init' command is executed.
17:23:14 INFO  : 'ps7_post_config' command is executed.
17:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:14 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:14 INFO  : Memory regions updated for context APU
17:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:14 INFO  : 'con' command is executed.
17:23:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:23:14 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:23:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:23:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
17:24:04 INFO  : Disconnected from the channel tcfchan#31.
17:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:24:06 INFO  : 'fpga -state' command is executed.
17:24:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:24:06 INFO  : 'jtag frequency' command is executed.
17:24:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:24:06 INFO  : Context for 'APU' is selected.
17:24:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:24:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:06 INFO  : Context for 'APU' is selected.
17:24:06 INFO  : 'stop' command is executed.
17:24:06 INFO  : 'ps7_init' command is executed.
17:24:06 INFO  : 'ps7_post_config' command is executed.
17:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:07 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:07 INFO  : Memory regions updated for context APU
17:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:07 INFO  : 'con' command is executed.
17:24:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:24:07 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:25:04 INFO  : Disconnected from the channel tcfchan#32.
17:25:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:25:05 INFO  : 'fpga -state' command is executed.
17:25:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:25:05 INFO  : 'jtag frequency' command is executed.
17:25:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:25:05 INFO  : Context for 'APU' is selected.
17:25:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:25:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:05 INFO  : Context for 'APU' is selected.
17:25:05 INFO  : 'stop' command is executed.
17:25:06 INFO  : 'ps7_init' command is executed.
17:25:06 INFO  : 'ps7_post_config' command is executed.
17:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:06 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:06 INFO  : Memory regions updated for context APU
17:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:06 INFO  : 'con' command is executed.
17:25:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:25:06 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:25:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:25:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
17:26:02 INFO  : Disconnected from the channel tcfchan#33.
17:26:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:26:03 INFO  : 'fpga -state' command is executed.
17:26:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:03 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:26:03 INFO  : 'jtag frequency' command is executed.
17:26:03 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:26:03 INFO  : Context for 'APU' is selected.
17:26:03 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:26:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:03 INFO  : Context for 'APU' is selected.
17:26:03 INFO  : 'stop' command is executed.
17:26:04 INFO  : 'ps7_init' command is executed.
17:26:04 INFO  : 'ps7_post_config' command is executed.
17:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:04 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:04 INFO  : Memory regions updated for context APU
17:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:04 INFO  : 'con' command is executed.
17:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:26:04 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:28:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552012099082,  Project:1552004763375
18:28:35 INFO  : Project design_1_wrapper_hw_platform_6's source hardware specification located at C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:28:59 INFO  : Copied contents of C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_6\system.hdf.
18:29:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:29:03 INFO  : Clearing existing target manager status.
18:29:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:29:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:29:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:29:40 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
18:30:14 INFO  : Disconnected from the channel tcfchan#34.
18:30:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:30:15 INFO  : 'fpga -state' command is executed.
18:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:15 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:30:15 INFO  : 'jtag frequency' command is executed.
18:30:15 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:30:15 INFO  : Context for 'APU' is selected.
18:30:15 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:30:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:15 INFO  : Context for 'APU' is selected.
18:30:15 INFO  : 'stop' command is executed.
18:30:16 INFO  : 'ps7_init' command is executed.
18:30:16 INFO  : 'ps7_post_config' command is executed.
18:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:16 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:16 INFO  : Memory regions updated for context APU
18:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:16 INFO  : 'con' command is executed.
18:30:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:30:16 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:30:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:31:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
18:31:23 INFO  : Disconnected from the channel tcfchan#35.
18:31:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:31:24 INFO  : 'fpga -state' command is executed.
18:31:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:24 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:31:24 INFO  : 'jtag frequency' command is executed.
18:31:24 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:31:24 INFO  : Context for 'APU' is selected.
18:31:24 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:31:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:24 INFO  : Context for 'APU' is selected.
18:31:24 INFO  : 'stop' command is executed.
18:31:24 INFO  : 'ps7_init' command is executed.
18:31:24 INFO  : 'ps7_post_config' command is executed.
18:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:25 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:25 INFO  : Memory regions updated for context APU
18:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:25 INFO  : 'con' command is executed.
18:31:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:31:25 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:32:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
18:33:00 INFO  : Disconnected from the channel tcfchan#36.
18:33:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:33:01 INFO  : 'fpga -state' command is executed.
18:33:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:01 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:33:01 INFO  : 'jtag frequency' command is executed.
18:33:01 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:33:01 INFO  : Context for 'APU' is selected.
18:33:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:33:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:01 INFO  : Context for 'APU' is selected.
18:33:01 INFO  : 'stop' command is executed.
18:33:02 INFO  : 'ps7_init' command is executed.
18:33:02 INFO  : 'ps7_post_config' command is executed.
18:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:02 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:02 INFO  : Memory regions updated for context APU
18:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:02 INFO  : 'con' command is executed.
18:33:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:33:02 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:45:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552013122531,  Project:1552012099082
18:45:54 INFO  : Project design_1_wrapper_hw_platform_6's source hardware specification located at C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:45:55 INFO  : Copied contents of C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_6\system.hdf.
18:45:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:45:59 INFO  : Clearing existing target manager status.
18:45:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:45:59 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:46:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:46:32 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
18:46:37 INFO  : Disconnected from the channel tcfchan#37.
18:46:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:46:38 INFO  : 'fpga -state' command is executed.
18:46:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:46:39 INFO  : 'jtag frequency' command is executed.
18:46:39 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:46:39 INFO  : Context for 'APU' is selected.
18:46:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:39 INFO  : Context for 'APU' is selected.
18:46:39 INFO  : 'stop' command is executed.
18:46:39 INFO  : 'ps7_init' command is executed.
18:46:39 INFO  : 'ps7_post_config' command is executed.
18:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:39 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:40 INFO  : Memory regions updated for context APU
18:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:40 INFO  : 'con' command is executed.
18:46:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:46:40 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:47:40 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
18:47:47 INFO  : Disconnected from the channel tcfchan#38.
18:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:47:48 INFO  : 'fpga -state' command is executed.
18:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:48 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:47:48 INFO  : 'jtag frequency' command is executed.
18:47:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:47:48 INFO  : Context for 'APU' is selected.
18:47:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:47:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:48 INFO  : Context for 'APU' is selected.
18:47:48 INFO  : 'stop' command is executed.
18:47:49 INFO  : 'ps7_init' command is executed.
18:47:49 INFO  : 'ps7_post_config' command is executed.
18:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:49 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:49 INFO  : Memory regions updated for context APU
18:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:49 INFO  : 'con' command is executed.
18:47:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:47:49 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:48:16 INFO  : Disconnected from the channel tcfchan#39.
18:48:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:48:17 INFO  : 'fpga -state' command is executed.
18:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:48:17 INFO  : 'jtag frequency' command is executed.
18:48:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:48:17 INFO  : Context for 'APU' is selected.
18:48:17 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:48:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:17 INFO  : Context for 'APU' is selected.
18:48:17 INFO  : 'stop' command is executed.
18:48:17 INFO  : 'ps7_init' command is executed.
18:48:17 INFO  : 'ps7_post_config' command is executed.
18:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:18 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:18 INFO  : Memory regions updated for context APU
18:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:18 INFO  : 'con' command is executed.
18:48:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:48:18 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:48:52 INFO  : Disconnected from the channel tcfchan#40.
18:48:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:48:53 INFO  : 'fpga -state' command is executed.
18:48:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:53 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:48:53 INFO  : 'jtag frequency' command is executed.
18:48:53 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:48:53 INFO  : Context for 'APU' is selected.
18:48:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:48:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:53 INFO  : Context for 'APU' is selected.
18:48:53 INFO  : 'stop' command is executed.
18:48:53 INFO  : 'ps7_init' command is executed.
18:48:53 INFO  : 'ps7_post_config' command is executed.
18:48:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:54 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:54 INFO  : Memory regions updated for context APU
18:48:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:54 INFO  : 'con' command is executed.
18:48:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:48:54 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:53:33 INFO  : Disconnected from the channel tcfchan#41.
18:53:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:53:34 INFO  : 'fpga -state' command is executed.
18:53:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:53:34 INFO  : 'jtag frequency' command is executed.
18:53:34 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:53:34 INFO  : Context for 'APU' is selected.
18:53:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:53:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:34 INFO  : Context for 'APU' is selected.
18:53:34 INFO  : 'stop' command is executed.
18:53:34 INFO  : 'ps7_init' command is executed.
18:53:34 INFO  : 'ps7_post_config' command is executed.
18:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:35 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:35 INFO  : Memory regions updated for context APU
18:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:35 INFO  : 'con' command is executed.
18:53:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:53:35 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:54:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
18:54:20 INFO  : Disconnected from the channel tcfchan#42.
18:54:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:54:22 INFO  : 'fpga -state' command is executed.
18:54:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:54:22 INFO  : 'jtag frequency' command is executed.
18:54:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:54:22 INFO  : Context for 'APU' is selected.
18:54:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:54:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:22 INFO  : Context for 'APU' is selected.
18:54:22 INFO  : 'stop' command is executed.
18:54:23 INFO  : 'ps7_init' command is executed.
18:54:23 INFO  : 'ps7_post_config' command is executed.
18:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:23 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:23 INFO  : Memory regions updated for context APU
18:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:23 INFO  : 'con' command is executed.
18:54:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:54:23 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:59:58 INFO  : Disconnected from the channel tcfchan#43.
18:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:59:59 INFO  : 'fpga -state' command is executed.
18:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:59 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:59:59 INFO  : 'jtag frequency' command is executed.
18:59:59 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:59:59 INFO  : Context for 'APU' is selected.
18:59:59 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:59:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:59 INFO  : Context for 'APU' is selected.
18:59:59 INFO  : 'stop' command is executed.
19:00:00 INFO  : 'ps7_init' command is executed.
19:00:00 INFO  : 'ps7_post_config' command is executed.
19:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:00 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:00 INFO  : Memory regions updated for context APU
19:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:00 INFO  : 'con' command is executed.
19:00:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:00:00 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:00:36 INFO  : Disconnected from the channel tcfchan#44.
19:00:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:00:37 INFO  : 'fpga -state' command is executed.
19:00:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:38 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:00:38 INFO  : 'jtag frequency' command is executed.
19:00:38 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:00:38 INFO  : Context for 'APU' is selected.
19:00:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:00:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:38 INFO  : Context for 'APU' is selected.
19:00:38 INFO  : 'stop' command is executed.
19:00:38 INFO  : 'ps7_init' command is executed.
19:00:38 INFO  : 'ps7_post_config' command is executed.
19:00:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:00:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:38 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:38 INFO  : Memory regions updated for context APU
19:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:39 INFO  : 'con' command is executed.
19:00:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:00:39 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:01:15 INFO  : Disconnected from the channel tcfchan#45.
19:01:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:01:16 INFO  : 'fpga -state' command is executed.
19:01:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:01:17 INFO  : 'jtag frequency' command is executed.
19:01:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:01:17 INFO  : Context for 'APU' is selected.
19:01:17 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:01:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:17 INFO  : Context for 'APU' is selected.
19:01:17 INFO  : 'stop' command is executed.
19:01:17 INFO  : 'ps7_init' command is executed.
19:01:17 INFO  : 'ps7_post_config' command is executed.
19:01:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:01:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:17 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:18 INFO  : Memory regions updated for context APU
19:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:18 INFO  : 'con' command is executed.
19:01:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:01:18 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:01:42 INFO  : Disconnected from the channel tcfchan#46.
19:01:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:01:43 INFO  : 'fpga -state' command is executed.
19:01:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:43 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:01:43 INFO  : 'jtag frequency' command is executed.
19:01:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:01:43 INFO  : Context for 'APU' is selected.
19:01:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:01:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:43 INFO  : Context for 'APU' is selected.
19:01:43 INFO  : 'stop' command is executed.
19:01:44 INFO  : 'ps7_init' command is executed.
19:01:44 INFO  : 'ps7_post_config' command is executed.
19:01:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:01:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:44 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:44 INFO  : Memory regions updated for context APU
19:01:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:44 INFO  : 'con' command is executed.
19:01:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:01:44 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:02:40 INFO  : Disconnected from the channel tcfchan#47.
19:02:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:02:41 INFO  : 'fpga -state' command is executed.
19:02:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:42 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:02:42 INFO  : 'jtag frequency' command is executed.
19:02:42 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:02:42 INFO  : Context for 'APU' is selected.
19:02:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:02:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:42 INFO  : Context for 'APU' is selected.
19:02:42 INFO  : 'stop' command is executed.
19:02:42 INFO  : 'ps7_init' command is executed.
19:02:42 INFO  : 'ps7_post_config' command is executed.
19:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:42 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:42 INFO  : Memory regions updated for context APU
19:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:43 INFO  : 'con' command is executed.
19:02:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:02:43 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:03:37 INFO  : Disconnected from the channel tcfchan#48.
19:03:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:03:38 INFO  : 'fpga -state' command is executed.
19:03:40 INFO  : Memory regions updated for context APU
19:03:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:03:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
19:03:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:03:50 INFO  : 'fpga -state' command is executed.
19:03:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:50 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:03:50 INFO  : 'jtag frequency' command is executed.
19:03:50 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:03:50 INFO  : Context for 'APU' is selected.
19:03:50 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:03:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:50 INFO  : Context for 'APU' is selected.
19:03:50 INFO  : 'stop' command is executed.
19:03:50 INFO  : 'ps7_init' command is executed.
19:03:50 INFO  : 'ps7_post_config' command is executed.
19:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:51 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:51 INFO  : Memory regions updated for context APU
19:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:51 INFO  : 'con' command is executed.
19:03:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:03:51 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:04:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:04:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
19:04:30 INFO  : Disconnected from the channel tcfchan#49.
19:04:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:04:31 INFO  : 'fpga -state' command is executed.
19:04:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:31 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:04:31 INFO  : 'jtag frequency' command is executed.
19:04:31 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:04:31 INFO  : Context for 'APU' is selected.
19:04:31 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:04:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:31 INFO  : Context for 'APU' is selected.
19:04:31 INFO  : 'stop' command is executed.
19:04:31 INFO  : 'ps7_init' command is executed.
19:04:31 INFO  : 'ps7_post_config' command is executed.
19:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:32 INFO  : The application 'C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:32 INFO  : Memory regions updated for context APU
19:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:32 INFO  : 'con' command is executed.
19:04:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:04:32 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\initial_gyro_tester_experiments\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:11:03 INFO  : Disconnected from the channel tcfchan#50.
11:13:33 INFO  : Registering command handlers for SDK TCF services
11:13:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
11:13:44 INFO  : XSCT server has started successfully.
11:13:50 INFO  : Successfully done setting XSCT server connection channel  
11:13:50 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
11:13:50 INFO  : Successfully done setting SDK workspace  
11:13:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
11:14:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552072237873,  Project:1551920319890
11:14:08 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
11:15:55 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
11:17:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:17:25 INFO  : Clearing existing target manager status.
11:17:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:17:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:24:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
11:24:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
11:25:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
11:25:20 INFO  : 'fpga -state' command is executed.
11:25:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:21 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
11:25:21 INFO  : 'jtag frequency' command is executed.
11:25:21 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
11:25:21 INFO  : Context for 'APU' is selected.
11:25:21 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
11:25:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:21 INFO  : Context for 'APU' is selected.
11:25:21 INFO  : 'stop' command is executed.
11:25:23 INFO  : 'ps7_init' command is executed.
11:25:23 INFO  : 'ps7_post_config' command is executed.
11:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:24 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:24 INFO  : Memory regions updated for context APU
11:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:24 INFO  : 'con' command is executed.
11:25:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

11:25:24 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
11:25:46 INFO  : Disconnected from the channel tcfchan#1.
11:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
11:25:48 INFO  : 'fpga -state' command is executed.
11:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:49 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
11:25:49 INFO  : 'jtag frequency' command is executed.
11:25:49 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
11:25:49 INFO  : Context for 'APU' is selected.
11:25:55 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
11:25:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:55 INFO  : Context for 'APU' is selected.
11:25:55 INFO  : 'stop' command is executed.
11:25:56 INFO  : 'ps7_init' command is executed.
11:25:56 INFO  : 'ps7_post_config' command is executed.
11:25:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:57 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:57 INFO  : Memory regions updated for context APU
11:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:58 INFO  : 'con' command is executed.
11:25:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

11:25:58 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
11:29:53 INFO  : Disconnected from the channel tcfchan#2.
11:29:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
11:29:54 INFO  : 'fpga -state' command is executed.
11:29:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:55 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
11:29:55 INFO  : 'jtag frequency' command is executed.
11:29:55 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
11:29:55 INFO  : Context for 'APU' is selected.
11:29:55 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
11:29:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:55 INFO  : Context for 'APU' is selected.
11:29:55 INFO  : 'stop' command is executed.
11:29:57 INFO  : 'ps7_init' command is executed.
11:29:57 INFO  : 'ps7_post_config' command is executed.
11:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:58 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:59 INFO  : Memory regions updated for context APU
11:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:59 INFO  : 'con' command is executed.
11:29:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

11:29:59 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
11:30:43 INFO  : Disconnected from the channel tcfchan#3.
11:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
11:30:44 INFO  : 'fpga -state' command is executed.
11:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:45 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
11:30:45 INFO  : 'jtag frequency' command is executed.
11:30:45 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
11:30:45 INFO  : Context for 'APU' is selected.
11:30:45 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
11:30:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:46 INFO  : Context for 'APU' is selected.
11:30:46 INFO  : 'stop' command is executed.
11:30:47 INFO  : 'ps7_init' command is executed.
11:30:47 INFO  : 'ps7_post_config' command is executed.
11:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:48 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:48 INFO  : Memory regions updated for context APU
11:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:49 INFO  : 'con' command is executed.
11:30:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

11:30:49 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
11:32:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
11:32:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
11:32:32 INFO  : Disconnected from the channel tcfchan#4.
11:32:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
11:32:34 INFO  : 'fpga -state' command is executed.
11:32:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:35 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
11:32:35 INFO  : 'jtag frequency' command is executed.
11:32:35 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
11:32:35 INFO  : Context for 'APU' is selected.
11:32:35 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
11:32:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:35 INFO  : Context for 'APU' is selected.
11:32:35 INFO  : 'stop' command is executed.
11:32:36 INFO  : 'ps7_init' command is executed.
11:32:36 INFO  : 'ps7_post_config' command is executed.
11:32:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:37 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:38 INFO  : Memory regions updated for context APU
11:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:38 INFO  : 'con' command is executed.
11:32:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

11:32:38 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
11:33:11 INFO  : Disconnected from the channel tcfchan#5.
12:48:31 INFO  : Registering command handlers for SDK TCF services
12:48:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
12:48:40 INFO  : XSCT server has started successfully.
12:48:40 INFO  : Successfully done setting XSCT server connection channel  
12:48:40 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
12:48:40 INFO  : Successfully done setting SDK workspace  
12:48:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
12:50:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:50:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
12:50:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:50:46 INFO  : 'fpga -state' command is executed.
12:50:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:47 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
12:50:47 INFO  : 'jtag frequency' command is executed.
12:50:47 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
12:50:48 INFO  : Context for 'APU' is selected.
12:50:48 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
12:50:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:48 INFO  : Context for 'APU' is selected.
12:50:48 INFO  : 'stop' command is executed.
12:50:49 INFO  : 'ps7_init' command is executed.
12:50:50 INFO  : 'ps7_post_config' command is executed.
12:50:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:50:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:51 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:51 INFO  : Memory regions updated for context APU
12:50:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:51 INFO  : 'con' command is executed.
12:50:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

12:50:51 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
13:21:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552080061551,  Project:1552072237873
13:21:25 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:21:35 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
13:21:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:22:00 INFO  : Clearing existing target manager status.
13:22:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:22:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:22:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
13:22:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
13:22:52 INFO  : Disconnected from the channel tcfchan#1.
13:22:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
13:22:54 INFO  : 'fpga -state' command is executed.
13:22:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:54 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
13:22:54 INFO  : 'jtag frequency' command is executed.
13:22:55 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
13:22:55 INFO  : Context for 'APU' is selected.
13:23:00 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
13:23:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:00 INFO  : Context for 'APU' is selected.
13:23:00 INFO  : 'stop' command is executed.
13:23:02 INFO  : 'ps7_init' command is executed.
13:23:02 INFO  : 'ps7_post_config' command is executed.
13:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:03 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:04 INFO  : Memory regions updated for context APU
13:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:04 INFO  : 'con' command is executed.
13:23:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

13:23:04 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
08:17:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
23:50:56 INFO  : Registering command handlers for SDK TCF services
23:50:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
23:51:11 INFO  : XSCT server has started successfully.
23:51:16 INFO  : Successfully done setting XSCT server connection channel  
23:51:16 INFO  : Successfully done setting SDK workspace  
23:51:16 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
23:51:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
23:51:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552711345394,  Project:1552080061551
23:51:39 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
23:51:58 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
23:52:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:52:09 INFO  : Clearing existing target manager status.
23:52:09 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:52:09 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:55:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:55:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
23:55:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:55:45 INFO  : 'fpga -state' command is executed.
23:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:45 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:55:45 INFO  : 'jtag frequency' command is executed.
23:55:45 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:55:46 INFO  : Context for 'APU' is selected.
23:55:46 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:55:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:46 INFO  : Context for 'APU' is selected.
23:55:46 INFO  : 'stop' command is executed.
23:55:47 INFO  : 'ps7_init' command is executed.
23:55:47 INFO  : 'ps7_post_config' command is executed.
23:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:55:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:49 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:49 INFO  : Memory regions updated for context APU
23:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:49 INFO  : 'con' command is executed.
23:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:55:49 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:59:38 INFO  : Disconnected from the channel tcfchan#1.
23:59:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:59:39 INFO  : 'fpga -state' command is executed.
23:59:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:40 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:59:40 INFO  : 'jtag frequency' command is executed.
23:59:40 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:59:40 INFO  : Context for 'APU' is selected.
23:59:46 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:59:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:47 INFO  : Context for 'APU' is selected.
23:59:47 INFO  : 'stop' command is executed.
23:59:48 INFO  : 'ps7_init' command is executed.
23:59:48 INFO  : 'ps7_post_config' command is executed.
23:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:49 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:50 INFO  : Memory regions updated for context APU
23:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:50 INFO  : 'con' command is executed.
23:59:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:59:50 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:08:06 INFO  : Disconnected from the channel tcfchan#2.
00:08:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:08:07 INFO  : 'fpga -state' command is executed.
00:08:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:08 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:08:08 INFO  : 'jtag frequency' command is executed.
00:08:08 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:08:08 INFO  : Context for 'APU' is selected.
00:08:08 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:08:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:09 INFO  : Context for 'APU' is selected.
00:08:09 INFO  : 'stop' command is executed.
00:08:10 INFO  : 'ps7_init' command is executed.
00:08:10 INFO  : 'ps7_post_config' command is executed.
00:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:11 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:12 INFO  : Memory regions updated for context APU
00:08:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:12 INFO  : 'con' command is executed.
00:08:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:08:12 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:14:03 INFO  : Disconnected from the channel tcfchan#3.
00:14:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:14:04 INFO  : 'fpga -state' command is executed.
00:14:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:05 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:14:05 INFO  : 'jtag frequency' command is executed.
00:14:06 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:14:06 INFO  : Context for 'APU' is selected.
00:14:06 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:14:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:06 INFO  : Context for 'APU' is selected.
00:14:06 INFO  : 'stop' command is executed.
00:14:08 INFO  : 'ps7_init' command is executed.
00:14:08 INFO  : 'ps7_post_config' command is executed.
00:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:09 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:09 INFO  : Memory regions updated for context APU
00:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:09 INFO  : 'con' command is executed.
00:14:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:14:09 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:15:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:15:34 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
00:15:41 INFO  : Disconnected from the channel tcfchan#4.
00:15:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:15:42 INFO  : 'fpga -state' command is executed.
00:15:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:43 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:15:43 INFO  : 'jtag frequency' command is executed.
00:15:43 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:15:43 INFO  : Context for 'APU' is selected.
00:15:43 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:15:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:43 INFO  : Context for 'APU' is selected.
00:15:44 INFO  : 'stop' command is executed.
00:15:45 INFO  : 'ps7_init' command is executed.
00:15:45 INFO  : 'ps7_post_config' command is executed.
00:15:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:15:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:46 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:46 INFO  : Memory regions updated for context APU
00:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:47 INFO  : 'con' command is executed.
00:15:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:15:47 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:18:10 INFO  : Disconnected from the channel tcfchan#5.
00:18:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:18:12 INFO  : 'fpga -state' command is executed.
00:18:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:12 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:18:13 INFO  : 'jtag frequency' command is executed.
00:18:13 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:18:13 INFO  : Context for 'APU' is selected.
00:18:13 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:18:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:13 INFO  : Context for 'APU' is selected.
00:18:13 INFO  : 'stop' command is executed.
00:18:14 INFO  : 'ps7_init' command is executed.
00:18:14 INFO  : 'ps7_post_config' command is executed.
00:18:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:18:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:15 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:15 INFO  : Memory regions updated for context APU
00:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:16 INFO  : 'con' command is executed.
00:18:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:18:16 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:23:29 INFO  : Disconnected from the channel tcfchan#6.
00:23:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:23:30 INFO  : 'fpga -state' command is executed.
00:23:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:31 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:23:31 INFO  : 'jtag frequency' command is executed.
00:23:31 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:23:31 INFO  : Context for 'APU' is selected.
00:23:31 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:23:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:31 INFO  : Context for 'APU' is selected.
00:23:31 INFO  : 'stop' command is executed.
00:23:33 INFO  : 'ps7_init' command is executed.
00:23:33 INFO  : 'ps7_post_config' command is executed.
00:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:34 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:34 INFO  : Memory regions updated for context APU
00:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:34 INFO  : 'con' command is executed.
00:23:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:23:34 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:24:50 INFO  : Disconnected from the channel tcfchan#7.
00:24:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:24:51 INFO  : 'fpga -state' command is executed.
00:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:52 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:24:52 INFO  : 'jtag frequency' command is executed.
00:24:52 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:24:52 INFO  : Context for 'APU' is selected.
00:24:52 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:24:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:52 INFO  : Context for 'APU' is selected.
00:24:52 INFO  : 'stop' command is executed.
00:24:54 INFO  : 'ps7_init' command is executed.
00:24:54 INFO  : 'ps7_post_config' command is executed.
00:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:55 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:55 INFO  : Memory regions updated for context APU
00:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:56 INFO  : 'con' command is executed.
00:24:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:24:56 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:54:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552722853763,  Project:1552711345394
00:54:42 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:54:50 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
00:55:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:55:08 INFO  : Clearing existing target manager status.
00:55:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:55:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:55:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:55:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
00:55:34 INFO  : Disconnected from the channel tcfchan#8.
00:55:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:55:36 INFO  : 'fpga -state' command is executed.
00:55:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:37 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:55:37 INFO  : 'jtag frequency' command is executed.
00:55:37 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:55:37 INFO  : Context for 'APU' is selected.
00:55:37 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:55:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:37 INFO  : Context for 'APU' is selected.
00:55:37 INFO  : 'stop' command is executed.
00:55:39 INFO  : 'ps7_init' command is executed.
00:55:39 INFO  : 'ps7_post_config' command is executed.
00:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:40 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:40 INFO  : Memory regions updated for context APU
00:55:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:41 INFO  : 'con' command is executed.
00:55:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:55:41 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:57:04 INFO  : Disconnected from the channel tcfchan#9.
00:57:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:57:05 INFO  : 'fpga -state' command is executed.
00:57:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:06 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:57:06 INFO  : 'jtag frequency' command is executed.
00:57:06 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:57:06 INFO  : Context for 'APU' is selected.
00:57:07 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:57:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:07 INFO  : Context for 'APU' is selected.
00:57:07 INFO  : 'stop' command is executed.
00:57:08 INFO  : 'ps7_init' command is executed.
00:57:08 INFO  : 'ps7_post_config' command is executed.
00:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:09 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:57:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:10 INFO  : Memory regions updated for context APU
00:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:10 INFO  : 'con' command is executed.
00:57:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:57:10 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:28:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552724733961,  Project:1552722853763
01:28:29 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:28:37 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
01:28:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:28:51 INFO  : Clearing existing target manager status.
01:28:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:28:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:28:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
01:29:11 INFO  : Disconnected from the channel tcfchan#10.
01:29:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:29:12 INFO  : 'fpga -state' command is executed.
01:29:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:13 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:29:13 INFO  : 'jtag frequency' command is executed.
01:29:13 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:29:13 INFO  : Context for 'APU' is selected.
01:29:13 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:29:13 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:13 INFO  : Context for 'APU' is selected.
01:29:13 INFO  : 'stop' command is executed.
01:29:15 INFO  : 'ps7_init' command is executed.
01:29:15 INFO  : 'ps7_post_config' command is executed.
01:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:16 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:16 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:17 INFO  : Memory regions updated for context APU
01:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:17 INFO  : 'con' command is executed.
01:29:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:29:17 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:30:10 INFO  : Disconnected from the channel tcfchan#11.
12:22:59 INFO  : Registering command handlers for SDK TCF services
12:23:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
12:23:13 INFO  : XSCT server has started successfully.
12:23:14 INFO  : Successfully done setting XSCT server connection channel  
12:23:23 INFO  : Successfully done setting SDK workspace  
12:23:23 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
12:23:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
12:23:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552811366153,  Project:1552724733961
12:23:46 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
12:24:04 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
12:24:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:24:17 INFO  : Clearing existing target manager status.
12:24:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:24:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:37:31 INFO  : Registering command handlers for SDK TCF services
12:37:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
12:37:41 INFO  : XSCT server has started successfully.
12:37:45 INFO  : Successfully done setting XSCT server connection channel  
12:37:45 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
12:37:45 INFO  : Successfully done setting SDK workspace  
12:37:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
12:38:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552850986876,  Project:1552811366153
12:38:03 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
12:38:17 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
12:38:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:38:27 INFO  : Clearing existing target manager status.
12:38:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:38:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:39:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
12:39:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:39:35 INFO  : 'fpga -state' command is executed.
12:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:36 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
12:39:36 INFO  : 'jtag frequency' command is executed.
12:39:36 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
12:39:37 INFO  : Context for 'APU' is selected.
12:39:37 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
12:39:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:37 INFO  : Context for 'APU' is selected.
12:39:37 INFO  : 'stop' command is executed.
12:39:38 INFO  : 'ps7_init' command is executed.
12:39:38 INFO  : 'ps7_post_config' command is executed.
12:39:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:40 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:40 INFO  : Memory regions updated for context APU
12:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:40 INFO  : 'con' command is executed.
12:39:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

12:39:40 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
12:42:14 INFO  : Disconnected from the channel tcfchan#1.
12:42:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:42:16 INFO  : 'fpga -state' command is executed.
12:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:17 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
12:42:17 INFO  : 'jtag frequency' command is executed.
12:42:17 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
12:42:17 INFO  : Context for 'APU' is selected.
12:42:23 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
12:42:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:23 INFO  : Context for 'APU' is selected.
12:42:23 INFO  : 'stop' command is executed.
12:42:25 INFO  : 'ps7_init' command is executed.
12:42:25 INFO  : 'ps7_post_config' command is executed.
12:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:26 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:26 INFO  : Memory regions updated for context APU
12:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:27 INFO  : 'con' command is executed.
12:42:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

12:42:27 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
12:43:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:43:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
12:43:52 INFO  : Disconnected from the channel tcfchan#2.
12:43:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:43:53 INFO  : 'fpga -state' command is executed.
12:43:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:54 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
12:43:54 INFO  : 'jtag frequency' command is executed.
12:43:54 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
12:43:54 INFO  : Context for 'APU' is selected.
12:43:54 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
12:43:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:54 INFO  : Context for 'APU' is selected.
12:43:54 INFO  : 'stop' command is executed.
12:43:56 INFO  : 'ps7_init' command is executed.
12:43:56 INFO  : 'ps7_post_config' command is executed.
12:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:57 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:43:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

12:43:57 INFO  : Memory regions updated for context APU
12:43:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:57 INFO  : 'con' command is executed.
12:43:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

12:43:57 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
12:46:31 INFO  : Disconnected from the channel tcfchan#3.
12:46:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:46:32 INFO  : 'fpga -state' command is executed.
12:46:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:33 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
12:46:33 INFO  : 'jtag frequency' command is executed.
12:46:33 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
12:46:34 INFO  : Context for 'APU' is selected.
12:46:34 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
12:46:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:34 INFO  : Context for 'APU' is selected.
12:46:34 INFO  : 'stop' command is executed.
12:46:36 INFO  : 'ps7_init' command is executed.
12:46:36 INFO  : 'ps7_post_config' command is executed.
12:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:37 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:37 INFO  : Memory regions updated for context APU
12:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:37 INFO  : 'con' command is executed.
12:46:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

12:46:37 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
12:50:45 INFO  : Disconnected from the channel tcfchan#4.
12:50:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:50:46 INFO  : 'fpga -state' command is executed.
12:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:47 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
12:50:47 INFO  : 'jtag frequency' command is executed.
12:50:47 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
12:50:47 INFO  : Context for 'APU' is selected.
12:50:47 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
12:50:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:47 INFO  : Context for 'APU' is selected.
12:50:47 INFO  : 'stop' command is executed.
12:50:49 INFO  : 'ps7_init' command is executed.
12:50:49 INFO  : 'ps7_post_config' command is executed.
12:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:50 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:50 INFO  : Memory regions updated for context APU
12:50:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:50 INFO  : 'con' command is executed.
12:50:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

12:50:50 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
12:51:32 INFO  : Disconnected from the channel tcfchan#5.
13:34:04 INFO  : Registering command handlers for SDK TCF services
13:34:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
13:34:15 INFO  : XSCT server has started successfully.
13:34:20 INFO  : Successfully done setting XSCT server connection channel  
13:34:20 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
13:34:21 INFO  : Successfully done setting SDK workspace  
13:34:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
13:34:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552854281756,  Project:1552850986876
13:34:41 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
13:34:55 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
13:35:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:35:07 INFO  : Clearing existing target manager status.
13:35:07 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:35:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:35:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
13:35:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
13:36:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
13:36:32 INFO  : 'fpga -state' command is executed.
13:36:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:33 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
13:36:33 INFO  : 'jtag frequency' command is executed.
13:36:33 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
13:36:33 INFO  : Context for 'APU' is selected.
13:36:33 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
13:36:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:33 INFO  : Context for 'APU' is selected.
13:36:34 INFO  : 'stop' command is executed.
13:36:35 INFO  : 'ps7_init' command is executed.
13:36:35 INFO  : 'ps7_post_config' command is executed.
13:36:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:36:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:36 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:36 INFO  : Memory regions updated for context APU
13:36:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:37 INFO  : 'con' command is executed.
13:36:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

13:36:37 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
13:37:16 INFO  : Disconnected from the channel tcfchan#1.
13:37:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
13:37:18 INFO  : 'fpga -state' command is executed.
13:37:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:19 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
13:37:19 INFO  : 'jtag frequency' command is executed.
13:37:19 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
13:37:19 INFO  : Context for 'APU' is selected.
13:37:25 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
13:37:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:25 INFO  : Context for 'APU' is selected.
13:37:25 INFO  : 'stop' command is executed.
13:37:27 INFO  : 'ps7_init' command is executed.
13:37:27 INFO  : 'ps7_post_config' command is executed.
13:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:28 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:37:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:28 INFO  : Memory regions updated for context APU
13:37:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:29 INFO  : 'con' command is executed.
13:37:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

13:37:29 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:12:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552859338188,  Project:1552854281756
15:12:48 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:35:11 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
15:35:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:35:24 INFO  : Clearing existing target manager status.
15:35:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:35:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:38:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
15:38:24 INFO  : Disconnected from the channel tcfchan#2.
15:38:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:38:25 INFO  : 'fpga -state' command is executed.
15:38:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:26 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:38:26 INFO  : 'jtag frequency' command is executed.
15:38:26 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:38:26 INFO  : Context for 'APU' is selected.
15:38:26 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:38:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:27 INFO  : Context for 'APU' is selected.
15:38:27 INFO  : 'stop' command is executed.
15:38:28 INFO  : 'ps7_init' command is executed.
15:38:28 INFO  : 'ps7_post_config' command is executed.
15:38:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:38:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:29 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:29 INFO  : Memory regions updated for context APU
15:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:30 INFO  : 'con' command is executed.
15:38:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:38:30 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:40:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:40:07 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
15:41:02 INFO  : Disconnected from the channel tcfchan#3.
15:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:41:03 INFO  : 'fpga -state' command is executed.
15:41:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:04 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:41:04 INFO  : 'jtag frequency' command is executed.
15:41:04 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:41:04 INFO  : Context for 'APU' is selected.
15:41:04 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:41:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:04 INFO  : Context for 'APU' is selected.
15:41:04 INFO  : 'stop' command is executed.
15:41:05 INFO  : 'ps7_init' command is executed.
15:41:05 INFO  : 'ps7_post_config' command is executed.
15:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:07 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:07 INFO  : Memory regions updated for context APU
15:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:07 INFO  : 'con' command is executed.
15:41:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:41:07 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:30:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552865194005,  Project:1552859338188
16:30:42 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:30:46 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
16:31:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:31:01 INFO  : Clearing existing target manager status.
16:31:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:31:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:31:19 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
16:31:27 INFO  : Disconnected from the channel tcfchan#4.
16:31:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:31:28 INFO  : 'fpga -state' command is executed.
16:31:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:29 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:31:29 INFO  : 'jtag frequency' command is executed.
16:31:29 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:31:29 INFO  : Context for 'APU' is selected.
16:31:29 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:31:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:29 INFO  : Context for 'APU' is selected.
16:31:30 INFO  : 'stop' command is executed.
16:31:31 INFO  : 'ps7_init' command is executed.
16:31:31 INFO  : 'ps7_post_config' command is executed.
16:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:32 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:32 INFO  : Memory regions updated for context APU
16:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:33 INFO  : 'con' command is executed.
16:31:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:31:33 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:42:34 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
17:42:46 INFO  : Disconnected from the channel tcfchan#5.
17:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:42:47 INFO  : 'fpga -state' command is executed.
17:42:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:48 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
17:42:48 INFO  : 'jtag frequency' command is executed.
17:42:48 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:42:48 INFO  : Context for 'APU' is selected.
17:42:48 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:42:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:48 INFO  : Context for 'APU' is selected.
17:42:48 INFO  : 'stop' command is executed.
17:42:50 INFO  : 'ps7_init' command is executed.
17:42:50 INFO  : 'ps7_post_config' command is executed.
17:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:51 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:51 INFO  : Memory regions updated for context APU
17:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:51 INFO  : 'con' command is executed.
17:42:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

17:42:51 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:44:00 INFO  : Disconnected from the channel tcfchan#6.
17:44:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:44:01 INFO  : 'fpga -state' command is executed.
17:44:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:02 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
17:44:02 INFO  : 'jtag frequency' command is executed.
17:44:02 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:44:02 INFO  : Context for 'APU' is selected.
17:44:02 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:44:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:03 INFO  : Context for 'APU' is selected.
17:44:03 INFO  : 'stop' command is executed.
17:44:04 INFO  : 'ps7_init' command is executed.
17:44:04 INFO  : 'ps7_post_config' command is executed.
17:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:05 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:05 INFO  : Memory regions updated for context APU
17:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:06 INFO  : 'con' command is executed.
17:44:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

17:44:06 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:51:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552877424997,  Project:1552865194005
19:51:43 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:51:48 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
19:52:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:52:08 INFO  : Clearing existing target manager status.
19:52:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:52:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:52:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:52:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
19:52:50 INFO  : Disconnected from the channel tcfchan#7.
19:52:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:52:52 INFO  : 'fpga -state' command is executed.
19:52:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:53 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
19:52:53 INFO  : 'jtag frequency' command is executed.
19:52:53 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:52:53 INFO  : Context for 'APU' is selected.
19:52:53 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:52:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:53 INFO  : Context for 'APU' is selected.
19:52:53 INFO  : 'stop' command is executed.
19:52:54 INFO  : 'ps7_init' command is executed.
19:52:54 INFO  : 'ps7_post_config' command is executed.
19:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:52:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:55 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:56 INFO  : Memory regions updated for context APU
19:52:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:56 INFO  : 'con' command is executed.
19:52:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

19:52:56 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:57:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:57:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
19:57:36 INFO  : Disconnected from the channel tcfchan#8.
19:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:57:38 INFO  : 'fpga -state' command is executed.
19:57:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:38 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
19:57:38 INFO  : 'jtag frequency' command is executed.
19:57:38 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:57:39 INFO  : Context for 'APU' is selected.
19:57:39 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:57:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:39 INFO  : Context for 'APU' is selected.
19:57:39 INFO  : 'stop' command is executed.
19:57:40 INFO  : 'ps7_init' command is executed.
19:57:40 INFO  : 'ps7_post_config' command is executed.
19:57:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:41 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:41 INFO  : Memory regions updated for context APU
19:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:42 INFO  : 'con' command is executed.
19:57:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

19:57:42 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:59:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
19:59:20 INFO  : Disconnected from the channel tcfchan#9.
19:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:59:21 INFO  : 'fpga -state' command is executed.
19:59:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:22 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
19:59:22 INFO  : 'jtag frequency' command is executed.
19:59:22 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:59:22 INFO  : Context for 'APU' is selected.
19:59:22 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:59:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:22 INFO  : Context for 'APU' is selected.
19:59:22 INFO  : 'stop' command is executed.
19:59:23 INFO  : 'ps7_init' command is executed.
19:59:23 INFO  : 'ps7_post_config' command is executed.
19:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:25 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:25 INFO  : Memory regions updated for context APU
19:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:25 INFO  : 'con' command is executed.
19:59:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

19:59:25 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
20:59:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552881417229,  Project:1552877424997
20:59:13 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:59:17 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
20:59:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:59:32 INFO  : Clearing existing target manager status.
20:59:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:59:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:59:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:59:58 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
21:00:31 INFO  : Disconnected from the channel tcfchan#10.
21:00:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:00:32 INFO  : 'fpga -state' command is executed.
21:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:33 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
21:00:33 INFO  : 'jtag frequency' command is executed.
21:00:33 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:00:33 INFO  : Context for 'APU' is selected.
21:00:33 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
21:00:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:33 INFO  : Context for 'APU' is selected.
21:00:33 INFO  : 'stop' command is executed.
21:00:35 INFO  : 'ps7_init' command is executed.
21:00:35 INFO  : 'ps7_post_config' command is executed.
21:00:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:36 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:36 INFO  : Memory regions updated for context APU
21:00:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:37 INFO  : 'con' command is executed.
21:00:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

21:00:37 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
21:01:49 INFO  : Disconnected from the channel tcfchan#11.
21:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:01:50 INFO  : 'fpga -state' command is executed.
21:01:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:51 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
21:01:51 INFO  : 'jtag frequency' command is executed.
21:01:51 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:01:51 INFO  : Context for 'APU' is selected.
21:01:51 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
21:01:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:51 INFO  : Context for 'APU' is selected.
21:01:51 INFO  : 'stop' command is executed.
21:01:53 INFO  : 'ps7_init' command is executed.
21:01:53 INFO  : 'ps7_post_config' command is executed.
21:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:54 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:54 INFO  : Memory regions updated for context APU
21:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:54 INFO  : 'con' command is executed.
21:01:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

21:01:54 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:02:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552888921844,  Project:1552881417229
23:02:28 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:02:35 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
23:03:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:03:01 INFO  : Clearing existing target manager status.
23:03:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:03:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:03:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:03:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
23:03:33 INFO  : Disconnected from the channel tcfchan#12.
23:03:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:03:34 INFO  : 'fpga -state' command is executed.
23:03:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:35 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:03:35 INFO  : 'jtag frequency' command is executed.
23:03:35 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:03:35 INFO  : Context for 'APU' is selected.
23:03:35 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:03:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:35 INFO  : Context for 'APU' is selected.
23:03:35 INFO  : 'stop' command is executed.
23:03:37 INFO  : 'ps7_init' command is executed.
23:03:37 INFO  : 'ps7_post_config' command is executed.
23:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:38 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:38 INFO  : Memory regions updated for context APU
23:03:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:38 INFO  : 'con' command is executed.
23:03:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:03:38 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:06:05 INFO  : Disconnected from the channel tcfchan#13.
23:06:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:06:07 INFO  : 'fpga -state' command is executed.
23:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:07 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:06:07 INFO  : 'jtag frequency' command is executed.
23:06:07 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:06:08 INFO  : Context for 'APU' is selected.
23:06:08 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:06:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:08 INFO  : Context for 'APU' is selected.
23:06:08 INFO  : 'stop' command is executed.
23:06:09 INFO  : 'ps7_init' command is executed.
23:06:09 INFO  : 'ps7_post_config' command is executed.
23:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:10 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:10 INFO  : Memory regions updated for context APU
23:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:11 INFO  : 'con' command is executed.
23:06:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:06:11 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:40:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552891230607,  Project:1552888921844
23:40:53 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:41:03 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
23:41:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:41:30 INFO  : Clearing existing target manager status.
23:41:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:41:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:41:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:41:41 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
23:44:31 INFO  : Registering command handlers for SDK TCF services
23:44:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
23:44:48 INFO  : XSCT server has started successfully.
23:44:55 INFO  : Successfully done setting XSCT server connection channel  
23:44:55 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
23:44:55 INFO  : Successfully done setting SDK workspace  
23:44:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
23:45:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:45:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
23:46:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:46:22 INFO  : 'fpga -state' command is executed.
23:46:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:23 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:46:23 INFO  : 'jtag frequency' command is executed.
23:46:23 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:46:23 INFO  : Context for 'APU' is selected.
23:46:23 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:46:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:23 INFO  : Context for 'APU' is selected.
23:46:23 INFO  : 'stop' command is executed.
23:46:25 INFO  : 'ps7_init' command is executed.
23:46:25 INFO  : 'ps7_post_config' command is executed.
23:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:26 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:26 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:26 INFO  : Memory regions updated for context APU
23:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:27 INFO  : 'con' command is executed.
23:46:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:46:27 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:47:57 INFO  : Disconnected from the channel tcfchan#1.
23:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:47:58 INFO  : 'fpga -state' command is executed.
23:47:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:59 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:47:59 INFO  : 'jtag frequency' command is executed.
23:47:59 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:47:59 INFO  : Context for 'APU' is selected.
23:48:05 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:48:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:05 INFO  : Context for 'APU' is selected.
23:48:05 INFO  : 'stop' command is executed.
23:48:06 INFO  : 'ps7_init' command is executed.
23:48:06 INFO  : 'ps7_post_config' command is executed.
23:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:08 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:08 INFO  : Memory regions updated for context APU
23:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:08 INFO  : 'con' command is executed.
23:48:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:48:08 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:49:45 INFO  : Disconnected from the channel tcfchan#2.
23:57:22 INFO  : Registering command handlers for SDK TCF services
23:57:25 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
23:57:31 INFO  : XSCT server has started successfully.
23:57:33 INFO  : Successfully done setting XSCT server connection channel  
23:57:33 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
23:57:33 INFO  : Successfully done setting SDK workspace  
23:57:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
23:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:59:02 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
23:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:59:11 INFO  : 'fpga -state' command is executed.
23:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:12 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:59:12 INFO  : 'jtag frequency' command is executed.
23:59:12 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:59:12 INFO  : Context for 'APU' is selected.
23:59:12 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:59:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:12 INFO  : Context for 'APU' is selected.
23:59:12 INFO  : 'stop' command is executed.
23:59:14 INFO  : 'ps7_init' command is executed.
23:59:14 INFO  : 'ps7_post_config' command is executed.
23:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:15 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:15 INFO  : Memory regions updated for context APU
23:59:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:16 INFO  : 'con' command is executed.
23:59:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:59:16 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:59:36 INFO  : Disconnected from the channel tcfchan#1.
23:59:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:59:37 INFO  : 'fpga -state' command is executed.
23:59:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:38 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:59:38 INFO  : 'jtag frequency' command is executed.
23:59:38 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:59:38 INFO  : Context for 'APU' is selected.
23:59:45 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:59:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:45 INFO  : Context for 'APU' is selected.
23:59:45 INFO  : 'stop' command is executed.
23:59:46 INFO  : 'ps7_init' command is executed.
23:59:46 INFO  : 'ps7_post_config' command is executed.
23:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:47 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:48 INFO  : Memory regions updated for context APU
23:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:48 INFO  : 'con' command is executed.
23:59:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:59:48 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:28:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552894057820,  Project:1552891230607
00:28:03 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:28:18 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
00:28:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:28:42 INFO  : Clearing existing target manager status.
00:28:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:28:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:29:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
00:29:17 INFO  : Disconnected from the channel tcfchan#2.
00:29:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:29:18 INFO  : 'fpga -state' command is executed.
00:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:19 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:29:19 INFO  : 'jtag frequency' command is executed.
00:29:20 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:29:20 INFO  : Context for 'APU' is selected.
00:29:20 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:21 INFO  : Context for 'APU' is selected.
00:29:21 INFO  : 'stop' command is executed.
00:29:22 INFO  : 'ps7_init' command is executed.
00:29:22 INFO  : 'ps7_post_config' command is executed.
00:29:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:23 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:24 INFO  : Memory regions updated for context APU
00:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:24 INFO  : 'con' command is executed.
00:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:29:24 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:33:10 INFO  : Disconnected from the channel tcfchan#3.
00:33:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:33:12 INFO  : 'fpga -state' command is executed.
00:33:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:13 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:33:13 INFO  : 'jtag frequency' command is executed.
00:33:13 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:33:13 INFO  : Context for 'APU' is selected.
00:33:13 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:33:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:13 INFO  : Context for 'APU' is selected.
00:33:13 INFO  : 'stop' command is executed.
00:33:15 INFO  : 'ps7_init' command is executed.
00:33:15 INFO  : 'ps7_post_config' command is executed.
00:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:16 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:16 INFO  : Memory regions updated for context APU
00:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:16 INFO  : 'con' command is executed.
00:33:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:33:16 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:35:40 INFO  : Disconnected from the channel tcfchan#4.
00:35:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:35:41 INFO  : 'fpga -state' command is executed.
00:35:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:42 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:35:42 INFO  : 'jtag frequency' command is executed.
00:35:42 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:35:42 INFO  : Context for 'APU' is selected.
00:35:42 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:35:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:42 INFO  : Context for 'APU' is selected.
00:35:42 INFO  : 'stop' command is executed.
00:35:43 INFO  : 'ps7_init' command is executed.
00:35:43 INFO  : 'ps7_post_config' command is executed.
00:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:45 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:45 INFO  : Memory regions updated for context APU
00:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:45 INFO  : 'con' command is executed.
00:35:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:35:45 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:40:00 INFO  : Disconnected from the channel tcfchan#5.
23:57:43 INFO  : Registering command handlers for SDK TCF services
23:57:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
23:57:57 INFO  : XSCT server has started successfully.
23:58:03 INFO  : Successfully done setting XSCT server connection channel  
23:58:03 INFO  : Successfully done setting SDK workspace  
23:58:03 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
23:58:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
23:58:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553237670191,  Project:1552894057820
23:58:26 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
23:58:42 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
23:58:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:58:55 INFO  : Clearing existing target manager status.
23:58:55 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:58:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:59:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
00:00:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:00:05 INFO  : 'fpga -state' command is executed.
00:00:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:06 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:00:06 INFO  : 'jtag frequency' command is executed.
00:00:06 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:00:06 INFO  : Context for 'APU' is selected.
00:00:06 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:00:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:06 INFO  : Context for 'APU' is selected.
00:00:06 INFO  : 'stop' command is executed.
00:00:08 INFO  : 'ps7_init' command is executed.
00:00:08 INFO  : 'ps7_post_config' command is executed.
00:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:09 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:09 INFO  : Memory regions updated for context APU
00:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:09 INFO  : 'con' command is executed.
00:00:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:00:09 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:00:29 INFO  : Disconnected from the channel tcfchan#1.
00:00:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:00:30 INFO  : 'fpga -state' command is executed.
00:00:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:31 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:00:31 INFO  : 'jtag frequency' command is executed.
00:00:31 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:00:31 INFO  : Context for 'APU' is selected.
00:00:37 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:00:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:37 INFO  : Context for 'APU' is selected.
00:00:37 INFO  : 'stop' command is executed.
00:00:38 INFO  : 'ps7_init' command is executed.
00:00:38 INFO  : 'ps7_post_config' command is executed.
00:00:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:39 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:40 INFO  : Memory regions updated for context APU
00:00:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:40 INFO  : 'con' command is executed.
00:00:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:00:40 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:01:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
00:01:23 INFO  : Disconnected from the channel tcfchan#2.
00:01:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:01:24 INFO  : 'fpga -state' command is executed.
00:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:25 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:01:25 INFO  : 'jtag frequency' command is executed.
00:01:25 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:01:25 INFO  : Context for 'APU' is selected.
00:01:25 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:25 INFO  : Context for 'APU' is selected.
00:01:26 INFO  : 'stop' command is executed.
00:01:27 INFO  : 'ps7_init' command is executed.
00:01:27 INFO  : 'ps7_post_config' command is executed.
00:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:28 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:29 INFO  : Memory regions updated for context APU
00:01:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:29 INFO  : 'con' command is executed.
00:01:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:01:29 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:02:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:02:44 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
00:02:48 INFO  : Disconnected from the channel tcfchan#3.
00:02:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:02:50 INFO  : 'fpga -state' command is executed.
00:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:50 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:02:50 INFO  : 'jtag frequency' command is executed.
00:02:50 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:02:51 INFO  : Context for 'APU' is selected.
00:02:51 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:02:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:51 INFO  : Context for 'APU' is selected.
00:02:51 INFO  : 'stop' command is executed.
00:02:52 INFO  : 'ps7_init' command is executed.
00:02:52 INFO  : 'ps7_post_config' command is executed.
00:02:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:02:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:53 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:53 INFO  : Memory regions updated for context APU
00:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:54 INFO  : 'con' command is executed.
00:02:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:02:54 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:05:47 INFO  : Disconnected from the channel tcfchan#4.
00:05:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:05:48 INFO  : 'fpga -state' command is executed.
00:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:49 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:05:49 INFO  : 'jtag frequency' command is executed.
00:05:49 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:05:49 INFO  : Context for 'APU' is selected.
00:05:49 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:05:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:49 INFO  : Context for 'APU' is selected.
00:05:49 INFO  : 'stop' command is executed.
00:05:51 INFO  : 'ps7_init' command is executed.
00:05:51 INFO  : 'ps7_post_config' command is executed.
00:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:52 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:52 INFO  : Memory regions updated for context APU
00:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:53 INFO  : 'con' command is executed.
00:05:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:05:53 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:06:31 INFO  : Disconnected from the channel tcfchan#5.
00:06:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
00:06:32 INFO  : 'fpga -state' command is executed.
00:06:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:33 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
00:06:33 INFO  : 'jtag frequency' command is executed.
00:06:33 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:06:33 INFO  : Context for 'APU' is selected.
00:06:33 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:06:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:33 INFO  : Context for 'APU' is selected.
00:06:33 INFO  : 'stop' command is executed.
00:06:35 INFO  : 'ps7_init' command is executed.
00:06:35 INFO  : 'ps7_post_config' command is executed.
00:06:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:06:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:36 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:36 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:36 INFO  : Memory regions updated for context APU
00:06:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:36 INFO  : 'con' command is executed.
00:06:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

00:06:36 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
00:07:40 INFO  : Disconnected from the channel tcfchan#6.
22:14:29 INFO  : Registering command handlers for SDK TCF services
22:14:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
22:14:42 INFO  : XSCT server has started successfully.
22:14:42 INFO  : Successfully done setting XSCT server connection channel  
22:14:50 INFO  : Successfully done setting SDK workspace  
22:14:50 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
22:14:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
22:25:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
22:25:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
22:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
22:25:42 INFO  : 'fpga -state' command is executed.
22:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:43 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
22:25:43 INFO  : 'jtag frequency' command is executed.
22:25:43 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
22:25:43 INFO  : Context for 'APU' is selected.
22:25:43 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
22:25:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:44 INFO  : Context for 'APU' is selected.
22:25:44 INFO  : 'stop' command is executed.
22:25:45 INFO  : 'ps7_init' command is executed.
22:25:45 INFO  : 'ps7_post_config' command is executed.
22:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:47 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:47 INFO  : Memory regions updated for context APU
22:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:48 INFO  : 'con' command is executed.
22:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

22:25:48 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
22:28:12 INFO  : Disconnected from the channel tcfchan#1.
22:28:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
22:28:13 INFO  : 'fpga -state' command is executed.
22:28:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:14 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
22:28:14 INFO  : 'jtag frequency' command is executed.
22:28:14 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
22:28:14 INFO  : Context for 'APU' is selected.
22:28:20 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
22:28:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:20 INFO  : Context for 'APU' is selected.
22:28:20 INFO  : 'stop' command is executed.
22:28:22 INFO  : 'ps7_init' command is executed.
22:28:22 INFO  : 'ps7_post_config' command is executed.
22:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:23 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:23 INFO  : Memory regions updated for context APU
22:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:24 INFO  : 'con' command is executed.
22:28:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

22:28:24 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:11:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553667073408,  Project:1553237670191
23:11:49 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:12:08 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
23:12:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:12:32 INFO  : Clearing existing target manager status.
23:12:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:12:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:12:50 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
23:13:03 INFO  : Disconnected from the channel tcfchan#2.
23:13:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:13:05 INFO  : 'fpga -state' command is executed.
23:13:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:06 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:13:06 INFO  : 'jtag frequency' command is executed.
23:13:06 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:13:06 INFO  : Context for 'APU' is selected.
23:13:06 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:13:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:06 INFO  : Context for 'APU' is selected.
23:13:06 INFO  : 'stop' command is executed.
23:13:08 INFO  : 'ps7_init' command is executed.
23:13:08 INFO  : 'ps7_post_config' command is executed.
23:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:09 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:13:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:13:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:13:09 INFO  : Memory regions updated for context APU
23:13:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:10 INFO  : 'con' command is executed.
23:13:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:13:10 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:15:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
23:15:30 INFO  : Disconnected from the channel tcfchan#3.
23:15:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:15:31 INFO  : 'fpga -state' command is executed.
23:15:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:32 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:15:32 INFO  : 'jtag frequency' command is executed.
23:15:32 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:15:32 INFO  : Context for 'APU' is selected.
23:15:32 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:15:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:32 INFO  : Context for 'APU' is selected.
23:15:32 INFO  : 'stop' command is executed.
23:15:34 INFO  : 'ps7_init' command is executed.
23:15:34 INFO  : 'ps7_post_config' command is executed.
23:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:35 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:35 INFO  : Memory regions updated for context APU
23:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:35 INFO  : 'con' command is executed.
23:15:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:15:35 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:22:06 INFO  : Disconnected from the channel tcfchan#4.
23:40:33 INFO  : Registering command handlers for SDK TCF services
23:40:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
23:40:44 INFO  : XSCT server has started successfully.
23:40:50 INFO  : Successfully done setting XSCT server connection channel  
23:40:50 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
23:40:50 INFO  : Successfully done setting SDK workspace  
23:40:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
23:41:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553668600403,  Project:1553667073408
23:41:10 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
23:41:25 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
23:41:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:41:35 INFO  : Clearing existing target manager status.
23:41:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:41:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:42:32 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
23:42:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:42:45 INFO  : 'fpga -state' command is executed.
23:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:46 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:42:46 INFO  : 'jtag frequency' command is executed.
23:42:46 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:42:46 INFO  : Context for 'APU' is selected.
23:42:46 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:42:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:46 INFO  : Context for 'APU' is selected.
23:42:46 INFO  : 'stop' command is executed.
23:42:48 INFO  : 'ps7_init' command is executed.
23:42:48 INFO  : 'ps7_post_config' command is executed.
23:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:49 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:49 INFO  : Memory regions updated for context APU
23:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:50 INFO  : 'con' command is executed.
23:42:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:42:50 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:15:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
22:24:00 INFO  : Registering command handlers for SDK TCF services
22:24:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
22:24:12 INFO  : XSCT server has started successfully.
22:24:19 INFO  : Successfully done setting XSCT server connection channel  
22:24:19 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
22:24:19 INFO  : Successfully done setting SDK workspace  
22:24:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_5.
22:24:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553750448233,  Project:1553668600403
22:24:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_5' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf.
22:24:54 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
22:25:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:25:05 INFO  : Clearing existing target manager status.
22:25:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:25:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
22:26:43 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
22:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
22:27:00 INFO  : 'fpga -state' command is executed.
22:27:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:00 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
22:27:00 INFO  : 'jtag frequency' command is executed.
22:27:00 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
22:27:01 INFO  : Context for 'APU' is selected.
22:27:01 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
22:27:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:01 INFO  : Context for 'APU' is selected.
22:27:01 INFO  : 'stop' command is executed.
22:27:03 INFO  : 'ps7_init' command is executed.
22:27:03 INFO  : 'ps7_post_config' command is executed.
22:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:04 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:04 INFO  : Memory regions updated for context APU
22:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:05 INFO  : 'con' command is executed.
22:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

22:27:05 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:05:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553752952303,  Project:1553750448233
23:05:37 INFO  : Project design_1_wrapper_hw_platform_5's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:06:12 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_5\system.hdf.
23:06:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:06:35 INFO  : Clearing existing target manager status.
23:06:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:06:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:07:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:07:41 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
23:07:53 INFO  : Disconnected from the channel tcfchan#1.
23:07:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:07:55 INFO  : 'fpga -state' command is executed.
23:07:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:56 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:07:56 INFO  : 'jtag frequency' command is executed.
23:07:56 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:07:56 INFO  : Context for 'APU' is selected.
23:08:03 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:08:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:03 INFO  : Context for 'APU' is selected.
23:08:03 INFO  : 'stop' command is executed.
23:08:05 INFO  : 'ps7_init' command is executed.
23:08:05 INFO  : 'ps7_post_config' command is executed.
23:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:06 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:07 INFO  : Memory regions updated for context APU
23:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:07 INFO  : 'con' command is executed.
23:08:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:08:07 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
07:42:42 INFO  : Disconnected from the channel tcfchan#2.
19:53:16 INFO  : Registering command handlers for SDK TCF services
19:53:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
19:53:33 INFO  : XSCT server has started successfully.
19:53:33 INFO  : Successfully done setting XSCT server connection channel  
19:53:39 INFO  : Successfully done setting SDK workspace  
19:53:39 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
19:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:55:01 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
19:55:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:55:51 INFO  : 'fpga -state' command is executed.
19:55:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:51 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
19:55:51 INFO  : 'jtag frequency' command is executed.
19:55:51 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:55:51 INFO  : Context for 'APU' is selected.
19:55:52 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:55:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:52 INFO  : Context for 'APU' is selected.
19:55:52 INFO  : 'stop' command is executed.
19:55:53 INFO  : 'ps7_init' command is executed.
19:55:53 INFO  : 'ps7_post_config' command is executed.
19:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:55 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:55 INFO  : Memory regions updated for context APU
19:55:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:55 INFO  : 'con' command is executed.
19:55:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

19:55:55 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
20:55:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1554263714484,  Project:1554259781460
20:55:45 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:55:59 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
20:56:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:56:30 INFO  : Clearing existing target manager status.
20:56:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:56:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:57:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:57:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
20:57:31 INFO  : Disconnected from the channel tcfchan#1.
20:57:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:57:33 INFO  : 'fpga -state' command is executed.
20:57:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:34 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
20:57:34 INFO  : 'jtag frequency' command is executed.
20:57:34 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:57:34 INFO  : Context for 'APU' is selected.
20:57:39 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
20:57:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:40 INFO  : Context for 'APU' is selected.
20:57:40 INFO  : 'stop' command is executed.
20:57:42 INFO  : 'ps7_init' command is executed.
20:57:42 INFO  : 'ps7_post_config' command is executed.
20:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:43 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:43 INFO  : Memory regions updated for context APU
20:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:43 INFO  : 'con' command is executed.
20:57:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

20:57:43 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
21:12:01 INFO  : Disconnected from the channel tcfchan#2.
21:12:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:12:03 INFO  : 'fpga -state' command is executed.
21:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:03 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
21:12:03 INFO  : 'jtag frequency' command is executed.
21:12:03 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:12:03 INFO  : Context for 'APU' is selected.
21:12:04 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
21:12:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:04 INFO  : Context for 'APU' is selected.
21:12:04 INFO  : 'stop' command is executed.
21:12:05 INFO  : 'ps7_init' command is executed.
21:12:05 INFO  : 'ps7_post_config' command is executed.
21:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:06 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:06 INFO  : Memory regions updated for context APU
21:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:07 INFO  : 'con' command is executed.
21:12:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

21:12:07 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
21:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:20:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
21:20:48 INFO  : Disconnected from the channel tcfchan#3.
21:20:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:20:49 INFO  : 'fpga -state' command is executed.
21:20:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:50 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
21:20:50 INFO  : 'jtag frequency' command is executed.
21:20:50 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:20:50 INFO  : Context for 'APU' is selected.
21:20:50 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
21:20:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:50 INFO  : Context for 'APU' is selected.
21:20:50 INFO  : 'stop' command is executed.
21:20:52 INFO  : 'ps7_init' command is executed.
21:20:52 INFO  : 'ps7_post_config' command is executed.
21:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:53 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:53 INFO  : Memory regions updated for context APU
21:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:54 INFO  : 'con' command is executed.
21:20:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

21:20:54 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
21:21:54 INFO  : Disconnected from the channel tcfchan#4.
21:21:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:21:55 INFO  : 'fpga -state' command is executed.
21:21:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:56 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
21:21:56 INFO  : 'jtag frequency' command is executed.
21:21:56 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:21:56 INFO  : Context for 'APU' is selected.
21:21:56 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
21:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:57 INFO  : Context for 'APU' is selected.
21:21:57 INFO  : 'stop' command is executed.
21:21:58 INFO  : 'ps7_init' command is executed.
21:21:58 INFO  : 'ps7_post_config' command is executed.
21:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:21:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:59 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:00 INFO  : Memory regions updated for context APU
21:22:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:00 INFO  : 'con' command is executed.
21:22:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

21:22:00 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
09:22:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1554740054602,  Project:1554263714484
09:22:27 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:23:39 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
09:24:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:24:06 INFO  : Clearing existing target manager status.
09:24:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:24:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
09:33:53 ERROR : 'fpga -file C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit' is cancelled.
09:33:53 INFO  : Issued abort command to xsdb.
09:34:13 INFO  : Disconnected from the channel tcfchan#5.
09:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
09:34:15 INFO  : 'fpga -state' command is executed.
09:34:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:17 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
09:34:17 INFO  : 'jtag frequency' command is executed.
09:34:17 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
09:34:17 INFO  : Context for 'APU' is selected.
09:34:17 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
09:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:17 INFO  : Context for 'APU' is selected.
09:34:18 INFO  : 'stop' command is executed.
09:34:20 INFO  : 'ps7_init' command is executed.
09:34:20 INFO  : 'ps7_post_config' command is executed.
09:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:21 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:34:21 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:21 INFO  : Memory regions updated for context APU
09:34:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:21 INFO  : 'con' command is executed.
09:34:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

09:34:21 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
09:34:43 INFO  : Disconnected from the channel tcfchan#6.
09:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
09:34:44 INFO  : 'fpga -state' command is executed.
09:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:46 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
09:34:46 INFO  : 'jtag frequency' command is executed.
09:34:47 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
09:34:47 INFO  : Context for 'APU' is selected.
09:34:47 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
09:34:47 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:47 INFO  : Context for 'APU' is selected.
09:34:47 INFO  : 'stop' command is executed.
09:34:55 INFO  : 'ps7_init' command is executed.
09:34:56 INFO  : 'ps7_post_config' command is executed.
09:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:58 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
09:34:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
----------------End of Script----------------

09:35:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
09:35:16 ERROR : fpga configuration failed. DONE PIN is not HIGH
09:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
09:35:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
09:35:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
09:35:40 INFO  : 'fpga -state' command is executed.
09:35:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:41 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
09:35:41 INFO  : 'jtag frequency' command is executed.
09:35:41 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
09:35:41 INFO  : Context for 'APU' is selected.
09:35:41 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
09:35:41 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:41 INFO  : Context for 'APU' is selected.
09:35:42 INFO  : 'stop' command is executed.
09:35:43 INFO  : 'ps7_init' command is executed.
09:35:43 INFO  : 'ps7_post_config' command is executed.
09:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:44 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:45 INFO  : Memory regions updated for context APU
09:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:45 INFO  : 'con' command is executed.
09:35:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

09:35:45 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:30:22 INFO  : Disconnected from the channel tcfchan#7.
01:40:16 INFO  : Registering command handlers for SDK TCF services
01:40:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
01:40:36 INFO  : XSCT server has started successfully.
01:40:36 INFO  : Successfully done setting XSCT server connection channel  
01:40:42 INFO  : Successfully done setting SDK workspace  
01:40:43 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
01:40:43 INFO  : Checking for hwspec changes in the project design_2_wrapper_hw_platform_0.
01:41:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1554884739416,  Project:1554740054602
01:41:09 INFO  : The hardware specification for project 'design_2_wrapper_hw_platform_0' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
01:41:48 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
01:42:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:42:04 INFO  : Clearing existing target manager status.
01:42:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:42:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:43:28 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
01:43:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
01:43:45 INFO  : 'fpga -state' command is executed.
01:43:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:46 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
01:43:46 INFO  : 'jtag frequency' command is executed.
01:43:46 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:43:46 INFO  : Context for 'APU' is selected.
01:43:47 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:43:47 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:47 INFO  : Context for 'APU' is selected.
01:43:47 INFO  : 'stop' command is executed.
01:43:49 INFO  : 'ps7_init' command is executed.
01:43:49 INFO  : 'ps7_post_config' command is executed.
01:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:51 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:51 INFO  : Memory regions updated for context APU
01:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:52 INFO  : 'con' command is executed.
01:43:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

01:43:52 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
01:47:52 INFO  : Disconnected from the channel tcfchan#1.
14:52:29 INFO  : Registering command handlers for SDK TCF services
14:52:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
14:52:42 INFO  : XSCT server has started successfully.
14:52:48 INFO  : Successfully done setting XSCT server connection channel  
14:52:48 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
14:52:48 INFO  : Successfully done setting SDK workspace  
14:52:48 INFO  : Checking for hwspec changes in the project design_2_wrapper_hw_platform_0.
14:57:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
14:57:18 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
14:58:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
14:58:00 INFO  : 'fpga -state' command is executed.
14:58:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:01 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
14:58:01 INFO  : 'jtag frequency' command is executed.
14:58:01 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
14:58:01 INFO  : Context for 'APU' is selected.
14:58:01 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
14:58:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:01 INFO  : Context for 'APU' is selected.
14:58:01 INFO  : 'stop' command is executed.
14:58:03 INFO  : 'ps7_init' command is executed.
14:58:03 INFO  : 'ps7_post_config' command is executed.
14:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:04 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:04 INFO  : Memory regions updated for context APU
14:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:04 INFO  : 'con' command is executed.
14:58:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

14:58:04 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:00:08 INFO  : Disconnected from the channel tcfchan#1.
15:00:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:00:09 INFO  : 'fpga -state' command is executed.
15:00:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:10 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:00:10 INFO  : 'jtag frequency' command is executed.
15:00:10 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:00:10 INFO  : Context for 'APU' is selected.
15:00:15 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:15 INFO  : Context for 'APU' is selected.
15:00:15 INFO  : 'stop' command is executed.
15:00:17 INFO  : 'ps7_init' command is executed.
15:00:17 INFO  : 'ps7_post_config' command is executed.
15:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:18 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:18 INFO  : Memory regions updated for context APU
15:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:19 INFO  : 'con' command is executed.
15:00:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:00:19 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:04:35 INFO  : Disconnected from the channel tcfchan#2.
15:04:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:04:36 INFO  : 'fpga -state' command is executed.
15:04:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:37 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:04:37 INFO  : 'jtag frequency' command is executed.
15:04:37 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:04:37 INFO  : Context for 'APU' is selected.
15:04:37 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:04:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:37 INFO  : Context for 'APU' is selected.
15:04:37 INFO  : 'stop' command is executed.
15:04:38 INFO  : 'ps7_init' command is executed.
15:04:38 INFO  : 'ps7_post_config' command is executed.
15:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:40 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:40 INFO  : Memory regions updated for context APU
15:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:40 INFO  : 'con' command is executed.
15:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:04:40 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:05:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555369525191,  Project:1554884739416
16:05:48 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:06:05 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
16:06:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:06:27 INFO  : Clearing existing target manager status.
16:06:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:06:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:06:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:06:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
16:06:52 INFO  : Disconnected from the channel tcfchan#3.
16:06:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:06:53 INFO  : 'fpga -state' command is executed.
16:06:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:54 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:06:54 INFO  : 'jtag frequency' command is executed.
16:06:54 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:06:54 INFO  : Context for 'APU' is selected.
16:06:54 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:06:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:54 INFO  : Context for 'APU' is selected.
16:06:54 INFO  : 'stop' command is executed.
16:06:56 INFO  : 'ps7_init' command is executed.
16:06:56 INFO  : 'ps7_post_config' command is executed.
16:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:57 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:57 INFO  : Memory regions updated for context APU
16:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:58 INFO  : 'con' command is executed.
16:06:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:06:58 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:55:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555372478545,  Project:1555369525191
16:55:09 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:55:13 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
16:55:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:55:40 INFO  : Clearing existing target manager status.
16:55:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:55:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:55:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:55:54 ERROR : 'fpga -file C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit' is cancelled.
16:55:54 INFO  : Issued abort command to xsdb.
16:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:56:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
16:56:26 INFO  : Disconnected from the channel tcfchan#4.
16:56:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:56:27 INFO  : 'fpga -state' command is executed.
16:56:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:28 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:56:28 INFO  : 'jtag frequency' command is executed.
16:56:28 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:56:29 INFO  : Context for 'APU' is selected.
16:56:29 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:56:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:29 INFO  : Context for 'APU' is selected.
16:56:29 INFO  : 'stop' command is executed.
16:56:31 INFO  : 'ps7_init' command is executed.
16:56:31 INFO  : 'ps7_post_config' command is executed.
16:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:32 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:32 INFO  : Memory regions updated for context APU
16:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:33 INFO  : 'con' command is executed.
16:56:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:56:33 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:08:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555376861467,  Project:1555372478545
18:08:06 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:08:50 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
18:09:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:09:09 INFO  : Clearing existing target manager status.
18:09:09 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:09:09 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:51:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555379440588,  Project:1555376861467
18:51:06 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:51:21 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
18:51:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:51:42 INFO  : Clearing existing target manager status.
18:51:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:51:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:51:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:51:51 ERROR : 'fpga -file C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit' is cancelled.
18:51:52 INFO  : Issued abort command to xsdb.
18:52:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:52:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
18:52:44 INFO  : Disconnected from the channel tcfchan#5.
18:52:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:52:45 INFO  : 'fpga -state' command is executed.
18:52:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:46 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:52:46 INFO  : 'jtag frequency' command is executed.
18:52:46 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:52:46 INFO  : Context for 'APU' is selected.
18:52:46 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:52:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:47 INFO  : Context for 'APU' is selected.
18:52:47 INFO  : 'stop' command is executed.
18:52:48 INFO  : 'ps7_init' command is executed.
18:52:48 INFO  : 'ps7_post_config' command is executed.
18:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:50 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:50 INFO  : Memory regions updated for context APU
18:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:50 INFO  : 'con' command is executed.
18:52:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:52:50 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:29:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555381741766,  Project:1555379440588
19:29:22 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:29:26 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
19:29:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:29:48 INFO  : Clearing existing target manager status.
19:29:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:29:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:29:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
19:30:08 INFO  : Disconnected from the channel tcfchan#6.
19:30:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:30:10 INFO  : 'fpga -state' command is executed.
19:30:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:10 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
19:30:10 INFO  : 'jtag frequency' command is executed.
19:30:11 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:30:11 INFO  : Context for 'APU' is selected.
19:30:11 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:30:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:11 INFO  : Context for 'APU' is selected.
19:30:11 INFO  : 'stop' command is executed.
19:30:12 INFO  : 'ps7_init' command is executed.
19:30:12 INFO  : 'ps7_post_config' command is executed.
19:30:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:14 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:14 INFO  : Memory regions updated for context APU
19:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:14 INFO  : 'con' command is executed.
19:30:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

19:30:14 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:30:37 INFO  : Disconnected from the channel tcfchan#7.
21:35:11 INFO  : Registering command handlers for SDK TCF services
21:35:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
21:35:25 INFO  : XSCT server has started successfully.
21:35:32 INFO  : Successfully done setting XSCT server connection channel  
21:35:32 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
21:35:32 INFO  : Successfully done setting SDK workspace  
21:35:32 INFO  : Checking for hwspec changes in the project design_2_wrapper_hw_platform_0.
21:35:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555389045696,  Project:1555381741766
21:35:56 INFO  : The hardware specification for project 'design_2_wrapper_hw_platform_0' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
21:36:17 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
21:36:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:36:29 INFO  : Clearing existing target manager status.
21:36:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:36:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:37:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:37:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
21:38:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
21:38:27 INFO  : 'fpga -state' command is executed.
21:38:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:28 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
21:38:28 INFO  : 'jtag frequency' command is executed.
21:38:28 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:38:28 INFO  : Context for 'APU' is selected.
21:38:28 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
21:38:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:28 INFO  : Context for 'APU' is selected.
21:38:28 INFO  : 'stop' command is executed.
21:38:30 INFO  : 'ps7_init' command is executed.
21:38:30 INFO  : 'ps7_post_config' command is executed.
21:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:31 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:31 INFO  : Memory regions updated for context APU
21:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:32 INFO  : 'con' command is executed.
21:38:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

21:38:32 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
21:39:07 INFO  : Disconnected from the channel tcfchan#1.
07:47:44 INFO  : Registering command handlers for SDK TCF services
07:47:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
07:47:59 INFO  : XSCT server has started successfully.
07:47:59 INFO  : Successfully done setting XSCT server connection channel  
07:48:08 INFO  : Successfully done setting SDK workspace  
07:48:08 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
07:48:08 INFO  : Checking for hwspec changes in the project design_2_wrapper_hw_platform_0.
07:48:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555396232591,  Project:1555389045696
07:48:33 INFO  : The hardware specification for project 'design_2_wrapper_hw_platform_0' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
07:48:58 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
07:49:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:49:11 INFO  : Clearing existing target manager status.
07:49:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:49:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:56:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:56:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
07:56:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
07:56:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
07:56:28 INFO  : 'fpga -state' command is executed.
07:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:56:29 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
07:56:29 INFO  : 'jtag frequency' command is executed.
07:56:29 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
07:56:29 INFO  : Context for 'APU' is selected.
07:56:29 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
07:56:29 INFO  : 'configparams force-mem-access 1' command is executed.
07:56:30 INFO  : Context for 'APU' is selected.
07:56:30 INFO  : 'stop' command is executed.
07:56:31 INFO  : 'ps7_init' command is executed.
07:56:31 INFO  : 'ps7_post_config' command is executed.
07:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:56:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:56:32 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
07:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

07:56:33 INFO  : Memory regions updated for context APU
07:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:56:33 INFO  : 'con' command is executed.
07:56:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

07:56:33 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
08:23:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556551162084,  Project:1555396232591
08:23:16 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:23:22 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
08:23:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:23:44 INFO  : Clearing existing target manager status.
08:23:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
08:23:44 WARN  : Linker script will not be updated automatically. Users need to update it manually.
08:27:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:27:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
08:27:18 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
08:28:08 INFO  : Disconnected from the channel tcfchan#1.
08:28:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
08:28:10 INFO  : 'fpga -state' command is executed.
08:28:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:28:11 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
08:28:11 INFO  : 'jtag frequency' command is executed.
08:28:11 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
08:28:11 INFO  : Context for 'APU' is selected.
08:28:17 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
08:28:17 INFO  : 'configparams force-mem-access 1' command is executed.
08:28:17 INFO  : Context for 'APU' is selected.
08:28:17 INFO  : 'stop' command is executed.
08:28:18 INFO  : 'ps7_init' command is executed.
08:28:18 INFO  : 'ps7_post_config' command is executed.
08:28:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:28:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:28:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:28:20 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:28:20 INFO  : 'configparams force-mem-access 0' command is executed.
08:28:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

08:28:20 INFO  : Memory regions updated for context APU
08:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:28:20 INFO  : 'con' command is executed.
08:28:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

08:28:20 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:45:08 INFO  : Disconnected from the channel tcfchan#2.
16:50:26 INFO  : Registering command handlers for SDK TCF services
16:50:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
16:50:43 INFO  : XSCT server has started successfully.
16:50:50 INFO  : Successfully done setting XSCT server connection channel  
16:50:50 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
16:51:10 INFO  : Successfully done setting SDK workspace  
16:51:41 INFO  : Checking for hwspec changes in the project design_2_wrapper_hw_platform_0.
16:51:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556581628605,  Project:1556551162084
16:51:41 INFO  : The hardware specification for project 'design_2_wrapper_hw_platform_0' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
16:51:41 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
16:51:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:51:54 INFO  : Clearing existing target manager status.
16:51:54 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:51:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:52:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:52:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
16:52:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:52:28 INFO  : 'fpga -state' command is executed.
16:52:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:29 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:52:29 INFO  : 'jtag frequency' command is executed.
16:52:29 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:52:29 INFO  : Context for 'APU' is selected.
16:52:29 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:52:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:30 INFO  : Context for 'APU' is selected.
16:52:30 INFO  : 'stop' command is executed.
16:52:31 INFO  : 'ps7_init' command is executed.
16:52:31 INFO  : 'ps7_post_config' command is executed.
16:52:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:33 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:33 INFO  : Memory regions updated for context APU
16:52:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:33 INFO  : 'con' command is executed.
16:52:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:52:33 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:56:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556585620111,  Project:1556581628605
17:56:42 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:56:48 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
17:57:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:57:11 INFO  : Clearing existing target manager status.
17:57:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:57:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:57:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:57:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
17:58:20 INFO  : Disconnected from the channel tcfchan#1.
17:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:58:21 INFO  : 'fpga -state' command is executed.
17:58:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:22 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
17:58:22 INFO  : 'jtag frequency' command is executed.
17:58:22 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:58:22 INFO  : Context for 'APU' is selected.
17:58:28 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:58:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:28 INFO  : Context for 'APU' is selected.
17:58:29 INFO  : 'stop' command is executed.
17:58:30 INFO  : 'ps7_init' command is executed.
17:58:30 INFO  : 'ps7_post_config' command is executed.
17:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:32 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:32 INFO  : Memory regions updated for context APU
17:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:32 INFO  : 'con' command is executed.
17:58:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

17:58:32 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:04:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:05:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
18:06:26 INFO  : Disconnected from the channel tcfchan#2.
18:06:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:06:27 INFO  : 'fpga -state' command is executed.
18:06:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:28 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:06:28 INFO  : 'jtag frequency' command is executed.
18:06:28 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:06:28 INFO  : Context for 'APU' is selected.
18:06:28 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:06:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:28 INFO  : Context for 'APU' is selected.
18:06:28 INFO  : 'stop' command is executed.
18:06:30 INFO  : 'ps7_init' command is executed.
18:06:30 INFO  : 'ps7_post_config' command is executed.
18:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:31 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:31 INFO  : Memory regions updated for context APU
18:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:31 INFO  : 'con' command is executed.
18:06:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:06:31 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:09:21 INFO  : Disconnected from the channel tcfchan#3.
18:09:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:09:22 INFO  : 'fpga -state' command is executed.
18:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:23 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:09:23 INFO  : 'jtag frequency' command is executed.
18:09:23 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:09:23 INFO  : Context for 'APU' is selected.
18:09:23 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:09:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:23 INFO  : Context for 'APU' is selected.
18:09:23 INFO  : 'stop' command is executed.
18:09:25 INFO  : 'ps7_init' command is executed.
18:09:25 INFO  : 'ps7_post_config' command is executed.
18:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:26 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:26 INFO  : Memory regions updated for context APU
18:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:26 INFO  : 'con' command is executed.
18:09:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:09:26 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:15:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:15:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
18:15:26 INFO  : Disconnected from the channel tcfchan#4.
18:15:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:15:27 INFO  : 'fpga -state' command is executed.
18:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:28 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:15:28 INFO  : 'jtag frequency' command is executed.
18:15:28 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:15:28 INFO  : Context for 'APU' is selected.
18:15:28 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:15:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:28 INFO  : Context for 'APU' is selected.
18:15:28 INFO  : 'stop' command is executed.
18:15:29 INFO  : 'ps7_init' command is executed.
18:15:30 INFO  : 'ps7_post_config' command is executed.
18:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:31 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:31 INFO  : Memory regions updated for context APU
18:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:31 INFO  : 'con' command is executed.
18:15:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:15:31 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:14:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556590418198,  Project:1556585620111
19:14:09 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:14:18 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
19:14:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:14:43 INFO  : Clearing existing target manager status.
19:14:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:14:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:15:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:15:12 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
19:15:22 INFO  : Disconnected from the channel tcfchan#5.
19:15:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:15:23 INFO  : 'fpga -state' command is executed.
19:15:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:24 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
19:15:24 INFO  : 'jtag frequency' command is executed.
19:15:24 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:15:24 INFO  : Context for 'APU' is selected.
19:15:24 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:15:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:24 INFO  : Context for 'APU' is selected.
19:15:24 INFO  : 'stop' command is executed.
19:15:26 INFO  : 'ps7_init' command is executed.
19:15:26 INFO  : 'ps7_post_config' command is executed.
19:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:27 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:27 INFO  : Memory regions updated for context APU
19:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:27 INFO  : 'con' command is executed.
19:15:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

19:15:28 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
19:16:34 INFO  : Disconnected from the channel tcfchan#6.
19:43:51 INFO  : Registering command handlers for SDK TCF services
19:43:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
19:44:10 INFO  : XSCT server has started successfully.
19:44:17 INFO  : Successfully done setting XSCT server connection channel  
19:44:17 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
19:44:36 INFO  : Successfully done setting SDK workspace  
19:45:03 INFO  : Checking for hwspec changes in the project design_2_wrapper_hw_platform_0.
19:45:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556592032848,  Project:1556590418198
19:45:03 INFO  : The hardware specification for project 'design_2_wrapper_hw_platform_0' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
19:45:03 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
19:45:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:45:15 INFO  : Clearing existing target manager status.
19:45:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:45:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:45:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:45:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
19:47:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:47:14 INFO  : 'fpga -state' command is executed.
19:47:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:15 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
19:47:15 INFO  : 'jtag frequency' command is executed.
19:47:15 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:47:15 INFO  : Context for 'APU' is selected.
19:47:15 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:47:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:15 INFO  : Context for 'APU' is selected.
19:47:15 INFO  : 'stop' command is executed.
19:47:17 INFO  : 'ps7_init' command is executed.
19:47:17 INFO  : 'ps7_post_config' command is executed.
19:47:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:47:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:19 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:19 INFO  : Memory regions updated for context APU
19:47:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:19 INFO  : 'con' command is executed.
19:47:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

19:47:19 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
20:02:36 INFO  : Disconnected from the channel tcfchan#1.
20:02:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
20:02:37 INFO  : 'fpga -state' command is executed.
20:02:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:38 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
20:02:38 INFO  : 'jtag frequency' command is executed.
20:02:38 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:02:38 INFO  : Context for 'APU' is selected.
20:02:45 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
20:02:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:45 INFO  : Context for 'APU' is selected.
20:02:45 INFO  : 'stop' command is executed.
20:02:46 INFO  : 'ps7_init' command is executed.
20:02:46 INFO  : 'ps7_post_config' command is executed.
20:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:47 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:48 INFO  : Memory regions updated for context APU
20:02:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:48 INFO  : 'con' command is executed.
20:02:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

20:02:48 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
13:36:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556596003460,  Project:1556592032848
13:36:11 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:51:30 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
13:51:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:51:59 INFO  : Clearing existing target manager status.
13:51:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:51:59 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
13:52:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
13:53:14 INFO  : Disconnected from the channel tcfchan#2.
13:53:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
13:53:15 INFO  : 'fpga -state' command is executed.
13:53:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:16 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
13:53:16 INFO  : 'jtag frequency' command is executed.
13:53:16 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
13:53:16 INFO  : Context for 'APU' is selected.
13:53:16 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
13:53:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:16 INFO  : Context for 'APU' is selected.
13:53:16 INFO  : 'stop' command is executed.
13:53:17 INFO  : 'ps7_init' command is executed.
13:53:17 INFO  : 'ps7_post_config' command is executed.
13:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:19 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:19 INFO  : Memory regions updated for context APU
13:53:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:19 INFO  : 'con' command is executed.
13:53:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

13:53:19 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
13:54:41 INFO  : Disconnected from the channel tcfchan#3.
19:32:46 INFO  : Registering command handlers for SDK TCF services
19:32:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
19:33:00 INFO  : XSCT server has started successfully.
19:33:05 INFO  : Successfully done setting XSCT server connection channel  
19:33:05 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
19:33:05 INFO  : Successfully done setting SDK workspace  
19:33:05 INFO  : Checking for hwspec changes in the project design_2_wrapper_hw_platform_0.
19:33:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556850455984,  Project:1556596003460
19:33:29 INFO  : The hardware specification for project 'design_2_wrapper_hw_platform_0' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
19:33:49 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
19:33:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:33:59 INFO  : Clearing existing target manager status.
19:33:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:33:59 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:36:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:36:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
19:37:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
19:37:09 INFO  : 'fpga -state' command is executed.
19:37:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:09 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
19:37:09 INFO  : 'jtag frequency' command is executed.
19:37:10 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:37:10 INFO  : Context for 'APU' is selected.
19:37:10 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
19:37:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:10 INFO  : Context for 'APU' is selected.
19:37:10 INFO  : 'stop' command is executed.
19:37:11 INFO  : 'ps7_init' command is executed.
19:37:12 INFO  : 'ps7_post_config' command is executed.
19:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:13 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:13 INFO  : Memory regions updated for context APU
19:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:14 INFO  : 'con' command is executed.
19:37:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

19:37:14 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:37:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556865397056,  Project:1556850455984
23:37:49 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:37:56 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
23:38:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:38:12 INFO  : Clearing existing target manager status.
23:38:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:38:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:38:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:38:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
23:38:39 INFO  : Disconnected from the channel tcfchan#1.
23:38:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:38:41 INFO  : 'fpga -state' command is executed.
23:38:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:42 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:38:42 INFO  : 'jtag frequency' command is executed.
23:38:42 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:38:42 INFO  : Context for 'APU' is selected.
23:38:48 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:38:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:48 INFO  : Context for 'APU' is selected.
23:38:48 INFO  : 'stop' command is executed.
23:38:49 INFO  : 'ps7_init' command is executed.
23:38:49 INFO  : 'ps7_post_config' command is executed.
23:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:50 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:50 INFO  : Memory regions updated for context APU
23:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:51 INFO  : 'con' command is executed.
23:38:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:38:51 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:42:20 INFO  : Disconnected from the channel tcfchan#2.
23:42:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:42:21 INFO  : 'fpga -state' command is executed.
23:42:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:22 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:42:22 INFO  : 'jtag frequency' command is executed.
23:42:22 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:42:22 INFO  : Context for 'APU' is selected.
23:42:22 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:22 INFO  : Context for 'APU' is selected.
23:42:22 INFO  : 'stop' command is executed.
23:42:24 INFO  : 'ps7_init' command is executed.
23:42:24 INFO  : 'ps7_post_config' command is executed.
23:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:25 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:25 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:25 INFO  : Memory regions updated for context APU
23:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:25 INFO  : 'con' command is executed.
23:42:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:42:25 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:47:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:47:35 ERROR : 'fpga -file C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit' is cancelled.
23:47:35 INFO  : Issued abort command to xsdb.
23:47:46 INFO  : Disconnected from the channel tcfchan#3.
23:47:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:47:47 INFO  : 'fpga -state' command is executed.
23:47:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:50 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:47:50 INFO  : 'jtag frequency' command is executed.
23:47:50 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:47:50 INFO  : Context for 'APU' is selected.
23:47:50 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:47:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:50 INFO  : Context for 'APU' is selected.
23:47:50 INFO  : 'stop' command is executed.
23:47:51 INFO  : 'ps7_init' command is executed.
23:47:51 INFO  : 'ps7_post_config' command is executed.
23:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:47:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:52 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:53 INFO  : Memory regions updated for context APU
23:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:53 INFO  : 'con' command is executed.
23:47:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:47:53 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:48:06 INFO  : Disconnected from the channel tcfchan#4.
23:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:48:07 INFO  : 'fpga -state' command is executed.
23:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:10 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:48:10 INFO  : 'jtag frequency' command is executed.
23:48:10 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:48:10 INFO  : Context for 'APU' is selected.
23:48:10 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:10 INFO  : Context for 'APU' is selected.
23:48:10 INFO  : 'stop' command is executed.
23:48:17 INFO  : 'ps7_init' command is executed.
23:48:17 INFO  : 'ps7_post_config' command is executed.
23:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:20 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
23:48:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
----------------End of Script----------------

23:48:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:48:26 ERROR : fpga configuration failed. DONE PIN is not HIGH
23:48:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:48:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
23:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:49:00 INFO  : 'fpga -state' command is executed.
23:49:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:01 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:49:01 INFO  : 'jtag frequency' command is executed.
23:49:01 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:49:01 INFO  : Context for 'APU' is selected.
23:49:01 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:49:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:01 INFO  : Context for 'APU' is selected.
23:49:01 INFO  : 'stop' command is executed.
23:49:03 INFO  : 'ps7_init' command is executed.
23:49:03 INFO  : 'ps7_post_config' command is executed.
23:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:04 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:04 INFO  : Memory regions updated for context APU
23:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:05 INFO  : 'con' command is executed.
23:49:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:49:05 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:53:07 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
23:53:15 INFO  : Disconnected from the channel tcfchan#5.
23:53:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:53:16 INFO  : 'fpga -state' command is executed.
23:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:17 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:53:17 INFO  : 'jtag frequency' command is executed.
23:53:17 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:53:17 INFO  : Context for 'APU' is selected.
23:53:17 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:53:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:17 INFO  : Context for 'APU' is selected.
23:53:17 INFO  : 'stop' command is executed.
23:53:18 INFO  : 'ps7_init' command is executed.
23:53:18 INFO  : 'ps7_post_config' command is executed.
23:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:19 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:19 INFO  : Memory regions updated for context APU
23:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:20 INFO  : 'con' command is executed.
23:53:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:53:20 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:54:00 INFO  : Disconnected from the channel tcfchan#6.
23:54:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:54:01 INFO  : 'fpga -state' command is executed.
23:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:02 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:54:02 INFO  : 'jtag frequency' command is executed.
23:54:02 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:54:02 INFO  : Context for 'APU' is selected.
23:54:02 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:02 INFO  : Context for 'APU' is selected.
23:54:02 INFO  : 'stop' command is executed.
23:54:03 INFO  : 'ps7_init' command is executed.
23:54:03 INFO  : 'ps7_post_config' command is executed.
23:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:04 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:04 INFO  : Memory regions updated for context APU
23:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:05 INFO  : 'con' command is executed.
23:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:54:05 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:54:23 INFO  : Disconnected from the channel tcfchan#7.
23:54:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:54:25 INFO  : 'fpga -state' command is executed.
23:54:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:25 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:54:25 INFO  : 'jtag frequency' command is executed.
23:54:26 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:54:26 INFO  : Context for 'APU' is selected.
23:54:26 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:54:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:26 INFO  : Context for 'APU' is selected.
23:54:26 INFO  : 'stop' command is executed.
23:54:27 INFO  : 'ps7_init' command is executed.
23:54:27 INFO  : 'ps7_post_config' command is executed.
23:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:28 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:29 INFO  : Memory regions updated for context APU
23:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:29 INFO  : 'con' command is executed.
23:54:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:54:29 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:54:47 INFO  : Disconnected from the channel tcfchan#8.
12:20:31 INFO  : Registering command handlers for SDK TCF services
12:20:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
12:20:45 INFO  : XSCT server has started successfully.
12:20:50 INFO  : Successfully done setting XSCT server connection channel  
12:20:50 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
12:20:50 INFO  : Successfully done setting SDK workspace  
12:20:50 INFO  : Checking for hwspec changes in the project design_2_wrapper_hw_platform_0.
12:21:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556911015988,  Project:1556865397056
12:21:13 INFO  : The hardware specification for project 'design_2_wrapper_hw_platform_0' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
12:21:33 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
12:21:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:21:43 INFO  : Clearing existing target manager status.
12:21:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:21:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:29:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
12:29:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
12:29:15 INFO  : 'fpga -state' command is executed.
12:29:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:16 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
12:29:16 INFO  : 'jtag frequency' command is executed.
12:29:16 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
12:29:16 INFO  : Context for 'APU' is selected.
12:29:16 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
12:29:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:16 INFO  : Context for 'APU' is selected.
12:29:16 INFO  : 'stop' command is executed.
12:29:18 INFO  : 'ps7_init' command is executed.
12:29:18 INFO  : 'ps7_post_config' command is executed.
12:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:19 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:20 INFO  : Memory regions updated for context APU
12:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:20 INFO  : 'con' command is executed.
12:29:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

12:29:20 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:23:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556922182955,  Project:1556911015988
15:23:47 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:23:54 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
15:24:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:24:14 INFO  : Clearing existing target manager status.
15:24:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:24:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:24:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:24:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
15:24:58 INFO  : Disconnected from the channel tcfchan#1.
15:24:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:25:00 INFO  : 'fpga -state' command is executed.
15:25:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:00 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:25:00 INFO  : 'jtag frequency' command is executed.
15:25:00 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:25:00 INFO  : Context for 'APU' is selected.
15:25:06 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:25:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:06 INFO  : Context for 'APU' is selected.
15:25:07 INFO  : 'stop' command is executed.
15:25:08 INFO  : 'ps7_init' command is executed.
15:25:08 INFO  : 'ps7_post_config' command is executed.
15:25:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:25:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:09 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:09 INFO  : Memory regions updated for context APU
15:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:10 INFO  : 'con' command is executed.
15:25:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:25:10 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:26:02 INFO  : Disconnected from the channel tcfchan#2.
18:01:52 INFO  : Registering command handlers for SDK TCF services
18:01:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
18:02:06 INFO  : XSCT server has started successfully.
18:02:11 INFO  : Successfully done setting XSCT server connection channel  
18:02:11 INFO  : Successfully done setting SDK workspace  
18:02:11 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
18:02:11 INFO  : Checking for hwspec changes in the project design_2_wrapper_hw_platform_0.
18:02:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556931526407,  Project:1556922182955
18:02:33 INFO  : The hardware specification for project 'design_2_wrapper_hw_platform_0' is different from C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
18:02:52 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
18:03:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:03:03 INFO  : Clearing existing target manager status.
18:03:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:03:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:04:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:04:32 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
18:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:08:04 INFO  : 'fpga -state' command is executed.
18:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:04 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:08:04 INFO  : 'jtag frequency' command is executed.
18:08:04 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:08:05 INFO  : Context for 'APU' is selected.
18:08:05 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:08:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:05 INFO  : Context for 'APU' is selected.
18:08:05 INFO  : 'stop' command is executed.
18:08:07 INFO  : 'ps7_init' command is executed.
18:08:07 INFO  : 'ps7_post_config' command is executed.
18:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:08 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:08 INFO  : Memory regions updated for context APU
18:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:09 INFO  : 'con' command is executed.
18:08:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:08:09 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
22:32:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557120712401,  Project:1556931526407
22:32:44 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:33:19 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
22:33:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:33:35 INFO  : Clearing existing target manager status.
22:33:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:33:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:33:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
22:33:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
22:34:09 INFO  : Disconnected from the channel tcfchan#1.
22:34:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
22:34:10 INFO  : 'fpga -state' command is executed.
22:34:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:11 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
22:34:11 INFO  : 'jtag frequency' command is executed.
22:34:11 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
22:34:11 INFO  : Context for 'APU' is selected.
22:34:16 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
22:34:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:16 INFO  : Context for 'APU' is selected.
22:34:17 INFO  : 'stop' command is executed.
22:34:18 INFO  : 'ps7_init' command is executed.
22:34:18 INFO  : 'ps7_post_config' command is executed.
22:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:34:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:20 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:20 INFO  : Memory regions updated for context APU
22:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:20 INFO  : 'con' command is executed.
22:34:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

22:34:20 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
23:11:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557123058176,  Project:1557120712401
23:11:19 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:11:28 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
23:11:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:11:53 INFO  : Clearing existing target manager status.
23:11:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:11:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:12:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
23:12:29 INFO  : Disconnected from the channel tcfchan#2.
23:12:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
23:12:30 INFO  : 'fpga -state' command is executed.
23:12:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:31 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
23:12:31 INFO  : 'jtag frequency' command is executed.
23:12:31 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
23:12:32 INFO  : Context for 'APU' is selected.
23:12:32 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
23:12:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:32 INFO  : Context for 'APU' is selected.
23:12:32 INFO  : 'stop' command is executed.
23:12:33 INFO  : 'ps7_init' command is executed.
23:12:33 INFO  : 'ps7_post_config' command is executed.
23:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:35 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:35 INFO  : Memory regions updated for context APU
23:12:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:35 INFO  : 'con' command is executed.
23:12:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

23:12:35 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
11:37:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
11:37:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
11:37:27 INFO  : Disconnected from the channel tcfchan#3.
11:37:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
11:37:28 INFO  : 'fpga -state' command is executed.
11:37:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:29 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
11:37:29 INFO  : 'jtag frequency' command is executed.
11:37:29 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
11:37:29 INFO  : Context for 'APU' is selected.
11:37:29 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
11:37:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:29 INFO  : Context for 'APU' is selected.
11:37:29 INFO  : 'stop' command is executed.
11:37:31 INFO  : 'ps7_init' command is executed.
11:37:31 INFO  : 'ps7_post_config' command is executed.
11:37:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:37:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:32 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:32 INFO  : Memory regions updated for context APU
11:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:33 INFO  : 'con' command is executed.
11:37:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

11:37:33 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
11:42:14 INFO  : Disconnected from the channel tcfchan#4.
11:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
11:42:15 INFO  : 'fpga -state' command is executed.
11:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:16 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
11:42:16 INFO  : 'jtag frequency' command is executed.
11:42:16 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
11:42:16 INFO  : Context for 'APU' is selected.
11:42:16 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
11:42:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:17 INFO  : Context for 'APU' is selected.
11:42:17 INFO  : 'stop' command is executed.
11:42:18 INFO  : 'ps7_init' command is executed.
11:42:18 INFO  : 'ps7_post_config' command is executed.
11:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:19 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:19 INFO  : Memory regions updated for context APU
11:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:20 INFO  : 'con' command is executed.
11:42:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

11:42:20 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
14:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
14:50:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
14:50:17 INFO  : Disconnected from the channel tcfchan#5.
14:50:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
14:50:18 INFO  : 'fpga -state' command is executed.
14:50:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:19 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
14:50:19 INFO  : 'jtag frequency' command is executed.
14:50:19 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
14:50:19 INFO  : Context for 'APU' is selected.
14:50:19 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
14:50:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:19 INFO  : Context for 'APU' is selected.
14:50:19 INFO  : 'stop' command is executed.
14:50:21 INFO  : 'ps7_init' command is executed.
14:50:21 INFO  : 'ps7_post_config' command is executed.
14:50:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:22 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:22 INFO  : Memory regions updated for context APU
14:50:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:23 INFO  : 'con' command is executed.
14:50:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

14:50:23 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
14:54:34 INFO  : Disconnected from the channel tcfchan#6.
14:54:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
14:54:35 INFO  : 'fpga -state' command is executed.
14:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:36 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
14:54:36 INFO  : 'jtag frequency' command is executed.
14:54:36 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
14:54:36 INFO  : Context for 'APU' is selected.
14:54:36 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
14:54:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:37 INFO  : Context for 'APU' is selected.
14:54:37 INFO  : 'stop' command is executed.
14:54:38 INFO  : 'ps7_init' command is executed.
14:54:38 INFO  : 'ps7_post_config' command is executed.
14:54:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:39 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:39 INFO  : Memory regions updated for context APU
14:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:40 INFO  : 'con' command is executed.
14:54:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

14:54:40 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:00:33 INFO  : Disconnected from the channel tcfchan#7.
15:00:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:00:35 INFO  : 'fpga -state' command is executed.
15:00:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:36 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:00:36 INFO  : 'jtag frequency' command is executed.
15:00:36 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:00:36 INFO  : Context for 'APU' is selected.
15:00:36 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:00:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:36 INFO  : Context for 'APU' is selected.
15:00:36 INFO  : 'stop' command is executed.
15:00:38 INFO  : 'ps7_init' command is executed.
15:00:38 INFO  : 'ps7_post_config' command is executed.
15:00:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:00:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:39 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:39 INFO  : Memory regions updated for context APU
15:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:39 INFO  : 'con' command is executed.
15:00:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:00:39 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:33:54 INFO  : Disconnected from the channel tcfchan#8.
15:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:33:55 INFO  : 'fpga -state' command is executed.
15:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:56 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:33:56 INFO  : 'jtag frequency' command is executed.
15:33:56 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:33:56 INFO  : Context for 'APU' is selected.
15:33:56 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:33:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:56 INFO  : Context for 'APU' is selected.
15:33:56 INFO  : 'stop' command is executed.
15:33:58 INFO  : 'ps7_init' command is executed.
15:33:58 INFO  : 'ps7_post_config' command is executed.
15:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:59 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:59 INFO  : Memory regions updated for context APU
15:33:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:00 INFO  : 'con' command is executed.
15:34:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:34:00 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:35:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:35:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
15:35:16 INFO  : Disconnected from the channel tcfchan#9.
15:35:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:35:17 INFO  : 'fpga -state' command is executed.
15:35:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:18 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:35:18 INFO  : 'jtag frequency' command is executed.
15:35:18 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:35:18 INFO  : Context for 'APU' is selected.
15:35:18 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:18 INFO  : Context for 'APU' is selected.
15:35:18 INFO  : 'stop' command is executed.
15:35:20 INFO  : 'ps7_init' command is executed.
15:35:20 INFO  : 'ps7_post_config' command is executed.
15:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:21 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:21 INFO  : Memory regions updated for context APU
15:35:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:21 INFO  : 'con' command is executed.
15:35:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:35:21 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:42:55 INFO  : Disconnected from the channel tcfchan#10.
15:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:42:56 INFO  : 'fpga -state' command is executed.
15:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:57 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:42:57 INFO  : 'jtag frequency' command is executed.
15:42:57 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:42:57 INFO  : Context for 'APU' is selected.
15:42:57 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:42:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:57 INFO  : Context for 'APU' is selected.
15:42:58 INFO  : 'stop' command is executed.
15:42:59 INFO  : 'ps7_init' command is executed.
15:42:59 INFO  : 'ps7_post_config' command is executed.
15:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:00 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:01 INFO  : Memory regions updated for context APU
15:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:01 INFO  : 'con' command is executed.
15:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:43:01 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:49:05 INFO  : Disconnected from the channel tcfchan#11.
15:49:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:49:06 INFO  : 'fpga -state' command is executed.
15:49:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:07 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:49:07 INFO  : 'jtag frequency' command is executed.
15:49:07 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:49:07 INFO  : Context for 'APU' is selected.
15:49:07 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:49:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:07 INFO  : Context for 'APU' is selected.
15:49:07 INFO  : 'stop' command is executed.
15:49:09 INFO  : 'ps7_init' command is executed.
15:49:09 INFO  : 'ps7_post_config' command is executed.
15:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:10 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:10 INFO  : Memory regions updated for context APU
15:49:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:10 INFO  : 'con' command is executed.
15:49:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:49:10 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:44:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557186055072,  Project:1557123058176
16:44:53 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:45:11 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
16:45:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:45:33 INFO  : Clearing existing target manager status.
16:45:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:45:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:45:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:45:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
16:46:03 INFO  : Disconnected from the channel tcfchan#12.
16:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:46:04 INFO  : 'fpga -state' command is executed.
16:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:05 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:46:05 INFO  : 'jtag frequency' command is executed.
16:46:05 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:46:05 INFO  : Context for 'APU' is selected.
16:46:05 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:46:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:06 INFO  : Context for 'APU' is selected.
16:46:06 INFO  : 'stop' command is executed.
16:46:07 INFO  : 'ps7_init' command is executed.
16:46:07 INFO  : 'ps7_post_config' command is executed.
16:46:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:46:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:08 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:09 INFO  : Memory regions updated for context APU
16:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:09 INFO  : 'con' command is executed.
16:46:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:46:09 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
17:34:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557189256589,  Project:1557186055072
17:34:53 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:35:02 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
17:35:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:35:27 INFO  : Clearing existing target manager status.
17:35:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:35:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:36:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:36:42 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
17:37:00 INFO  : Disconnected from the channel tcfchan#13.
17:37:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
17:37:02 INFO  : 'fpga -state' command is executed.
17:37:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:02 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
17:37:02 INFO  : 'jtag frequency' command is executed.
17:37:02 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:37:03 INFO  : Context for 'APU' is selected.
17:37:03 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
17:37:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:03 INFO  : Context for 'APU' is selected.
17:37:03 INFO  : 'stop' command is executed.
17:37:04 INFO  : 'ps7_init' command is executed.
17:37:04 INFO  : 'ps7_post_config' command is executed.
17:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:12 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:17 INFO  : Memory regions updated for context APU
17:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:17 INFO  : 'con' command is executed.
17:37:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

17:37:17 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
18:18:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557191891155,  Project:1557189256589
18:18:37 INFO  : Project design_2_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:18:47 INFO  : Copied contents of C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_0\system.hdf.
18:19:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:19:14 INFO  : Clearing existing target manager status.
18:19:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:19:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:20:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:20:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
18:20:52 INFO  : Disconnected from the channel tcfchan#14.
18:20:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
18:20:53 INFO  : 'fpga -state' command is executed.
18:20:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:54 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
18:20:54 INFO  : 'jtag frequency' command is executed.
18:20:54 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:20:54 INFO  : Context for 'APU' is selected.
18:20:54 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
18:20:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:54 INFO  : Context for 'APU' is selected.
18:20:54 INFO  : 'stop' command is executed.
18:20:56 INFO  : 'ps7_init' command is executed.
18:20:56 INFO  : 'ps7_post_config' command is executed.
18:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:57 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:57 INFO  : Memory regions updated for context APU
18:20:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:58 INFO  : 'con' command is executed.
18:20:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

18:20:58 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
14:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
14:28:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
14:29:57 INFO  : Disconnected from the channel tcfchan#15.
14:29:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
14:29:58 INFO  : 'fpga -state' command is executed.
14:29:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:59 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
14:29:59 INFO  : 'jtag frequency' command is executed.
14:29:59 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
14:29:59 INFO  : Context for 'APU' is selected.
14:29:59 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
14:29:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:59 INFO  : Context for 'APU' is selected.
14:29:59 INFO  : 'stop' command is executed.
14:30:01 INFO  : 'ps7_init' command is executed.
14:30:01 INFO  : 'ps7_post_config' command is executed.
14:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:02 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:02 INFO  : Memory regions updated for context APU
14:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:03 INFO  : 'con' command is executed.
14:30:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

14:30:03 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
14:36:47 INFO  : Disconnected from the channel tcfchan#16.
14:36:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
14:36:48 INFO  : 'fpga -state' command is executed.
14:36:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:50 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
14:36:50 INFO  : 'jtag frequency' command is executed.
14:36:51 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
14:36:51 INFO  : Context for 'APU' is selected.
14:36:51 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
14:36:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:51 INFO  : Context for 'APU' is selected.
14:36:51 INFO  : 'stop' command is executed.
14:36:52 INFO  : 'ps7_init' command is executed.
14:36:52 INFO  : 'ps7_post_config' command is executed.
14:36:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:54 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:54 INFO  : Memory regions updated for context APU
14:36:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:54 INFO  : 'con' command is executed.
14:36:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

14:36:54 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
14:42:32 INFO  : Disconnected from the channel tcfchan#17.
14:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
14:42:34 INFO  : 'fpga -state' command is executed.
14:42:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:34 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
14:42:34 INFO  : 'jtag frequency' command is executed.
14:42:34 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
14:42:34 INFO  : Context for 'APU' is selected.
14:42:35 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
14:42:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:35 INFO  : Context for 'APU' is selected.
14:42:35 INFO  : 'stop' command is executed.
14:42:36 INFO  : 'ps7_init' command is executed.
14:42:36 INFO  : 'ps7_post_config' command is executed.
14:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:37 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:37 INFO  : Memory regions updated for context APU
14:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:38 INFO  : 'con' command is executed.
14:42:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

14:42:38 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
14:43:06 INFO  : Disconnected from the channel tcfchan#18.
14:43:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
14:43:07 INFO  : 'fpga -state' command is executed.
14:43:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:08 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
14:43:08 INFO  : 'jtag frequency' command is executed.
14:43:08 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
14:43:08 INFO  : Context for 'APU' is selected.
14:43:08 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
14:43:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:08 INFO  : Context for 'APU' is selected.
14:43:08 INFO  : 'stop' command is executed.
14:43:10 INFO  : 'ps7_init' command is executed.
14:43:10 INFO  : 'ps7_post_config' command is executed.
14:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:11 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:11 INFO  : Memory regions updated for context APU
14:43:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:11 INFO  : 'con' command is executed.
14:43:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

14:43:11 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
14:44:49 INFO  : Disconnected from the channel tcfchan#19.
14:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
14:44:50 INFO  : 'fpga -state' command is executed.
14:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:51 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
14:44:51 INFO  : 'jtag frequency' command is executed.
14:44:51 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
14:44:51 INFO  : Context for 'APU' is selected.
14:44:51 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
14:44:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:51 INFO  : Context for 'APU' is selected.
14:44:51 INFO  : 'stop' command is executed.
14:44:52 INFO  : 'ps7_init' command is executed.
14:44:52 INFO  : 'ps7_post_config' command is executed.
14:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:53 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:54 INFO  : Memory regions updated for context APU
14:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:54 INFO  : 'con' command is executed.
14:44:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

14:44:54 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
14:49:24 INFO  : Disconnected from the channel tcfchan#20.
14:49:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
14:49:26 INFO  : 'fpga -state' command is executed.
14:49:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:26 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
14:49:26 INFO  : 'jtag frequency' command is executed.
14:49:27 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
14:49:27 INFO  : Context for 'APU' is selected.
14:49:27 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
14:49:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:27 INFO  : Context for 'APU' is selected.
14:49:27 INFO  : 'stop' command is executed.
14:49:28 INFO  : 'ps7_init' command is executed.
14:49:28 INFO  : 'ps7_post_config' command is executed.
14:49:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:29 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:30 INFO  : Memory regions updated for context APU
14:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:30 INFO  : 'con' command is executed.
14:49:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

14:49:30 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:11:18 INFO  : Disconnected from the channel tcfchan#21.
15:11:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:11:20 INFO  : 'fpga -state' command is executed.
15:11:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:21 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:11:21 INFO  : 'jtag frequency' command is executed.
15:11:21 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:11:21 INFO  : Context for 'APU' is selected.
15:11:21 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:11:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:21 INFO  : Context for 'APU' is selected.
15:11:21 INFO  : 'stop' command is executed.
15:11:23 INFO  : 'ps7_init' command is executed.
15:11:23 INFO  : 'ps7_post_config' command is executed.
15:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:24 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:24 INFO  : Memory regions updated for context APU
15:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:24 INFO  : 'con' command is executed.
15:11:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:11:24 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
15:46:07 INFO  : Disconnected from the channel tcfchan#22.
15:46:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
15:46:08 INFO  : 'fpga -state' command is executed.
15:46:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:09 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
15:46:09 INFO  : 'jtag frequency' command is executed.
15:46:09 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:46:09 INFO  : Context for 'APU' is selected.
15:46:09 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:46:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:09 INFO  : Context for 'APU' is selected.
15:46:10 INFO  : 'stop' command is executed.
15:46:11 INFO  : 'ps7_init' command is executed.
15:46:11 INFO  : 'ps7_post_config' command is executed.
15:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:12 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:12 INFO  : Memory regions updated for context APU
15:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:13 INFO  : 'con' command is executed.
15:46:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

15:46:13 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:03:10 INFO  : Disconnected from the channel tcfchan#23.
16:03:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:03:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
16:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:05:45 INFO  : 'fpga -state' command is executed.
16:05:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:46 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:05:46 INFO  : 'jtag frequency' command is executed.
16:05:46 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:05:46 INFO  : Context for 'APU' is selected.
16:05:46 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:05:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:47 INFO  : Context for 'APU' is selected.
16:05:47 INFO  : 'stop' command is executed.
16:05:48 INFO  : 'ps7_init' command is executed.
16:05:48 INFO  : 'ps7_post_config' command is executed.
16:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:49 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:49 INFO  : Memory regions updated for context APU
16:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:50 INFO  : 'con' command is executed.
16:05:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:05:50 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:07:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:07:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
16:07:33 INFO  : Disconnected from the channel tcfchan#24.
16:07:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:07:35 INFO  : 'fpga -state' command is executed.
16:07:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:36 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:07:36 INFO  : 'jtag frequency' command is executed.
16:07:36 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:07:36 INFO  : Context for 'APU' is selected.
16:07:36 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:07:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:36 INFO  : Context for 'APU' is selected.
16:07:36 INFO  : 'stop' command is executed.
16:07:37 INFO  : 'ps7_init' command is executed.
16:07:37 INFO  : 'ps7_post_config' command is executed.
16:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:38 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:39 INFO  : Memory regions updated for context APU
16:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:39 INFO  : 'con' command is executed.
16:07:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:07:39 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:11:49 INFO  : Disconnected from the channel tcfchan#25.
16:11:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:11:50 INFO  : 'fpga -state' command is executed.
16:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:51 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:11:51 INFO  : 'jtag frequency' command is executed.
16:11:51 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:11:51 INFO  : Context for 'APU' is selected.
16:11:51 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:11:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:51 INFO  : Context for 'APU' is selected.
16:11:51 INFO  : 'stop' command is executed.
16:11:53 INFO  : 'ps7_init' command is executed.
16:11:53 INFO  : 'ps7_post_config' command is executed.
16:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:54 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:54 INFO  : Memory regions updated for context APU
16:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:54 INFO  : 'con' command is executed.
16:11:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:11:54 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:12:47 INFO  : Disconnected from the channel tcfchan#26.
16:12:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:12:49 INFO  : 'fpga -state' command is executed.
16:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:49 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:12:49 INFO  : 'jtag frequency' command is executed.
16:12:49 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:12:50 INFO  : Context for 'APU' is selected.
16:12:50 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:12:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:50 INFO  : Context for 'APU' is selected.
16:12:50 INFO  : 'stop' command is executed.
16:12:51 INFO  : 'ps7_init' command is executed.
16:12:51 INFO  : 'ps7_post_config' command is executed.
16:12:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:12:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:52 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:53 INFO  : Memory regions updated for context APU
16:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:53 INFO  : 'con' command is executed.
16:12:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:12:53 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:13:35 INFO  : Disconnected from the channel tcfchan#27.
16:13:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:13:37 INFO  : 'fpga -state' command is executed.
16:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:37 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:13:37 INFO  : 'jtag frequency' command is executed.
16:13:38 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:13:38 INFO  : Context for 'APU' is selected.
16:13:38 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:13:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:38 INFO  : Context for 'APU' is selected.
16:13:38 INFO  : 'stop' command is executed.
16:13:39 INFO  : 'ps7_init' command is executed.
16:13:39 INFO  : 'ps7_post_config' command is executed.
16:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:40 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:41 INFO  : Memory regions updated for context APU
16:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:41 INFO  : 'con' command is executed.
16:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:13:41 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:16:28 INFO  : Disconnected from the channel tcfchan#28.
16:16:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:16:30 INFO  : 'fpga -state' command is executed.
16:16:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:31 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:16:31 INFO  : 'jtag frequency' command is executed.
16:16:31 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:16:31 INFO  : Context for 'APU' is selected.
16:16:31 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:31 INFO  : Context for 'APU' is selected.
16:16:31 INFO  : 'stop' command is executed.
16:16:32 INFO  : 'ps7_init' command is executed.
16:16:33 INFO  : 'ps7_post_config' command is executed.
16:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:34 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:34 INFO  : Memory regions updated for context APU
16:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:34 INFO  : 'con' command is executed.
16:16:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:16:34 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:20:16 INFO  : Disconnected from the channel tcfchan#29.
16:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3859" && level==0} -index 1' command is executed.
16:20:18 INFO  : 'fpga -state' command is executed.
16:20:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:19 INFO  : Jtag cable 'Digilent Zed 210248AA3859' is selected.
16:20:19 INFO  : 'jtag frequency' command is executed.
16:20:19 INFO  : Sourcing of 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:20:19 INFO  : Context for 'APU' is selected.
16:20:19 INFO  : Hardware design information is loaded from 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
16:20:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:19 INFO  : Context for 'APU' is selected.
16:20:19 INFO  : 'stop' command is executed.
16:20:20 INFO  : 'ps7_init' command is executed.
16:20:20 INFO  : 'ps7_post_config' command is executed.
16:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:22 INFO  : The application 'C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
loadhw -hw C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
dow C:/Xilinx_Projects/gyro_project/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:22 INFO  : Memory regions updated for context APU
16:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:22 INFO  : 'con' command is executed.
16:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3859"} -index 0
con
----------------End of Script----------------

16:20:22 INFO  : Launch script is exported to file 'C:\Xilinx_Projects\gyro_project\tester\tester.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi4_gyro_test_0.elf_on_local.tcl'
16:30:23 INFO  : Disconnected from the channel tcfchan#30.
10:43:02 INFO  : Registering command handlers for SDK TCF services
10:43:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx_Projects\gyro_project\tester\tester.sdk\temp_xsdb_launch_script.tcl
10:43:16 INFO  : XSCT server has started successfully.
10:43:22 INFO  : Successfully done setting XSCT server connection channel  
10:43:22 INFO  : Successfully done setting SDK workspace  
10:43:22 INFO  : Processing command line option -hwspec C:/Xilinx_Projects/gyro_project/tester/tester.sdk/design_2_wrapper.hdf.
10:43:22 INFO  : Checking for hwspec changes in the project design_2_wrapper_hw_platform_0.
19:34:20 INFO  : Registering command handlers for SDK TCF services
19:34:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Docs\initial_gyro_tester_experiments\tester\tester.sdk\temp_xsdb_launch_script.tcl
19:34:34 INFO  : XSCT server has started successfully.
19:34:40 INFO  : Successfully done setting XSCT server connection channel  
19:34:40 INFO  : Successfully done setting SDK workspace  
19:36:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:36:21 INFO  : FPGA configured successfully with bitstream "C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_2_wrapper_hw_platform_0/design_2_wrapper.bit"
19:39:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:39:34 INFO  : 'fpga -state' command is executed.
19:39:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:39:35 INFO  : 'jtag frequency' command is executed.
19:39:35 INFO  : Sourcing of 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:39:35 INFO  : Context for 'APU' is selected.
19:39:35 INFO  : Hardware design information is loaded from 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:39:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:35 INFO  : Context for 'APU' is selected.
19:39:35 INFO  : 'stop' command is executed.
19:39:36 INFO  : 'ps7_init' command is executed.
19:39:36 INFO  : 'ps7_post_config' command is executed.
19:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:36 INFO  : The application 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:37 INFO  : 'con' command is executed.
19:39:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:39:37 INFO  : Disconnected from the channel tcfchan#1.
02:29:30 INFO  : Registering command handlers for SDK TCF services
02:29:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Docs\initial_gyro_tester_experiments\tester\tester.sdk\temp_xsdb_launch_script.tcl
02:29:40 INFO  : XSCT server has started successfully.
02:29:50 INFO  : Successfully done setting XSCT server connection channel  
02:29:50 INFO  : Successfully done setting SDK workspace  
02:40:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:40:17 INFO  : 'fpga -state' command is executed.
02:40:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:40:18 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:40:18 INFO  : 'jtag frequency' command is executed.
02:40:18 INFO  : Sourcing of 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:40:18 INFO  : Context for 'APU' is selected.
02:40:18 INFO  : Hardware design information is loaded from 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:40:18 INFO  : 'configparams force-mem-access 1' command is executed.
02:40:18 INFO  : Context for 'APU' is selected.
02:40:18 INFO  : 'stop' command is executed.
02:40:19 INFO  : 'ps7_init' command is executed.
02:40:19 INFO  : 'ps7_post_config' command is executed.
02:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:19 INFO  : The application 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:40:19 INFO  : 'configparams force-mem-access 0' command is executed.
02:40:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:20 INFO  : 'con' command is executed.
02:40:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:40:20 INFO  : Disconnected from the channel tcfchan#1.
02:40:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:40:44 INFO  : 'fpga -state' command is executed.
02:40:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:40:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:40:45 INFO  : 'jtag frequency' command is executed.
02:40:45 INFO  : Sourcing of 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:40:45 INFO  : Context for 'APU' is selected.
02:40:45 INFO  : Hardware design information is loaded from 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:40:45 INFO  : 'configparams force-mem-access 1' command is executed.
02:40:45 INFO  : Context for 'APU' is selected.
02:40:45 INFO  : 'stop' command is executed.
02:40:45 INFO  : 'ps7_init' command is executed.
02:40:45 INFO  : 'ps7_post_config' command is executed.
02:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:40:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:46 INFO  : The application 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:40:46 INFO  : 'configparams force-mem-access 0' command is executed.
02:40:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:40:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:46 INFO  : 'con' command is executed.
02:40:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:40:46 INFO  : Disconnected from the channel tcfchan#2.
20:42:10 INFO  : Registering command handlers for SDK TCF services
20:42:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Docs\initial_gyro_tester_experiments\tester\tester.sdk\temp_xsdb_launch_script.tcl
20:42:23 INFO  : XSCT server has started successfully.
20:42:31 INFO  : Successfully done setting XSCT server connection channel  
20:42:31 INFO  : Successfully done setting SDK workspace  
20:52:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:52:24 INFO  : FPGA configured successfully with bitstream "C:/Docs/initial_gyro_tester_experiments/tester/tester.runs/impl_4/design_2_wrapper.bit"
20:54:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:54:09 INFO  : 'fpga -state' command is executed.
20:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:54:10 INFO  : 'jtag frequency' command is executed.
20:54:10 INFO  : Sourcing of 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:10 INFO  : Context for 'APU' is selected.
20:54:10 INFO  : Hardware design information is loaded from 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:54:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:10 INFO  : Context for 'APU' is selected.
20:54:10 INFO  : 'stop' command is executed.
20:54:11 INFO  : 'ps7_init' command is executed.
20:54:11 INFO  : 'ps7_post_config' command is executed.
20:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:12 INFO  : The application 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:12 INFO  : 'con' command is executed.
20:54:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:54:12 INFO  : Disconnected from the channel tcfchan#1.
02:12:59 INFO  : Registering command handlers for SDK TCF services
02:13:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Docs\initial_gyro_tester_experiments\tester\tester.sdk\temp_xsdb_launch_script.tcl
02:13:11 INFO  : XSCT server has started successfully.
02:13:27 INFO  : Successfully done setting XSCT server connection channel  
02:13:27 INFO  : Processing command line option -hwspec C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_2_wrapper.hdf.
02:13:31 INFO  : Successfully done setting SDK workspace  
02:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:15:23 INFO  : FPGA configured successfully with bitstream "C:/Docs/initial_gyro_tester_experiments/tester/tester.runs/impl_4/design_2_wrapper.bit"
22:30:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557984325498,  Project:1557911326626
22:30:28 INFO  : Project design_2_wrapper_hw_platform_1's source hardware specification located at C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:31:25 INFO  : Copied contents of C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_2_wrapper.hdf into \design_2_wrapper_hw_platform_1\system.hdf.
22:31:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:31:36 INFO  : Clearing existing target manager status.
22:31:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:31:36 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:13:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:13:06 INFO  : 'fpga -state' command is executed.
23:13:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:13:06 INFO  : 'jtag frequency' command is executed.
23:13:07 INFO  : Sourcing of 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:13:07 INFO  : Context for 'APU' is selected.
23:13:07 INFO  : Hardware design information is loaded from 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:13:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:07 INFO  : Context for 'APU' is selected.
23:13:07 INFO  : 'stop' command is executed.
23:13:07 INFO  : 'ps7_init' command is executed.
23:13:08 INFO  : 'ps7_post_config' command is executed.
23:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:08 INFO  : The application 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:13:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:13:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:08 INFO  : 'con' command is executed.
23:13:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

23:13:08 INFO  : Disconnected from the channel tcfchan#1.
23:38:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:38:17 INFO  : 'fpga -state' command is executed.
23:38:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:18 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:38:18 INFO  : 'jtag frequency' command is executed.
23:38:18 INFO  : Sourcing of 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:18 INFO  : Context for 'APU' is selected.
23:38:18 INFO  : Hardware design information is loaded from 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:38:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:18 INFO  : Context for 'APU' is selected.
23:38:18 INFO  : 'stop' command is executed.
23:38:19 INFO  : 'ps7_init' command is executed.
23:38:19 INFO  : 'ps7_post_config' command is executed.
23:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:19 INFO  : The application 'C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Docs/initial_gyro_tester_experiments/tester/tester.sdk/axi4_gyro_test_0/Debug/axi4_gyro_test_0.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:19 INFO  : 'con' command is executed.
23:38:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

23:38:20 INFO  : Disconnected from the channel tcfchan#2.
