Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri May 18 16:34:35 2018
| Host         : DESKTOP-O713GGV running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/xillybus_wrapper_timing_synth.rpt
| Design       : xillybus_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 compute_blocks_U0/p_Val2_55_2_fu_1432_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_blocks_U0/p_Val2_55_4_reg_3729_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 7.886ns (85.358%)  route 1.353ns (14.642%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4903, unset)         0.973     0.973    compute_blocks_U0/ap_clk
                         DSP48E1                                      r  compute_blocks_U0/p_Val2_55_2_fu_1432_p2__1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.179 r  compute_blocks_U0/p_Val2_55_2_fu_1432_p2__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.179    compute_blocks_U0/p_Val2_55_2_fu_1432_p2__1_n_109
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.697 r  compute_blocks_U0/p_Val2_55_2_fu_1432_p2__2/P[0]
                         net (fo=2, unplaced)         0.800     7.497    compute_blocks_U0/p_Val2_55_2_fu_1432_p2__2_n_108
                         LUT2 (Prop_lut2_I0_O)        0.124     7.621 r  compute_blocks_U0/p_Val2_55_2_reg_3633[16]_i_4/O
                         net (fo=1, unplaced)         0.000     7.621    compute_blocks_U0/p_Val2_55_2_reg_3633[16]_i_4_n_3
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  compute_blocks_U0/p_Val2_55_2_reg_3633_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.171    compute_blocks_U0/p_Val2_55_2_reg_3633_reg[16]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  compute_blocks_U0/p_Val2_55_2_reg_3633_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.285    compute_blocks_U0/p_Val2_55_2_reg_3633_reg[20]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  compute_blocks_U0/p_Val2_55_2_reg_3633_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.399    compute_blocks_U0/p_Val2_55_2_reg_3633_reg[24]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  compute_blocks_U0/p_Val2_55_2_reg_3633_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.513    compute_blocks_U0/p_Val2_55_2_reg_3633_reg[28]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  compute_blocks_U0/p_Val2_55_2_reg_3633_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.627    compute_blocks_U0/p_Val2_55_2_reg_3633_reg[35]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  compute_blocks_U0/p_Val2_55_2_reg_3633_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.741    compute_blocks_U0/p_Val2_55_2_reg_3633_reg[39]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.855 r  compute_blocks_U0/p_Val2_55_2_reg_3633_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.855    compute_blocks_U0/p_Val2_55_2_reg_3633_reg[43]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.969 r  compute_blocks_U0/p_Val2_55_2_reg_3633_reg[46]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.969    compute_blocks_U0/p_Val2_55_2_reg_3633_reg[46]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 r  compute_blocks_U0/p_Val2_55_2_reg_3633_reg[51]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.083    compute_blocks_U0/p_Val2_55_2_reg_3633_reg[51]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  compute_blocks_U0/p_Val2_55_2_reg_3633_reg[55]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.197    compute_blocks_U0/p_Val2_55_2_reg_3633_reg[55]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.311 r  compute_blocks_U0/p_Val2_55_2_reg_3633_reg[59]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.311    compute_blocks_U0/p_Val2_55_2_reg_3633_reg[59]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.659 r  compute_blocks_U0/tmp_166_reg_3740_reg[0]_i_1/O[1]
                         net (fo=5, unplaced)         0.553    10.212    compute_blocks_U0/tmp_166_reg_3740_reg[0]_i_1_n_9
                         FDRE                                         r  compute_blocks_U0/p_Val2_55_4_reg_3729_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4903, unset)         0.924    10.924    compute_blocks_U0/ap_clk
                         FDRE                                         r  compute_blocks_U0/p_Val2_55_4_reg_3729_reg[61]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.213    10.676    compute_blocks_U0/p_Val2_55_4_reg_3729_reg[61]
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  0.464    




