/*
 * #############################################################################
 * # DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!  #
 * #############################################################################
 *  This file was automatically generated using the following command:
 *    sxra3 c-header st-register-ipxact/CatsonD_computing_platform_registers_without_sxips_rev1b_amykyta_modified.xml -o modem_adc_if.h --namespace CatsonV4Registers --subset catson_4.MODEM_ADC_IF_SYSCFG_ADC_INTERFACE
 * -----------------------------------------------------------------------------
 */
#ifndef MODEM_ADC_IF_H
#define MODEM_ADC_IF_H

#ifndef __KERNEL__
#include <stdint.h>
#endif

#ifdef __cplusplus
    namespace CatsonV4Registers {
#endif

/*
 * Register: SYSTEM_CONFIG0
 *   Offset is absolute
 */
#define SYSTEM_CONFIG0_REG_OFFSET    0x00000000u

#define SYSTEM_CONFIG0__PLL_PD_bp    0u
#define SYSTEM_CONFIG0__PLL_PD_bm    0x00000001u
#define SYSTEM_CONFIG0__PLL_PD_bc    1u
#define SYSTEM_CONFIG0__PLL_SXTO_bp    1u
#define SYSTEM_CONFIG0__PLL_SXTO_bm    0x00000002u
#define SYSTEM_CONFIG0__PLL_SXTO_bc    1u
#define SYSTEM_CONFIG0__PLL_CPDNS_bp    2u
#define SYSTEM_CONFIG0__PLL_CPDNS_bm    0x00000004u
#define SYSTEM_CONFIG0__PLL_CPDNS_bc    1u
#define SYSTEM_CONFIG0__PLL_CPA_bp    3u
#define SYSTEM_CONFIG0__PLL_CPA_bm    0x00000008u
#define SYSTEM_CONFIG0__PLL_CPA_bc    1u
#define SYSTEM_CONFIG0__PLL_TCP_bp    4u
#define SYSTEM_CONFIG0__PLL_TCP_bm    0x00000030u
#define SYSTEM_CONFIG0__PLL_TCP_bc    2u
#define SYSTEM_CONFIG0__PLL_ICP_bp    6u
#define SYSTEM_CONFIG0__PLL_ICP_bm    0x000001C0u
#define SYSTEM_CONFIG0__PLL_ICP_bc    3u
#define SYSTEM_CONFIG0__PLL_RSTN_bp    10u
#define SYSTEM_CONFIG0__PLL_RSTN_bm    0x00000400u
#define SYSTEM_CONFIG0__PLL_RSTN_bc    1u

/*
 * Register: SYSTEM_CONFIG1
 *   Offset is absolute
 */
#define SYSTEM_CONFIG1_REG_OFFSET    0x00000004u

#define SYSTEM_CONFIG1__PLL_PSREN1_bp    0u
#define SYSTEM_CONFIG1__PLL_PSREN1_bm    0x00000001u
#define SYSTEM_CONFIG1__PLL_PSREN1_bc    1u
#define SYSTEM_CONFIG1__PLL_PSREN2_bp    1u
#define SYSTEM_CONFIG1__PLL_PSREN2_bm    0x00000002u
#define SYSTEM_CONFIG1__PLL_PSREN2_bc    1u
#define SYSTEM_CONFIG1__PLL_PSREN3_bp    2u
#define SYSTEM_CONFIG1__PLL_PSREN3_bm    0x00000004u
#define SYSTEM_CONFIG1__PLL_PSREN3_bc    1u
#define SYSTEM_CONFIG1__PLL_REFH_bp    3u
#define SYSTEM_CONFIG1__PLL_REFH_bm    0x00000038u
#define SYSTEM_CONFIG1__PLL_REFH_bc    3u
#define SYSTEM_CONFIG1__PLL_DVC_bp    6u
#define SYSTEM_CONFIG1__PLL_DVC_bm    0x000001C0u
#define SYSTEM_CONFIG1__PLL_DVC_bc    3u
#define SYSTEM_CONFIG1__PLL_BPCALEN_bp    9u
#define SYSTEM_CONFIG1__PLL_BPCALEN_bm    0x00000200u
#define SYSTEM_CONFIG1__PLL_BPCALEN_bc    1u
#define SYSTEM_CONFIG1__PLL_DV1H_bp    11u
#define SYSTEM_CONFIG1__PLL_DV1H_bm    0x00000800u
#define SYSTEM_CONFIG1__PLL_DV1H_bc    1u
#define SYSTEM_CONFIG1__PLL_DVOFF_bp    12u
#define SYSTEM_CONFIG1__PLL_DVOFF_bm    0x00001000u
#define SYSTEM_CONFIG1__PLL_DVOFF_bc    1u

/*
 * Register: SYSTEM_CONFIG2
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2_REG_OFFSET    0x00000008u

#define SYSTEM_CONFIG2__PLL_FRAC_bp    0u
#define SYSTEM_CONFIG2__PLL_FRAC_bm    0x00007FFFu
#define SYSTEM_CONFIG2__PLL_FRAC_bc    15u

/*
 * Register: SYSTEM_CONFIG3
 *   Offset is absolute
 */
#define SYSTEM_CONFIG3_REG_OFFSET    0x0000000Cu

#define SYSTEM_CONFIG3__PLL_INT_bp    0u
#define SYSTEM_CONFIG3__PLL_INT_bm    0x000000FFu
#define SYSTEM_CONFIG3__PLL_INT_bc    8u
#define SYSTEM_CONFIG3__PLL_SDON_bp    8u
#define SYSTEM_CONFIG3__PLL_SDON_bm    0x00000100u
#define SYSTEM_CONFIG3__PLL_SDON_bc    1u

/*
 * Register: SYSTEM_CONFIG4
 *   Offset is absolute
 */
#define SYSTEM_CONFIG4_REG_OFFSET    0x00000010u

#define SYSTEM_CONFIG4__PLL_CALSTARTVCO_bp    0u
#define SYSTEM_CONFIG4__PLL_CALSTARTVCO_bm    0x00000001u
#define SYSTEM_CONFIG4__PLL_CALSTARTVCO_bc    1u
#define SYSTEM_CONFIG4__PLL_CALOFFVCO_bp    1u
#define SYSTEM_CONFIG4__PLL_CALOFFVCO_bm    0x00000002u
#define SYSTEM_CONFIG4__PLL_CALOFFVCO_bc    1u
#define SYSTEM_CONFIG4__PLL_SELEXTVCO_bp    2u
#define SYSTEM_CONFIG4__PLL_SELEXTVCO_bm    0x000001FCu
#define SYSTEM_CONFIG4__PLL_SELEXTVCO_bc    7u

/*
 * Register: SYSTEM_CONFIG5
 *   Offset is absolute
 */
#define SYSTEM_CONFIG5_REG_OFFSET    0x00000014u

#define SYSTEM_CONFIG5__PLL_TRM_bp    0u
#define SYSTEM_CONFIG5__PLL_TRM_bm    0x0000003Fu
#define SYSTEM_CONFIG5__PLL_TRM_bc    6u
#define SYSTEM_CONFIG5__PLL_OTOMAN_bp    6u
#define SYSTEM_CONFIG5__PLL_OTOMAN_bm    0x00000040u
#define SYSTEM_CONFIG5__PLL_OTOMAN_bc    1u
#define SYSTEM_CONFIG5__PLL_CALSTARTREG_bp    9u
#define SYSTEM_CONFIG5__PLL_CALSTARTREG_bm    0x00000200u
#define SYSTEM_CONFIG5__PLL_CALSTARTREG_bc    1u
#define SYSTEM_CONFIG5__PLL_CALOFFREG_bp    10u
#define SYSTEM_CONFIG5__PLL_CALOFFREG_bm    0x00000400u
#define SYSTEM_CONFIG5__PLL_CALOFFREG_bc    1u
#define SYSTEM_CONFIG5__PLL_SELEXTREG_bp    11u
#define SYSTEM_CONFIG5__PLL_SELEXTREG_bm    0x0000F800u
#define SYSTEM_CONFIG5__PLL_SELEXTREG_bc    5u

/*
 * Register: SYSTEM_CONFIG6
 *   Offset is absolute
 */
#define SYSTEM_CONFIG6_REG_OFFSET    0x00000018u

#define SYSTEM_CONFIG6__PLL_TMUXA_bp    0u
#define SYSTEM_CONFIG6__PLL_TMUXA_bm    0x0000000Fu
#define SYSTEM_CONFIG6__PLL_TMUXA_bc    4u
#define SYSTEM_CONFIG6__PLL_TMUXD_bp    4u
#define SYSTEM_CONFIG6__PLL_TMUXD_bm    0x000000F0u
#define SYSTEM_CONFIG6__PLL_TMUXD_bc    4u
#define SYSTEM_CONFIG6__PLL_SPAREIN0_bp    8u
#define SYSTEM_CONFIG6__PLL_SPAREIN0_bm    0x00000100u
#define SYSTEM_CONFIG6__PLL_SPAREIN0_bc    1u
#define SYSTEM_CONFIG6__PLL_SPAREIN1_bp    9u
#define SYSTEM_CONFIG6__PLL_SPAREIN1_bm    0x00000200u
#define SYSTEM_CONFIG6__PLL_SPAREIN1_bc    1u
#define SYSTEM_CONFIG6__PLL_SPAREIN2_bp    10u
#define SYSTEM_CONFIG6__PLL_SPAREIN2_bm    0x00000400u
#define SYSTEM_CONFIG6__PLL_SPAREIN2_bc    1u
#define SYSTEM_CONFIG6__PLL_SPAREIN3_bp    11u
#define SYSTEM_CONFIG6__PLL_SPAREIN3_bm    0x00000800u
#define SYSTEM_CONFIG6__PLL_SPAREIN3_bc    1u
#define SYSTEM_CONFIG6__PLL_SPAREIN4_bp    12u
#define SYSTEM_CONFIG6__PLL_SPAREIN4_bm    0x00001000u
#define SYSTEM_CONFIG6__PLL_SPAREIN4_bc    1u
#define SYSTEM_CONFIG6__PLL_SPAREIN5_bp    13u
#define SYSTEM_CONFIG6__PLL_SPAREIN5_bm    0x00002000u
#define SYSTEM_CONFIG6__PLL_SPAREIN5_bc    1u
#define SYSTEM_CONFIG6__PLL_SPAREIN6_bp    14u
#define SYSTEM_CONFIG6__PLL_SPAREIN6_bm    0x00004000u
#define SYSTEM_CONFIG6__PLL_SPAREIN6_bc    1u

/*
 * Register: SYSTEM_CONFIG7
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7_REG_OFFSET    0x0000001Cu

#define SYSTEM_CONFIG7__PLL_DIGCKHEN_bp    0u
#define SYSTEM_CONFIG7__PLL_DIGCKHEN_bm    0x00000001u
#define SYSTEM_CONFIG7__PLL_DIGCKHEN_bc    1u
#define SYSTEM_CONFIG7__PLL_SDLPF_bp    1u
#define SYSTEM_CONFIG7__PLL_SDLPF_bm    0x00000006u
#define SYSTEM_CONFIG7__PLL_SDLPF_bc    2u
#define SYSTEM_CONFIG7__PLL_SELVLDO1_bp    3u
#define SYSTEM_CONFIG7__PLL_SELVLDO1_bm    0x00000038u
#define SYSTEM_CONFIG7__PLL_SELVLDO1_bc    3u
#define SYSTEM_CONFIG7__PLL_SELVLDO2_bp    6u
#define SYSTEM_CONFIG7__PLL_SELVLDO2_bm    0x000001C0u
#define SYSTEM_CONFIG7__PLL_SELVLDO2_bc    3u
#define SYSTEM_CONFIG7__PLL_SELVLDO3_bp    9u
#define SYSTEM_CONFIG7__PLL_SELVLDO3_bm    0x00000E00u
#define SYSTEM_CONFIG7__PLL_SELVLDO3_bc    3u
#define SYSTEM_CONFIG7__PLL_LQVCO_bp    12u
#define SYSTEM_CONFIG7__PLL_LQVCO_bm    0x00001000u
#define SYSTEM_CONFIG7__PLL_LQVCO_bc    1u
#define SYSTEM_CONFIG7__PLL_DTCOMP_bp    13u
#define SYSTEM_CONFIG7__PLL_DTCOMP_bm    0x0000E000u
#define SYSTEM_CONFIG7__PLL_DTCOMP_bc    3u
#define SYSTEM_CONFIG7__PLL_DTCOMPTST_bp    16u
#define SYSTEM_CONFIG7__PLL_DTCOMPTST_bm    0x00070000u
#define SYSTEM_CONFIG7__PLL_DTCOMPTST_bc    3u
#define SYSTEM_CONFIG7__PLL_DTMODE_bp    19u
#define SYSTEM_CONFIG7__PLL_DTMODE_bm    0x00080000u
#define SYSTEM_CONFIG7__PLL_DTMODE_bc    1u

/*
 * Register: SYSTEM_CONFIG8
 *   Offset is absolute
 */
#define SYSTEM_CONFIG8_REG_OFFSET    0x00000020u

#define SYSTEM_CONFIG8__ENABLE_bp    0u
#define SYSTEM_CONFIG8__ENABLE_bm    0x00000001u
#define SYSTEM_CONFIG8__ENABLE_bc    1u
#define SYSTEM_CONFIG8__BYPASS_bp    1u
#define SYSTEM_CONFIG8__BYPASS_bm    0x00000002u
#define SYSTEM_CONFIG8__BYPASS_bc    1u
#define SYSTEM_CONFIG8__MODE_bp    2u
#define SYSTEM_CONFIG8__MODE_bm    0x0000000Cu
#define SYSTEM_CONFIG8__MODE_bc    2u
#define SYSTEM_CONFIG8__SW_COEF_bp    4u
#define SYSTEM_CONFIG8__SW_COEF_bm    0x00000010u
#define SYSTEM_CONFIG8__SW_COEF_bc    1u
#define SYSTEM_CONFIG8__PTR_AUTO_bp    16u
#define SYSTEM_CONFIG8__PTR_AUTO_bm    0x00010000u
#define SYSTEM_CONFIG8__PTR_AUTO_bc    1u
#define SYSTEM_CONFIG8__PTR_DLY_bp    20u
#define SYSTEM_CONFIG8__PTR_DLY_bm    0x00700000u
#define SYSTEM_CONFIG8__PTR_DLY_bc    3u

/*
 * Register: SYSTEM_CONFIG9
 *   Offset is absolute
 */
#define SYSTEM_CONFIG9_REG_OFFSET    0x00000024u

#define SYSTEM_CONFIG9__COEF0_bp    0u
#define SYSTEM_CONFIG9__COEF0_bm    0x00001FFFu
#define SYSTEM_CONFIG9__COEF0_bc    13u

/*
 * Register: SYSTEM_CONFIG10
 *   Offset is absolute
 */
#define SYSTEM_CONFIG10_REG_OFFSET    0x00000028u

#define SYSTEM_CONFIG10__COEF1_bp    0u
#define SYSTEM_CONFIG10__COEF1_bm    0x00001FFFu
#define SYSTEM_CONFIG10__COEF1_bc    13u

/*
 * Register: SYSTEM_CONFIG11
 *   Offset is absolute
 */
#define SYSTEM_CONFIG11_REG_OFFSET    0x0000002Cu

#define SYSTEM_CONFIG11__COEF2_bp    0u
#define SYSTEM_CONFIG11__COEF2_bm    0x00001FFFu
#define SYSTEM_CONFIG11__COEF2_bc    13u

/*
 * Register: SYSTEM_STATUS12
 *   Offset is absolute
 */
#define SYSTEM_STATUS12_REG_OFFSET    0x00000030u

#define SYSTEM_STATUS12__DCM_FIFO_ERROR_ITS_bp    0u
#define SYSTEM_STATUS12__DCM_FIFO_ERROR_ITS_bm    0x00000001u
#define SYSTEM_STATUS12__DCM_FIFO_ERROR_ITS_bc    1u
#define SYSTEM_STATUS12__ADCBIST_ECC0_SINGLE_ERROR_ITS_bp    1u
#define SYSTEM_STATUS12__ADCBIST_ECC0_SINGLE_ERROR_ITS_bm    0x00000002u
#define SYSTEM_STATUS12__ADCBIST_ECC0_SINGLE_ERROR_ITS_bc    1u
#define SYSTEM_STATUS12__ADCBIST_ECC0_DOUBLE_ERROR_ITS_bp    2u
#define SYSTEM_STATUS12__ADCBIST_ECC0_DOUBLE_ERROR_ITS_bm    0x00000004u
#define SYSTEM_STATUS12__ADCBIST_ECC0_DOUBLE_ERROR_ITS_bc    1u
#define SYSTEM_STATUS12__ADCBIST_ECC1_SINGLE_ERROR_ITS_bp    3u
#define SYSTEM_STATUS12__ADCBIST_ECC1_SINGLE_ERROR_ITS_bm    0x00000008u
#define SYSTEM_STATUS12__ADCBIST_ECC1_SINGLE_ERROR_ITS_bc    1u
#define SYSTEM_STATUS12__ADCBIST_ECC1_DOUBLE_ERROR_ITS_bp    4u
#define SYSTEM_STATUS12__ADCBIST_ECC1_DOUBLE_ERROR_ITS_bm    0x00000010u
#define SYSTEM_STATUS12__ADCBIST_ECC1_DOUBLE_ERROR_ITS_bc    1u

/*
 * Register: SYSTEM_CONFIG13
 *   Offset is absolute
 */
#define SYSTEM_CONFIG13_REG_OFFSET    0x00000034u

#define SYSTEM_CONFIG13__DCM_FIFO_ERROR_ITS_CLR_bp    0u
#define SYSTEM_CONFIG13__DCM_FIFO_ERROR_ITS_CLR_bm    0x00000001u
#define SYSTEM_CONFIG13__DCM_FIFO_ERROR_ITS_CLR_bc    1u
#define SYSTEM_CONFIG13__ADCBIST_ECC0_SINGLE_ERROR_ITS_CLR_bp    1u
#define SYSTEM_CONFIG13__ADCBIST_ECC0_SINGLE_ERROR_ITS_CLR_bm    0x00000002u
#define SYSTEM_CONFIG13__ADCBIST_ECC0_SINGLE_ERROR_ITS_CLR_bc    1u
#define SYSTEM_CONFIG13__ADCBIST_ECC0_DOUBLE_ERROR_ITS_CLR_bp    2u
#define SYSTEM_CONFIG13__ADCBIST_ECC0_DOUBLE_ERROR_ITS_CLR_bm    0x00000004u
#define SYSTEM_CONFIG13__ADCBIST_ECC0_DOUBLE_ERROR_ITS_CLR_bc    1u
#define SYSTEM_CONFIG13__ADCBIST_ECC1_SINGLE_ERROR_ITS_CLR_bp    3u
#define SYSTEM_CONFIG13__ADCBIST_ECC1_SINGLE_ERROR_ITS_CLR_bm    0x00000008u
#define SYSTEM_CONFIG13__ADCBIST_ECC1_SINGLE_ERROR_ITS_CLR_bc    1u
#define SYSTEM_CONFIG13__ADCBIST_ECC1_DOUBLE_ERROR_ITS_CLR_bp    4u
#define SYSTEM_CONFIG13__ADCBIST_ECC1_DOUBLE_ERROR_ITS_CLR_bm    0x00000010u
#define SYSTEM_CONFIG13__ADCBIST_ECC1_DOUBLE_ERROR_ITS_CLR_bc    1u

/*
 * Register: SYSTEM_CONFIG14
 *   Offset is absolute
 */
#define SYSTEM_CONFIG14_REG_OFFSET    0x00000038u

#define SYSTEM_CONFIG14__DCM_FIFO_ERROR_ITS_SET_bp    0u
#define SYSTEM_CONFIG14__DCM_FIFO_ERROR_ITS_SET_bm    0x00000001u
#define SYSTEM_CONFIG14__DCM_FIFO_ERROR_ITS_SET_bc    1u
#define SYSTEM_CONFIG14__ADCBIST_ECC0_SINGLE_ERROR_ITS_SET_bp    1u
#define SYSTEM_CONFIG14__ADCBIST_ECC0_SINGLE_ERROR_ITS_SET_bm    0x00000002u
#define SYSTEM_CONFIG14__ADCBIST_ECC0_SINGLE_ERROR_ITS_SET_bc    1u
#define SYSTEM_CONFIG14__ADCBIST_ECC0_DOUBLE_ERROR_ITS_SET_bp    2u
#define SYSTEM_CONFIG14__ADCBIST_ECC0_DOUBLE_ERROR_ITS_SET_bm    0x00000004u
#define SYSTEM_CONFIG14__ADCBIST_ECC0_DOUBLE_ERROR_ITS_SET_bc    1u
#define SYSTEM_CONFIG14__ADCBIST_ECC1_SINGLE_ERROR_ITS_SET_bp    3u
#define SYSTEM_CONFIG14__ADCBIST_ECC1_SINGLE_ERROR_ITS_SET_bm    0x00000008u
#define SYSTEM_CONFIG14__ADCBIST_ECC1_SINGLE_ERROR_ITS_SET_bc    1u
#define SYSTEM_CONFIG14__ADCBIST_ECC1_DOUBLE_ERROR_ITS_SET_bp    4u
#define SYSTEM_CONFIG14__ADCBIST_ECC1_DOUBLE_ERROR_ITS_SET_bm    0x00000010u
#define SYSTEM_CONFIG14__ADCBIST_ECC1_DOUBLE_ERROR_ITS_SET_bc    1u

/*
 * Register: SYSTEM_STATUS15
 *   Offset is absolute
 */
#define SYSTEM_STATUS15_REG_OFFSET    0x0000003Cu

#define SYSTEM_STATUS15__DCM_FIFO_ERROR_ITM_bp    0u
#define SYSTEM_STATUS15__DCM_FIFO_ERROR_ITM_bm    0x00000001u
#define SYSTEM_STATUS15__DCM_FIFO_ERROR_ITM_bc    1u
#define SYSTEM_STATUS15__ADCBIST_ECC0_SINGLE_ERROR_ITM_bp    1u
#define SYSTEM_STATUS15__ADCBIST_ECC0_SINGLE_ERROR_ITM_bm    0x00000002u
#define SYSTEM_STATUS15__ADCBIST_ECC0_SINGLE_ERROR_ITM_bc    1u
#define SYSTEM_STATUS15__ADCBIST_ECC0_DOUBLE_ERROR_ITM_bp    2u
#define SYSTEM_STATUS15__ADCBIST_ECC0_DOUBLE_ERROR_ITM_bm    0x00000004u
#define SYSTEM_STATUS15__ADCBIST_ECC0_DOUBLE_ERROR_ITM_bc    1u
#define SYSTEM_STATUS15__ADCBIST_ECC1_SINGLE_ERROR_ITM_bp    3u
#define SYSTEM_STATUS15__ADCBIST_ECC1_SINGLE_ERROR_ITM_bm    0x00000008u
#define SYSTEM_STATUS15__ADCBIST_ECC1_SINGLE_ERROR_ITM_bc    1u
#define SYSTEM_STATUS15__ADCBIST_ECC1_DOUBLE_ERROR_ITM_bp    4u
#define SYSTEM_STATUS15__ADCBIST_ECC1_DOUBLE_ERROR_ITM_bm    0x00000010u
#define SYSTEM_STATUS15__ADCBIST_ECC1_DOUBLE_ERROR_ITM_bc    1u

/*
 * Register: SYSTEM_CONFIG16
 *   Offset is absolute
 */
#define SYSTEM_CONFIG16_REG_OFFSET    0x00000040u

#define SYSTEM_CONFIG16__DCM_FIFO_ERROR_ITM_CLR_bp    0u
#define SYSTEM_CONFIG16__DCM_FIFO_ERROR_ITM_CLR_bm    0x00000001u
#define SYSTEM_CONFIG16__DCM_FIFO_ERROR_ITM_CLR_bc    1u
#define SYSTEM_CONFIG16__ADCBIST_ECC0_SINGLE_ERROR_ITM_CLR_bp    1u
#define SYSTEM_CONFIG16__ADCBIST_ECC0_SINGLE_ERROR_ITM_CLR_bm    0x00000002u
#define SYSTEM_CONFIG16__ADCBIST_ECC0_SINGLE_ERROR_ITM_CLR_bc    1u
#define SYSTEM_CONFIG16__ADCBIST_ECC0_DOUBLE_ERROR_ITM_CLR_bp    2u
#define SYSTEM_CONFIG16__ADCBIST_ECC0_DOUBLE_ERROR_ITM_CLR_bm    0x00000004u
#define SYSTEM_CONFIG16__ADCBIST_ECC0_DOUBLE_ERROR_ITM_CLR_bc    1u
#define SYSTEM_CONFIG16__ADCBIST_ECC1_SINGLE_ERROR_ITM_CLR_bp    3u
#define SYSTEM_CONFIG16__ADCBIST_ECC1_SINGLE_ERROR_ITM_CLR_bm    0x00000008u
#define SYSTEM_CONFIG16__ADCBIST_ECC1_SINGLE_ERROR_ITM_CLR_bc    1u
#define SYSTEM_CONFIG16__ADCBIST_ECC1_DOUBLE_ERROR_ITM_CLR_bp    4u
#define SYSTEM_CONFIG16__ADCBIST_ECC1_DOUBLE_ERROR_ITM_CLR_bm    0x00000010u
#define SYSTEM_CONFIG16__ADCBIST_ECC1_DOUBLE_ERROR_ITM_CLR_bc    1u

/*
 * Register: SYSTEM_CONFIG17
 *   Offset is absolute
 */
#define SYSTEM_CONFIG17_REG_OFFSET    0x00000044u

#define SYSTEM_CONFIG17__DCM_FIFO_ERROR_ITM_SET_bp    0u
#define SYSTEM_CONFIG17__DCM_FIFO_ERROR_ITM_SET_bm    0x00000001u
#define SYSTEM_CONFIG17__DCM_FIFO_ERROR_ITM_SET_bc    1u
#define SYSTEM_CONFIG17__ADCBIST_ECC0_SINGLE_ERROR_ITM_SET_bp    1u
#define SYSTEM_CONFIG17__ADCBIST_ECC0_SINGLE_ERROR_ITM_SET_bm    0x00000002u
#define SYSTEM_CONFIG17__ADCBIST_ECC0_SINGLE_ERROR_ITM_SET_bc    1u
#define SYSTEM_CONFIG17__ADCBIST_ECC0_DOUBLE_ERROR_ITM_SET_bp    2u
#define SYSTEM_CONFIG17__ADCBIST_ECC0_DOUBLE_ERROR_ITM_SET_bm    0x00000004u
#define SYSTEM_CONFIG17__ADCBIST_ECC0_DOUBLE_ERROR_ITM_SET_bc    1u
#define SYSTEM_CONFIG17__ADCBIST_ECC1_SINGLE_ERROR_ITM_SET_bp    3u
#define SYSTEM_CONFIG17__ADCBIST_ECC1_SINGLE_ERROR_ITM_SET_bm    0x00000008u
#define SYSTEM_CONFIG17__ADCBIST_ECC1_SINGLE_ERROR_ITM_SET_bc    1u
#define SYSTEM_CONFIG17__ADCBIST_ECC1_DOUBLE_ERROR_ITM_SET_bp    4u
#define SYSTEM_CONFIG17__ADCBIST_ECC1_DOUBLE_ERROR_ITM_SET_bm    0x00000010u
#define SYSTEM_CONFIG17__ADCBIST_ECC1_DOUBLE_ERROR_ITM_SET_bc    1u

/*
 * Register: SYSTEM_CONFIG18
 *   Offset is absolute
 */
#define SYSTEM_CONFIG18_REG_OFFSET    0x00000048u

#define SYSTEM_CONFIG18__ADCCK_IO_CLK_EN_bp    0u
#define SYSTEM_CONFIG18__ADCCK_IO_CLK_EN_bm    0x00000001u
#define SYSTEM_CONFIG18__ADCCK_IO_CLK_EN_bc    1u

/*
 * Register: SYSTEM_CONFIG19
 *   Offset is absolute
 */
#define SYSTEM_CONFIG19_REG_OFFSET    0x0000004Cu

#define SYSTEM_CONFIG19__PLL_BIST_CMP_COUNT_VAL_bp    0u
#define SYSTEM_CONFIG19__PLL_BIST_CMP_COUNT_VAL_bm    0x0000FFFFu
#define SYSTEM_CONFIG19__PLL_BIST_CMP_COUNT_VAL_bc    16u
#define SYSTEM_CONFIG19__PLL_BIST_REF_COUNT_VAL_bp    16u
#define SYSTEM_CONFIG19__PLL_BIST_REF_COUNT_VAL_bm    0xFFFF0000u
#define SYSTEM_CONFIG19__PLL_BIST_REF_COUNT_VAL_bc    16u

/*
 * Register: SYSTEM_CONFIG20
 *   Offset is absolute
 */
#define SYSTEM_CONFIG20_REG_OFFSET    0x00000050u

#define SYSTEM_CONFIG20__PLL_BIST_CLK_SEL_bp    0u
#define SYSTEM_CONFIG20__PLL_BIST_CLK_SEL_bm    0x0000000Fu
#define SYSTEM_CONFIG20__PLL_BIST_CLK_SEL_bc    4u
#define SYSTEM_CONFIG20__PLL_BIST_SELECT_bp    4u
#define SYSTEM_CONFIG20__PLL_BIST_SELECT_bm    0x00000010u
#define SYSTEM_CONFIG20__PLL_BIST_SELECT_bc    1u
#define SYSTEM_CONFIG20__PLL_BIST_CMP_MASK_VAL_bp    5u
#define SYSTEM_CONFIG20__PLL_BIST_CMP_MASK_VAL_bm    0x00000060u
#define SYSTEM_CONFIG20__PLL_BIST_CMP_MASK_VAL_bc    2u

/*
 * Register: SYSTEM_CONFIG21
 *   Offset is absolute
 */
#define SYSTEM_CONFIG21_REG_OFFSET    0x00000054u

#define SYSTEM_CONFIG21__ADCBIST_AD_SEL_WIDTH_bp    0u
#define SYSTEM_CONFIG21__ADCBIST_AD_SEL_WIDTH_bm    0x00000007u
#define SYSTEM_CONFIG21__ADCBIST_AD_SEL_WIDTH_bc    3u
#define SYSTEM_CONFIG21__ADCBIST_ADC_RIS_EDGE_bp    3u
#define SYSTEM_CONFIG21__ADCBIST_ADC_RIS_EDGE_bm    0x00000008u
#define SYSTEM_CONFIG21__ADCBIST_ADC_RIS_EDGE_bc    1u
#define SYSTEM_CONFIG21__ADCBIST_SEL_SYNC_AD_bp    4u
#define SYSTEM_CONFIG21__ADCBIST_SEL_SYNC_AD_bm    0x00000010u
#define SYSTEM_CONFIG21__ADCBIST_SEL_SYNC_AD_bc    1u
#define SYSTEM_CONFIG21__ADCBIST_INPUT_FIFO_SOFT_RESET_N_bp    5u
#define SYSTEM_CONFIG21__ADCBIST_INPUT_FIFO_SOFT_RESET_N_bm    0x00000020u
#define SYSTEM_CONFIG21__ADCBIST_INPUT_FIFO_SOFT_RESET_N_bc    1u
#define SYSTEM_CONFIG21__ADCBIST_AD_ENASAMP_bp    6u
#define SYSTEM_CONFIG21__ADCBIST_AD_ENASAMP_bm    0x00000040u
#define SYSTEM_CONFIG21__ADCBIST_AD_ENASAMP_bc    1u
#define SYSTEM_CONFIG21__ADCBIST_EXT_TRNGLE_END_bp    7u
#define SYSTEM_CONFIG21__ADCBIST_EXT_TRNGLE_END_bm    0x00000080u
#define SYSTEM_CONFIG21__ADCBIST_EXT_TRNGLE_END_bc    1u
#define SYSTEM_CONFIG21__ADCBIST_STOP_AND_DUMP_bp    8u
#define SYSTEM_CONFIG21__ADCBIST_STOP_AND_DUMP_bm    0x00000100u
#define SYSTEM_CONFIG21__ADCBIST_STOP_AND_DUMP_bc    1u
#define SYSTEM_CONFIG21__ADCBIST_DNL_TARGET_bp    9u
#define SYSTEM_CONFIG21__ADCBIST_DNL_TARGET_bm    0x00007E00u
#define SYSTEM_CONFIG21__ADCBIST_DNL_TARGET_bc    6u

/*
 * Register: SYSTEM_CONFIG22
 *   Offset is absolute
 */
#define SYSTEM_CONFIG22_REG_OFFSET    0x00000058u

#define SYSTEM_CONFIG22__ADCBIST_MIN_HISTO_bp    0u
#define SYSTEM_CONFIG22__ADCBIST_MIN_HISTO_bm    0x00000FFFu
#define SYSTEM_CONFIG22__ADCBIST_MIN_HISTO_bc    12u

/*
 * Register: SYSTEM_CONFIG23
 *   Offset is absolute
 */
#define SYSTEM_CONFIG23_REG_OFFSET    0x0000005Cu

#define SYSTEM_CONFIG23__ADCBIST_MAX_HISTO_bp    0u
#define SYSTEM_CONFIG23__ADCBIST_MAX_HISTO_bm    0x00000FFFu
#define SYSTEM_CONFIG23__ADCBIST_MAX_HISTO_bc    12u

/*
 * Register: SYSTEM_CONFIG24
 *   Offset is absolute
 */
#define SYSTEM_CONFIG24_REG_OFFSET    0x00000060u

#define SYSTEM_CONFIG24__ADCBIST_TST_MAX_SAMPLING_bp    0u
#define SYSTEM_CONFIG24__ADCBIST_TST_MAX_SAMPLING_bm    0x000007FFu
#define SYSTEM_CONFIG24__ADCBIST_TST_MAX_SAMPLING_bc    11u
#define SYSTEM_CONFIG24__ADCBIST_TST_ENABLE_DYN_bp    11u
#define SYSTEM_CONFIG24__ADCBIST_TST_ENABLE_DYN_bm    0x00000800u
#define SYSTEM_CONFIG24__ADCBIST_TST_ENABLE_DYN_bc    1u
#define SYSTEM_CONFIG24__ADCBIST_TST_DUMP_ENA_bp    12u
#define SYSTEM_CONFIG24__ADCBIST_TST_DUMP_ENA_bm    0x00001000u
#define SYSTEM_CONFIG24__ADCBIST_TST_DUMP_ENA_bc    1u
#define SYSTEM_CONFIG24__ADCBIST_STOP_TEST_bp    13u
#define SYSTEM_CONFIG24__ADCBIST_STOP_TEST_bm    0x00002000u
#define SYSTEM_CONFIG24__ADCBIST_STOP_TEST_bc    1u
#define SYSTEM_CONFIG24__ADCBIST_START_TEST_bp    14u
#define SYSTEM_CONFIG24__ADCBIST_START_TEST_bm    0x00004000u
#define SYSTEM_CONFIG24__ADCBIST_START_TEST_bc    1u
#define SYSTEM_CONFIG24__ADCBIST_SEL_BUS_bp    15u
#define SYSTEM_CONFIG24__ADCBIST_SEL_BUS_bm    0x00078000u
#define SYSTEM_CONFIG24__ADCBIST_SEL_BUS_bc    4u

/*
 * Register: SYSTEM_CONFIG25
 *   Offset is absolute
 */
#define SYSTEM_CONFIG25_REG_OFFSET    0x00000064u

#define SYSTEM_CONFIG25__BETI_ADC_RIS_EDGE_bp    0u
#define SYSTEM_CONFIG25__BETI_ADC_RIS_EDGE_bm    0x00000001u
#define SYSTEM_CONFIG25__BETI_ADC_RIS_EDGE_bc    1u
#define SYSTEM_CONFIG25__BETI_SEL_SYNC_AD_bp    1u
#define SYSTEM_CONFIG25__BETI_SEL_SYNC_AD_bm    0x00000002u
#define SYSTEM_CONFIG25__BETI_SEL_SYNC_AD_bc    1u
#define SYSTEM_CONFIG25__BETI_INPUT_FIFO_SOFT_RESET_N_bp    2u
#define SYSTEM_CONFIG25__BETI_INPUT_FIFO_SOFT_RESET_N_bm    0x00000004u
#define SYSTEM_CONFIG25__BETI_INPUT_FIFO_SOFT_RESET_N_bc    1u
#define SYSTEM_CONFIG25__BETI_SELECT_Q_NOT_I_bp    3u
#define SYSTEM_CONFIG25__BETI_SELECT_Q_NOT_I_bm    0x00000008u
#define SYSTEM_CONFIG25__BETI_SELECT_Q_NOT_I_bc    1u

/*
 * Register: SYSTEM_CONFIG26
 *   Offset is absolute
 */
#define SYSTEM_CONFIG26_REG_OFFSET    0x00000068u

#define SYSTEM_CONFIG26__BETI_COUNTER_RST_N_bp    0u
#define SYSTEM_CONFIG26__BETI_COUNTER_RST_N_bm    0x00000001u
#define SYSTEM_CONFIG26__BETI_COUNTER_RST_N_bc    1u

/*
 * Register: SYSTEM_CONFIG27
 *   Offset is absolute
 */
#define SYSTEM_CONFIG27_REG_OFFSET    0x0000006Cu

#define SYSTEM_CONFIG27__BETI_RUN_bp    0u
#define SYSTEM_CONFIG27__BETI_RUN_bm    0x00000001u
#define SYSTEM_CONFIG27__BETI_RUN_bc    1u

/*
 * Register: SYSTEM_CONFIG28
 *   Offset is absolute
 */
#define SYSTEM_CONFIG28_REG_OFFSET    0x00000070u

#define SYSTEM_CONFIG28__BETI_M2048_bp    0u
#define SYSTEM_CONFIG28__BETI_M2048_bm    0x00000FFFu
#define SYSTEM_CONFIG28__BETI_M2048_bc    12u
#define SYSTEM_CONFIG28__BETI_CONFIGOUT_bp    12u
#define SYSTEM_CONFIG28__BETI_CONFIGOUT_bm    0x0000F000u
#define SYSTEM_CONFIG28__BETI_CONFIGOUT_bc    4u
#define SYSTEM_CONFIG28__BETI_SGN_DATAN_bp    16u
#define SYSTEM_CONFIG28__BETI_SGN_DATAN_bm    0x00010000u
#define SYSTEM_CONFIG28__BETI_SGN_DATAN_bc    1u
#define SYSTEM_CONFIG28__BETI_DBG_MEAS_bp    20u
#define SYSTEM_CONFIG28__BETI_DBG_MEAS_bm    0x0FF00000u
#define SYSTEM_CONFIG28__BETI_DBG_MEAS_bc    8u

/*
 * Register: SYSTEM_CONFIG29
 *   Offset is absolute
 */
#define SYSTEM_CONFIG29_REG_OFFSET    0x00000074u

#define SYSTEM_CONFIG29__BETI_MGEN_bp    0u
#define SYSTEM_CONFIG29__BETI_MGEN_bm    0x000000FFu
#define SYSTEM_CONFIG29__BETI_MGEN_bc    8u
#define SYSTEM_CONFIG29__BETI_RECW_bp    8u
#define SYSTEM_CONFIG29__BETI_RECW_bm    0x0000FF00u
#define SYSTEM_CONFIG29__BETI_RECW_bc    8u
#define SYSTEM_CONFIG29__BETI_DIGMODE_bp    16u
#define SYSTEM_CONFIG29__BETI_DIGMODE_bm    0x00FF0000u
#define SYSTEM_CONFIG29__BETI_DIGMODE_bc    8u

/*
 * Register: SYSTEM_STATUS30
 *   Offset is absolute
 */
#define SYSTEM_STATUS30_REG_OFFSET    0x00000078u

#define SYSTEM_STATUS30__PLL_LOCK_bp    0u
#define SYSTEM_STATUS30__PLL_LOCK_bm    0x00000001u
#define SYSTEM_STATUS30__PLL_LOCK_bc    1u
#define SYSTEM_STATUS30__PLL_UNLOCKH_bp    1u
#define SYSTEM_STATUS30__PLL_UNLOCKH_bm    0x00000002u
#define SYSTEM_STATUS30__PLL_UNLOCKH_bc    1u
#define SYSTEM_STATUS30__PLL_UNLOCKL_bp    2u
#define SYSTEM_STATUS30__PLL_UNLOCKL_bm    0x00000004u
#define SYSTEM_STATUS30__PLL_UNLOCKL_bc    1u
#define SYSTEM_STATUS30__PLL_CALENDVCO_bp    3u
#define SYSTEM_STATUS30__PLL_CALENDVCO_bm    0x00000008u
#define SYSTEM_STATUS30__PLL_CALENDVCO_bc    1u
#define SYSTEM_STATUS30__PLL_CALENDREG_bp    4u
#define SYSTEM_STATUS30__PLL_CALENDREG_bm    0x00000010u
#define SYSTEM_STATUS30__PLL_CALENDREG_bc    1u
#define SYSTEM_STATUS30__PLL_SELVCO_bp    5u
#define SYSTEM_STATUS30__PLL_SELVCO_bm    0x00000FE0u
#define SYSTEM_STATUS30__PLL_SELVCO_bc    7u
#define SYSTEM_STATUS30__PLL_SELREG_bp    12u
#define SYSTEM_STATUS30__PLL_SELREG_bm    0x0001F000u
#define SYSTEM_STATUS30__PLL_SELREG_bc    5u
#define SYSTEM_STATUS30__PLL_SPAREOUT0_bp    17u
#define SYSTEM_STATUS30__PLL_SPAREOUT0_bm    0x00020000u
#define SYSTEM_STATUS30__PLL_SPAREOUT0_bc    1u
#define SYSTEM_STATUS30__PLL_SPAREOUT1_bp    18u
#define SYSTEM_STATUS30__PLL_SPAREOUT1_bm    0x00040000u
#define SYSTEM_STATUS30__PLL_SPAREOUT1_bc    1u
#define SYSTEM_STATUS30__PLL_SPAREOUT2_bp    19u
#define SYSTEM_STATUS30__PLL_SPAREOUT2_bm    0x00080000u
#define SYSTEM_STATUS30__PLL_SPAREOUT2_bc    1u
#define SYSTEM_STATUS30__PLL_SPAREOUT3_bp    20u
#define SYSTEM_STATUS30__PLL_SPAREOUT3_bm    0x00100000u
#define SYSTEM_STATUS30__PLL_SPAREOUT3_bc    1u
#define SYSTEM_STATUS30__PLL_SPAREOUT4_bp    21u
#define SYSTEM_STATUS30__PLL_SPAREOUT4_bm    0x00200000u
#define SYSTEM_STATUS30__PLL_SPAREOUT4_bc    1u
#define SYSTEM_STATUS30__PLL_SPAREOUT5_bp    22u
#define SYSTEM_STATUS30__PLL_SPAREOUT5_bm    0x00400000u
#define SYSTEM_STATUS30__PLL_SPAREOUT5_bc    1u
#define SYSTEM_STATUS30__PLL_SPAREOUT6_bp    23u
#define SYSTEM_STATUS30__PLL_SPAREOUT6_bm    0x00800000u
#define SYSTEM_STATUS30__PLL_SPAREOUT6_bc    1u

/*
 * Register: SYSTEM_STATUS31
 *   Offset is absolute
 */
#define SYSTEM_STATUS31_REG_OFFSET    0x0000007Cu

#define SYSTEM_STATUS31__PLL_BIST_COUNT_VAL_bp    0u
#define SYSTEM_STATUS31__PLL_BIST_COUNT_VAL_bm    0x0000FFFFu
#define SYSTEM_STATUS31__PLL_BIST_COUNT_VAL_bc    16u
#define SYSTEM_STATUS31__PLL_BIST_BEND_bp    16u
#define SYSTEM_STATUS31__PLL_BIST_BEND_bm    0x00010000u
#define SYSTEM_STATUS31__PLL_BIST_BEND_bc    1u
#define SYSTEM_STATUS31__PLL_BIST_BAD_bp    17u
#define SYSTEM_STATUS31__PLL_BIST_BAD_bm    0x00020000u
#define SYSTEM_STATUS31__PLL_BIST_BAD_bc    1u

/*
 * Register: SYSTEM_STATUS32
 *   Offset is absolute
 */
#define SYSTEM_STATUS32_REG_OFFSET    0x00000080u

#define SYSTEM_STATUS32__ADCBIST_TST_END_STORE_bp    0u
#define SYSTEM_STATUS32__ADCBIST_TST_END_STORE_bm    0x00000001u
#define SYSTEM_STATUS32__ADCBIST_TST_END_STORE_bc    1u
#define SYSTEM_STATUS32__ADCBIST_TST_END_DUMP_bp    1u
#define SYSTEM_STATUS32__ADCBIST_TST_END_DUMP_bm    0x00000002u
#define SYSTEM_STATUS32__ADCBIST_TST_END_DUMP_bc    1u
#define SYSTEM_STATUS32__ADCBIST_TEST_DONE_bp    2u
#define SYSTEM_STATUS32__ADCBIST_TEST_DONE_bm    0x00000004u
#define SYSTEM_STATUS32__ADCBIST_TEST_DONE_bc    1u
#define SYSTEM_STATUS32__ADCBIST_DNL_OK_bp    3u
#define SYSTEM_STATUS32__ADCBIST_DNL_OK_bm    0x00000008u
#define SYSTEM_STATUS32__ADCBIST_DNL_OK_bc    1u
#define SYSTEM_STATUS32__ADCBIST_ALL_VALUES_SAMPLED_bp    4u
#define SYSTEM_STATUS32__ADCBIST_ALL_VALUES_SAMPLED_bm    0x00000010u
#define SYSTEM_STATUS32__ADCBIST_ALL_VALUES_SAMPLED_bc    1u
#define SYSTEM_STATUS32__ADCBIST_INIT_DONE_bp    5u
#define SYSTEM_STATUS32__ADCBIST_INIT_DONE_bm    0x00000020u
#define SYSTEM_STATUS32__ADCBIST_INIT_DONE_bc    1u
#define SYSTEM_STATUS32__ADCBIST_RESTART_EXT_TRNGLE_bp    6u
#define SYSTEM_STATUS32__ADCBIST_RESTART_EXT_TRNGLE_bm    0x00000040u
#define SYSTEM_STATUS32__ADCBIST_RESTART_EXT_TRNGLE_bc    1u

/*
 * Register: SYSTEM_STATUS33
 *   Offset is absolute
 */
#define SYSTEM_STATUS33_REG_OFFSET    0x00000084u

#define SYSTEM_STATUS33__BETI_STATUS_bp    0u
#define SYSTEM_STATUS33__BETI_STATUS_bm    0x0000FFFFu
#define SYSTEM_STATUS33__BETI_STATUS_bc    16u

/*
 * Register: SYSTEM_STATUS34
 *   Offset is absolute
 */
#define SYSTEM_STATUS34_REG_OFFSET    0x00000088u

#define SYSTEM_STATUS34__BETI_SQROFFSET_LSB_bp    0u
#define SYSTEM_STATUS34__BETI_SQROFFSET_LSB_bm    0xFFFFFFFFu
#define SYSTEM_STATUS34__BETI_SQROFFSET_LSB_bc    32u

/*
 * Register: SYSTEM_STATUS35
 *   Offset is absolute
 */
#define SYSTEM_STATUS35_REG_OFFSET    0x0000008Cu

#define SYSTEM_STATUS35__BETI_SQROFFSET_MSB_bp    0u
#define SYSTEM_STATUS35__BETI_SQROFFSET_MSB_bm    0x0000000Fu
#define SYSTEM_STATUS35__BETI_SQROFFSET_MSB_bc    4u

/*
 * Register: SYSTEM_STATUS36
 *   Offset is absolute
 */
#define SYSTEM_STATUS36_REG_OFFSET    0x00000090u

#define SYSTEM_STATUS36__BETI_SUMOFFSET_bp    0u
#define SYSTEM_STATUS36__BETI_SUMOFFSET_bm    0x000FFFFFu
#define SYSTEM_STATUS36__BETI_SUMOFFSET_bc    20u

/*
 * Register: SYSTEM_STATUS37
 *   Offset is absolute
 */
#define SYSTEM_STATUS37_REG_OFFSET    0x00000094u

#define SYSTEM_STATUS37__BETI_L0_VAR_LSB_bp    0u
#define SYSTEM_STATUS37__BETI_L0_VAR_LSB_bm    0xFFFFFFFFu
#define SYSTEM_STATUS37__BETI_L0_VAR_LSB_bc    32u

/*
 * Register: SYSTEM_STATUS38
 *   Offset is absolute
 */
#define SYSTEM_STATUS38_REG_OFFSET    0x00000098u

#define SYSTEM_STATUS38__BETI_L0_VAR_MSB_bp    0u
#define SYSTEM_STATUS38__BETI_L0_VAR_MSB_bm    0xFFFFFFFFu
#define SYSTEM_STATUS38__BETI_L0_VAR_MSB_bc    32u

/*
 * Register: SYSTEM_STATUS39
 *   Offset is absolute
 */
#define SYSTEM_STATUS39_REG_OFFSET    0x0000009Cu

#define SYSTEM_STATUS39__BETI_L1_VAR_LSB_bp    0u
#define SYSTEM_STATUS39__BETI_L1_VAR_LSB_bm    0xFFFFFFFFu
#define SYSTEM_STATUS39__BETI_L1_VAR_LSB_bc    32u

/*
 * Register: SYSTEM_STATUS40
 *   Offset is absolute
 */
#define SYSTEM_STATUS40_REG_OFFSET    0x000000A0u

#define SYSTEM_STATUS40__BETI_L1_VAR_MSB_bp    0u
#define SYSTEM_STATUS40__BETI_L1_VAR_MSB_bm    0xFFFFFFFFu
#define SYSTEM_STATUS40__BETI_L1_VAR_MSB_bc    32u

/*
 * Register: SYSTEM_STATUS41
 *   Offset is absolute
 */
#define SYSTEM_STATUS41_REG_OFFSET    0x000000A4u

#define SYSTEM_STATUS41__BETI_SQRGGAIN_LSB_bp    0u
#define SYSTEM_STATUS41__BETI_SQRGGAIN_LSB_bm    0xFFFFFFFFu
#define SYSTEM_STATUS41__BETI_SQRGGAIN_LSB_bc    32u

/*
 * Register: SYSTEM_STATUS42
 *   Offset is absolute
 */
#define SYSTEM_STATUS42_REG_OFFSET    0x000000A8u

#define SYSTEM_STATUS42__BETI_SQRGGAIN_MSB_bp    0u
#define SYSTEM_STATUS42__BETI_SQRGGAIN_MSB_bm    0xFFFFFFFFu
#define SYSTEM_STATUS42__BETI_SQRGGAIN_MSB_bc    32u

/*
 * Register: SYSTEM_STATUS43
 *   Offset is absolute
 */
#define SYSTEM_STATUS43_REG_OFFSET    0x000000ACu

#define SYSTEM_STATUS43__BETI_SUMGGAIN_LSB_bp    0u
#define SYSTEM_STATUS43__BETI_SUMGGAIN_LSB_bm    0xFFFFFFFFu
#define SYSTEM_STATUS43__BETI_SUMGGAIN_LSB_bc    32u

/*
 * Register: SYSTEM_STATUS44
 *   Offset is absolute
 */
#define SYSTEM_STATUS44_REG_OFFSET    0x000000B0u

#define SYSTEM_STATUS44__BETI_SUMGGAIN_MSB_bp    0u
#define SYSTEM_STATUS44__BETI_SUMGGAIN_MSB_bm    0x00000003u
#define SYSTEM_STATUS44__BETI_SUMGGAIN_MSB_bc    2u

/*
 * Register: SYSTEM_STATUS45
 *   Offset is absolute
 */
#define SYSTEM_STATUS45_REG_OFFSET    0x000000B4u

#define SYSTEM_STATUS45__BETI_SGAIN_LSB_bp    0u
#define SYSTEM_STATUS45__BETI_SGAIN_LSB_bm    0xFFFFFFFFu
#define SYSTEM_STATUS45__BETI_SGAIN_LSB_bc    32u

/*
 * Register: SYSTEM_STATUS46
 *   Offset is absolute
 */
#define SYSTEM_STATUS46_REG_OFFSET    0x000000B8u

#define SYSTEM_STATUS46__BETI_SGAIN_MSB_bp    0u
#define SYSTEM_STATUS46__BETI_SGAIN_MSB_bm    0xFFFFFFFFu
#define SYSTEM_STATUS46__BETI_SGAIN_MSB_bc    32u

/*
 * Register: SYSTEM_STATUS47
 *   Offset is absolute
 */
#define SYSTEM_STATUS47_REG_OFFSET    0x000000BCu

#define SYSTEM_STATUS47__BETI_NOISE_LSB_bp    0u
#define SYSTEM_STATUS47__BETI_NOISE_LSB_bm    0xFFFFFFFFu
#define SYSTEM_STATUS47__BETI_NOISE_LSB_bc    32u

/*
 * Register: SYSTEM_STATUS48
 *   Offset is absolute
 */
#define SYSTEM_STATUS48_REG_OFFSET    0x000000C0u

#define SYSTEM_STATUS48__BETI_NOISE_MSB_bp    0u
#define SYSTEM_STATUS48__BETI_NOISE_MSB_bm    0xFFFFFFFFu
#define SYSTEM_STATUS48__BETI_NOISE_MSB_bc    32u

/*
 * Register: SYSTEM_STATUS49
 *   Offset is absolute
 */
#define SYSTEM_STATUS49_REG_OFFSET    0x000000C4u

#define SYSTEM_STATUS49__BETI_DEBUG1_LSB_bp    0u
#define SYSTEM_STATUS49__BETI_DEBUG1_LSB_bm    0xFFFFFFFFu
#define SYSTEM_STATUS49__BETI_DEBUG1_LSB_bc    32u

/*
 * Register: SYSTEM_STATUS50
 *   Offset is absolute
 */
#define SYSTEM_STATUS50_REG_OFFSET    0x000000C8u

#define SYSTEM_STATUS50__BETI_DEBUG1_MSB_bp    0u
#define SYSTEM_STATUS50__BETI_DEBUG1_MSB_bm    0xFFFFFFFFu
#define SYSTEM_STATUS50__BETI_DEBUG1_MSB_bc    32u

/*
 * Register: SYSTEM_STATUS51
 *   Offset is absolute
 */
#define SYSTEM_STATUS51_REG_OFFSET    0x000000CCu

#define SYSTEM_STATUS51__BETI_DEBUG2_LSB_bp    0u
#define SYSTEM_STATUS51__BETI_DEBUG2_LSB_bm    0xFFFFFFFFu
#define SYSTEM_STATUS51__BETI_DEBUG2_LSB_bc    32u

/*
 * Register: SYSTEM_STATUS52
 *   Offset is absolute
 */
#define SYSTEM_STATUS52_REG_OFFSET    0x000000D0u

#define SYSTEM_STATUS52__BETI_DEBUG2_MSB_bp    0u
#define SYSTEM_STATUS52__BETI_DEBUG2_MSB_bm    0x000000FFu
#define SYSTEM_STATUS52__BETI_DEBUG2_MSB_bc    8u


/*
 * Top-level struct
 */
typedef struct {
    uint32_t SYSTEM_CONFIG0;
    uint32_t SYSTEM_CONFIG1;
    uint32_t SYSTEM_CONFIG2;
    uint32_t SYSTEM_CONFIG3;
    uint32_t SYSTEM_CONFIG4;
    uint32_t SYSTEM_CONFIG5;
    uint32_t SYSTEM_CONFIG6;
    uint32_t SYSTEM_CONFIG7;
    uint32_t SYSTEM_CONFIG8;
    uint32_t SYSTEM_CONFIG9;
    uint32_t SYSTEM_CONFIG10;
    uint32_t SYSTEM_CONFIG11;
    uint32_t SYSTEM_STATUS12;
    uint32_t SYSTEM_CONFIG13;
    uint32_t SYSTEM_CONFIG14;
    uint32_t SYSTEM_STATUS15;
    uint32_t SYSTEM_CONFIG16;
    uint32_t SYSTEM_CONFIG17;
    uint32_t SYSTEM_CONFIG18;
    uint32_t SYSTEM_CONFIG19;
    uint32_t SYSTEM_CONFIG20;
    uint32_t SYSTEM_CONFIG21;
    uint32_t SYSTEM_CONFIG22;
    uint32_t SYSTEM_CONFIG23;
    uint32_t SYSTEM_CONFIG24;
    uint32_t SYSTEM_CONFIG25;
    uint32_t SYSTEM_CONFIG26;
    uint32_t SYSTEM_CONFIG27;
    uint32_t SYSTEM_CONFIG28;
    uint32_t SYSTEM_CONFIG29;
    uint32_t SYSTEM_STATUS30;
    uint32_t SYSTEM_STATUS31;
    uint32_t SYSTEM_STATUS32;
    uint32_t SYSTEM_STATUS33;
    uint32_t SYSTEM_STATUS34;
    uint32_t SYSTEM_STATUS35;
    uint32_t SYSTEM_STATUS36;
    uint32_t SYSTEM_STATUS37;
    uint32_t SYSTEM_STATUS38;
    uint32_t SYSTEM_STATUS39;
    uint32_t SYSTEM_STATUS40;
    uint32_t SYSTEM_STATUS41;
    uint32_t SYSTEM_STATUS42;
    uint32_t SYSTEM_STATUS43;
    uint32_t SYSTEM_STATUS44;
    uint32_t SYSTEM_STATUS45;
    uint32_t SYSTEM_STATUS46;
    uint32_t SYSTEM_STATUS47;
    uint32_t SYSTEM_STATUS48;
    uint32_t SYSTEM_STATUS49;
    uint32_t SYSTEM_STATUS50;
    uint32_t SYSTEM_STATUS51;
    uint32_t SYSTEM_STATUS52;
} MODEM_ADC_IF_SYSCFG_ADC_INTERFACE_t;

#ifdef __cplusplus
} /* namespace CatsonV4Registers */
#endif

#endif /* MODEM_ADC_IF_H */
