 /*module SR_latch(	input logic R,
					input logic S,
					output logic Q);

always_latch
	if(R) 			Q <= 0;
	else if (S) 	Q <= 1;
	
 
 endmodule */
 
 
 
 
 module SR_latch(
    input r, input s,
    output q, output not_q
    );

    assign q = ~(r | not_q);
    assign not_q = ~(s | q);
    
endmodule