// Seed: 524672188
module module_0;
  supply0 id_1 = 1;
  id_2(
      1 - 1'b0, id_1, (1)
  );
endmodule
module module_1 #(
    parameter id_11 = 32'd28,
    parameter id_12 = 32'd43
) (
    input  wire  id_0,
    input  tri0  id_1,
    output wand  id_2,
    output logic id_3,
    output tri   id_4,
    output wand  id_5,
    output wor   id_6,
    output wor   id_7
);
  wire id_9;
  module_0();
  assign id_2 = 1 ? !id_1 : 1 ? id_0 : id_1 !=? 1'd0;
  reg id_10;
  defparam id_11.id_12 = "" == 1'h0;
  always id_3 <= #id_11 id_10;
endmodule
