Project Information                    e:\vhdldesigns\ee231\11up1\system01.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 02/20/2002 16:16:04

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

system01  EPF10K70RC240-4  2      42     0    4096      22 %    288      7  %

User Pins:                 2      42     0  



Project Information                    e:\vhdldesigns\ee231\11up1\system01.rpt

** STATE MACHINE ASSIGNMENTS **


|UP1:14|state: MACHINE
        OF BITS (
           |UP1:14|state~9,
           |UP1:14|state~8,
           |UP1:14|state~7,
           |UP1:14|state~6,
           |UP1:14|state~5,
           |UP1:14|state~4,
           |UP1:14|state~3,
           |UP1:14|state~2,
           |UP1:14|state~1
        )
        WITH STATES (
                          resetA = B"000000000", 
                           fetch = B"110000000", 
                          decode = B"101000000", 
                        exec_add = B"100100000", 
                       exec_load = B"100010000", 
                      exec_store = B"100001000", 
                     exec_store2 = B"100000100", 
                     exec_store3 = B"100000010", 
                       exec_jump = B"100000001"
);



Project Information                    e:\vhdldesigns\ee231\11up1\system01.rpt

** EMBEDDED ARRAYS **


|LPM_RAM_DQ:2|altram:sram|content: MEMORY (
               width        =   16;
               depth        =  256;
               segmentsize  =  256;
               mode         = MEM_INITIALIZED#MEM_REG_DATAIN_CLK0;
               file         = "up1asm.mif";
         )
         OF SEGMENTS (
               |LPM_RAM_DQ:2|altram:sram|segment0_15,
               |LPM_RAM_DQ:2|altram:sram|segment0_14,
               |LPM_RAM_DQ:2|altram:sram|segment0_13,
               |LPM_RAM_DQ:2|altram:sram|segment0_12,
               |LPM_RAM_DQ:2|altram:sram|segment0_11,
               |LPM_RAM_DQ:2|altram:sram|segment0_10,
               |LPM_RAM_DQ:2|altram:sram|segment0_9,
               |LPM_RAM_DQ:2|altram:sram|segment0_8,
               |LPM_RAM_DQ:2|altram:sram|segment0_7,
               |LPM_RAM_DQ:2|altram:sram|segment0_6,
               |LPM_RAM_DQ:2|altram:sram|segment0_5,
               |LPM_RAM_DQ:2|altram:sram|segment0_4,
               |LPM_RAM_DQ:2|altram:sram|segment0_3,
               |LPM_RAM_DQ:2|altram:sram|segment0_2,
               |LPM_RAM_DQ:2|altram:sram|segment0_1,
               |LPM_RAM_DQ:2|altram:sram|segment0_0
);




Project Information                    e:\vhdldesigns\ee231\11up1\system01.rpt

** FILE HIERARCHY **



|lpm_ram_dq:2|
|lpm_ram_dq:2|altram:sram|
|up1:14|
|up1:14|lpm_add_sub:401|
|up1:14|lpm_add_sub:401|addcore:adder|
|up1:14|lpm_add_sub:401|altshift:result_ext_latency_ffs|
|up1:14|lpm_add_sub:401|altshift:carry_ext_latency_ffs|
|up1:14|lpm_add_sub:401|altshift:oflow_ext_latency_ffs|
|up1:14|lpm_compare:614|
|up1:14|lpm_compare:614|comptree:comparator|
|up1:14|lpm_compare:614|comptree:comparator|cmpchain:cmp_end|
|up1:14|lpm_compare:614|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|up1:14|lpm_compare:614|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|up1:14|lpm_compare:614|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|up1:14|lpm_compare:614|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|up1:14|lpm_compare:614|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|up1:14|lpm_compare:614|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|up1:14|lpm_compare:614|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|up1:14|lpm_compare:614|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|up1:14|lpm_compare:614|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|up1:14|lpm_compare:614|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|up1:14|lpm_compare:614|altshift:aeb_ext_lat_ffs|
|up1:14|lpm_compare:614|altshift:agb_ext_lat_ffs|
|up1:14|lpm_compare:615|
|up1:14|lpm_compare:615|comptree:comparator|
|up1:14|lpm_compare:615|comptree:comparator|cmpchain:cmp_end|
|up1:14|lpm_compare:615|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|up1:14|lpm_compare:615|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|up1:14|lpm_compare:615|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|up1:14|lpm_compare:615|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|up1:14|lpm_compare:615|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|up1:14|lpm_compare:615|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|up1:14|lpm_compare:615|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|up1:14|lpm_compare:615|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|up1:14|lpm_compare:615|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|up1:14|lpm_compare:615|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|up1:14|lpm_compare:615|altshift:aeb_ext_lat_ffs|
|up1:14|lpm_compare:615|altshift:agb_ext_lat_ffs|
|up1:14|lpm_add_sub:714|
|up1:14|lpm_add_sub:714|addcore:adder|
|up1:14|lpm_add_sub:714|altshift:result_ext_latency_ffs|
|up1:14|lpm_add_sub:714|altshift:carry_ext_latency_ffs|
|up1:14|lpm_add_sub:714|altshift:oflow_ext_latency_ffs|


Device-Specific Information:           e:\vhdldesigns\ee231\11up1\system01.rpt
system01

***** Logic for device 'system01' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                                                                         
                                                                                                                                         
                R R R R R R R R   R R R R R R R   R R R R R R R   R R R       R R R R   R R R R R R R   R     R R   R   R R R R R        
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E       E E E E   E E E E E E E   E     E E   E   E E E E E        
                S S S S S S S S G S S S S S S S V S S S S S S S G S S S G G G S S S S V S S S S S S S G S   d S S   S V S S S S S     d  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E N N N E E E E C E E E E E E E N E d a E E a E C E E E E E d   a  
                R R R R R R R R D R R R R R R R C R R R R R R R D R R R D D D R R R R C R R R R R R R D R a t R R d R C R R R R R a   t  
                V V V V V V V V I V V V V V V V I V V V V V V V I V V V I I I V V V V I V V V V V V V I V t a V V d V I V V V V V t   a  
                E E E E E E E E N E E E E E E E N E E E E E E E N E E E N N N E E E E N E E E E E E E N E a 1 E E r E N E E E E E a w 1  
                D D D D D D D D T D D D D D D D T D D D D D D D T D D D T T T D D D D T D D D D D D D T D 3 1 D D 7 D T D D D D D 8 r 0  
              --------------------------------------------------------------------------------------------------------------------------_ 
             / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
            /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
      #TCK |  1                                                                                                                         180 | ^DATA0 
^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
     ^nCEO |  3                                                                                                                         178 | ^nCE 
      #TDO |  4                                                                                                                         177 | #TDI 
    VCCINT |  5                                                                                                                         176 | GNDINT 
  RESERVED |  6                                                                                                                         175 | RESERVED 
  RESERVED |  7                                                                                                                         174 | RESERVED 
  RESERVED |  8                                                                                                                         173 | RESERVED 
  RESERVED |  9                                                                                                                         172 | RESERVED 
    GNDINT | 10                                                                                                                         171 | RESERVED 
  RESERVED | 11                                                                                                                         170 | VCCINT 
     data2 | 12                                                                                                                         169 | RESERVED 
      mem3 | 13                                                                                                                         168 | mem6 
     data1 | 14                                                                                                                         167 | data7 
     data6 | 15                                                                                                                         166 | data5 
    VCCINT | 16                                                                                                                         165 | GNDINT 
      mem2 | 17                                                                                                                         164 | RESERVED 
     data0 | 18                                                                                                                         163 | data12 
  RESERVED | 19                                                                                                                         162 | RESERVED 
  RESERVED | 20                                                                                                                         161 | RESERVED 
  RESERVED | 21                                                                                                                         160 | VCCINT 
    GNDINT | 22                                                                                                                         159 | RESERVED 
  RESERVED | 23                                                                                                                         158 | addr0 
  RESERVED | 24                                                                                                                         157 | mem11 
  RESERVED | 25                                                                                                                         156 | mem7 
  RESERVED | 26                                                                                                                         155 | GNDINT 
    VCCINT | 27                                                                                                                         154 | RESERVED 
  RESERVED | 28                                                                                                                         153 | data14 
  RESERVED | 29                                                                                                                         152 | RESERVED 
  RESERVED | 30                                                                                                                         151 | RESERVED 
  RESERVED | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
    GNDINT | 32                                                                                                                         149 | RESERVED 
  RESERVED | 33                                                                                                                         148 | RESERVED 
  RESERVED | 34                                                                                                                         147 | mem0 
  RESERVED | 35                                                                                                                         146 | RESERVED 
  RESERVED | 36                                                                                                                         145 | GNDINT 
    VCCINT | 37                                                                                                                         144 | RESERVED 
     mem15 | 38                                                                                                                         143 | rdy 
  RESERVED | 39                                                                                                                         142 | RESERVED 
  RESERVED | 40                                                                                                                         141 | mem14 
  RESERVED | 41                                                                                                                         140 | VCCINT 
    GNDINT | 42                                                                                                                         139 | RESERVED 
  RESERVED | 43                                                                                                                         138 | mem1 
  RESERVED | 44                                                                                                                         137 | RESERVED 
  RESERVED | 45                                                                                                                         136 | RESERVED 
  RESERVED | 46                                                                                                                         135 | GNDINT 
    VCCINT | 47                                                                                                                         134 | RESERVED 
  RESERVED | 48                                                                                                                         133 | addr1 
     mem13 | 49                                                                                                                         132 | RESERVED 
  RESERVED | 50                                                                                                                         131 | RESERVED 
    data15 | 51                                                                                                                         130 | VCCINT 
    GNDINT | 52                                                                                                                         129 | mem9 
      mem4 | 53                                                                                                                         128 | mem8 
     data4 | 54                                                                                                                         127 | mem5 
  RESERVED | 55                                                                                                                         126 | mem10 
     mem12 | 56                                                                                                                         125 | GNDINT 
    VCCINT | 57                                                                                                                         124 | ^MSEL0 
      #TMS | 58                                                                                                                         123 | ^MSEL1 
     #TRST | 59                                                                                                                         122 | VCCINT 
  ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
           |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
            \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
             \--------------------------------------------------------------------------------------------------------------------------- 
                R R R R R R R R G R R R R R R R V R R R R R R R G R R R V G c r G R R V R d R R R R R G R R R R R a R V R a a R d a a R  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E C N l e N E E C E a E E E E E N E E E E E d E C E d d E a d d E  
                S S S S S S S S D S S S S S S S C S S S S S S S D S S S C D k s D S S C S t S S S S S D S S S S S d S C S d d S t d d S  
                E E E E E E E E I E E E E E E E I E E E E E E E I E E E I I   e I E E I E a E E E E E I E E E E E r E I E r r E a r r E  
                R R R R R R R R N R R R R R R R N R R R R R R R N R R R N N   t N R R N R 9 R R R R R N R R R R R 2 R N R 5 3 R 1 4 6 R  
                V V V V V V V V T V V V V V V V T V V V V V V V T V V V T T     T V V T V   V V V V V T V V V V V   V T V     V 3     V  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E           E E   E   E E E E E   E E E E E   E   E     E       E  
                D D D D D D D D   D D D D D D D   D D D D D D D   D D D           D D   D   D D D D D   D D D D D   D   D     D       D  
                                                                                                                                         
                                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:           e:\vhdldesigns\ee231\11up1\system01.rpt
system01

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
B1       8/ 8(100%)   4/ 8( 50%)   2/ 8( 25%)    1/2    0/2       7/26( 26%)   
B2       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
B4       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
B5       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
B6       8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2       7/26( 26%)   
B8       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
B10      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
B11      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    1/2    1/2       1/26(  3%)   
B12      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
B14      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
B15      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
B16      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      14/26( 53%)   
B17      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
B18      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
B19      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
B21      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
B22      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
B26      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
G9       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    1/2       1/26(  3%)   
I1       2/ 8( 25%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       5/26( 19%)   
I2       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
I3       7/ 8( 87%)   4/ 8( 50%)   4/ 8( 50%)    1/2    0/2      10/26( 38%)   
I5       6/ 8( 75%)   4/ 8( 50%)   5/ 8( 62%)    1/2    1/2       2/26(  7%)   
I6       8/ 8(100%)   3/ 8( 37%)   5/ 8( 62%)    1/2    0/2      10/26( 38%)   
I7       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
I8       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       8/26( 30%)   
I9       8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2       9/26( 34%)   
I10      8/ 8(100%)   3/ 8( 37%)   6/ 8( 75%)    1/2    1/2       8/26( 30%)   
I11      7/ 8( 87%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
I12      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2       9/26( 34%)   
I13      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      12/26( 46%)   
I14      8/ 8(100%)   2/ 8( 25%)   6/ 8( 75%)    1/2    1/2       8/26( 30%)   
I15      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
I17      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       3/26( 11%)   
I18      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2      11/26( 42%)   
I19      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
I21      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       9/26( 34%)   
I24      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
I25      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
I26      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    1/2      10/26( 38%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
B53      8/8 (100%)   8/8 (100%)   8/8 (100%)    1/2    2/2      17/26( 65%)   
I53      8/8 (100%)   8/8 (100%)   8/8 (100%)    1/2    2/2      17/26( 65%)   


Total dedicated input pins used:                 2/6      ( 33%)
Total I/O pins used:                            42/183    ( 22%)
Total logic cells used:                        288/3744   (  7%)
Total embedded cells used:                      16/72     ( 22%)
Total EABs used:                                 2/9      ( 22%)
Average fan-in:                                 3.31/4    ( 82%)
Total fan-in:                                 955/14976   (  6%)

Total input pins required:                       2
Total input I/O cell registers required:         0
Total output pins required:                     42
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    288
Total flipflops required:                       75
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0
Logic cells inserted for fitting:                9

Synthesized logic cells:                       155/3744   (  4%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 B:      8   8   0   8   8   8   0   8   0   8   1   8   0   8   8   8   8   8   8   0   8   8   0   0   0   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    137/8  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 G:      0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      1/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 I:      2   8   7   0   6   8   8   8   8   8   7   8   8   8   8   0   1   8   8   0   8   0   0   7   8   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    150/8  

Total:  10  16   7   8  14  16   8  16   9  16   8  16   8  16  16   8   9  16  16   0  16   8   0   7   8  16  16   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    288/16 



Device-Specific Information:           e:\vhdldesigns\ee231\11up1\system01.rpt
system01

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clk
  92      -     -    -    --      INPUT  G             0    0    0    2  reset


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:           e:\vhdldesigns\ee231\11up1\system01.rpt
system01

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 158      -     -    D    --     OUTPUT                0    1    0    0  addr0
 133      -     -    H    --     OUTPUT                0    1    0    0  addr1
 110      -     -    -    10     OUTPUT                0    1    0    0  addr2
 115      -     -    -    06     OUTPUT                0    1    0    0  addr3
 118      -     -    -    02     OUTPUT                0    1    0    0  addr4
 114      -     -    -    07     OUTPUT                0    1    0    0  addr5
 119      -     -    -    02     OUTPUT                0    1    0    0  addr6
 191      -     -    -    12     OUTPUT                0    1    0    0  addr7
  18      -     -    B    --     OUTPUT                0    1    0    0  data0
  14      -     -    B    --     OUTPUT                0    1    0    0  data1
  12      -     -    B    --     OUTPUT                0    1    0    0  data2
 195      -     -    -    16     OUTPUT                0    1    0    0  data3
  54      -     -    I    --     OUTPUT                0    1    0    0  data4
 166      -     -    B    --     OUTPUT                0    1    0    0  data5
  15      -     -    B    --     OUTPUT                0    1    0    0  data6
 167      -     -    B    --     OUTPUT                0    1    0    0  data7
 183      -     -    -    05     OUTPUT                0    1    0    0  data8
  98      -     -    -    21     OUTPUT                0    1    0    0  data9
 181      -     -    -    02     OUTPUT                0    1    0    0  data10
 194      -     -    -    15     OUTPUT                0    1    0    0  data11
 163      -     -    C    --     OUTPUT                0    1    0    0  data12
 117      -     -    -    03     OUTPUT                0    1    0    0  data13
 153      -     -    E    --     OUTPUT                0    1    0    0  data14
  51      -     -    I    --     OUTPUT                0    1    0    0  data15
 147      -     -    F    --     OUTPUT                0    1    0    0  mem0
 138      -     -    G    --     OUTPUT                0    1    0    0  mem1
  17      -     -    B    --     OUTPUT                0    1    0    0  mem2
  13      -     -    B    --     OUTPUT                0    1    0    0  mem3
  53      -     -    I    --     OUTPUT                0    1    0    0  mem4
 127      -     -    I    --     OUTPUT                0    1    0    0  mem5
 168      -     -    B    --     OUTPUT                0    1    0    0  mem6
 156      -     -    D    --     OUTPUT                0    1    0    0  mem7
 128      -     -    I    --     OUTPUT                0    1    0    0  mem8
 129      -     -    I    --     OUTPUT                0    1    0    0  mem9
 126      -     -    I    --     OUTPUT                0    1    0    0  mem10
 157      -     -    D    --     OUTPUT                0    1    0    0  mem11
  56      -     -    I    --     OUTPUT                0    1    0    0  mem12
  49      -     -    H    --     OUTPUT                0    1    0    0  mem13
 141      -     -    G    --     OUTPUT                0    1    0    0  mem14
  38      -     -    F    --     OUTPUT                0    1    0    0  mem15
 143      -     -    G    --     OUTPUT                0    1    0    0  rdy
 182      -     -    -    04     OUTPUT                0    1    0    0  wr


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:           e:\vhdldesigns\ee231\11up1\system01.rpt
system01

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      -     6    B    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_0
   -      -     3    B    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_1
   -      -     1    B    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_2
   -      -     8    I    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_3
   -      -     4    B    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_4
   -      -     8    B    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_5
   -      -     5    B    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_6
   -      -     7    B    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_7
   -      -     2    B    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_8
   -      -     6    I    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_9
   -      -     4    I    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_10
   -      -     2    I    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_11
   -      -     5    I    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_12
   -      -     3    I    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_13
   -      -     7    I    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_14
   -      -     1    I    --   MEM_SGMT                0   10    1    3  |LPM_RAM_DQ:2|altram:sram|segment0_15
   -      1     -    B    01       SOFT    s   !r      1    0    0   33  reset~1~fit~out1
   -      2     -    I    08       SOFT    s   !       1    0    0   32  reset~1
   -      6     -    I    18       AND2                0    2    0    4  |UP1:14|LPM_ADD_SUB:401|addcore:adder|:121
   -      5     -    I    25       AND2                0    2    0    1  |UP1:14|LPM_ADD_SUB:401|addcore:adder|:125
   -      2     -    I    18       AND2                0    3    0    1  |UP1:14|LPM_ADD_SUB:401|addcore:adder|:129
   -      5     -    I    18       AND2                0    4    0    3  |UP1:14|LPM_ADD_SUB:401|addcore:adder|:133
   -      4     -    I    18       AND2                0    2    0    1  |UP1:14|LPM_ADD_SUB:401|addcore:adder|:137
   -      1     -    I    18        OR2                0    4    0    1  |UP1:14|LPM_ADD_SUB:401|addcore:adder|:155
   -      3     -    B    14        OR2                0    4    0    2  |UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry1
   -      1     -    B    14        OR2                0    3    0    2  |UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry2
   -      1     -    B    08        OR2                0    3    0    2  |UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry3
   -      2     -    B    08        OR2                0    3    0    2  |UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry4
   -      1     -    B    22        OR2                0    3    0    2  |UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry5
   -      5     -    B    22        OR2                0    3    0    2  |UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry6
   -      1     -    B    26        OR2                0    3    0    2  |UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry7
   -      2     -    B    26        OR2                0    3    0    2  |UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry8
   -      1     -    B    02        OR2                0    3    0    2  |UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry9
   -      7     -    B    02        OR2                0    3    0    2  |UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry10
   -      1     -    B    05        OR2                0    3    0    2  |UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry11
   -      4     -    B    05        OR2                0    3    0    2  |UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry12
   -      2     -    B    17        OR2                0    3    0    2  |UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry13
   -      1     -    B    17        OR2                0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry14
   -      4     -    B    12        OR2    s           0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|~178~1
   -      4     -    B    14        OR2                0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|:179
   -      2     -    B    16        OR2                0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|:180
   -      3     -    B    08        OR2                0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|:181
   -      2     -    B    10        OR2                0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|:182
   -      3     -    B    22        OR2                0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|:183
   -      1     -    B    18        OR2                0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|:184
   -      3     -    B    26        OR2                0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|:185
   -      3     -    B    21        OR2                0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|:186
   -      2     -    B    02        OR2                0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|:187
   -      2     -    B    15        OR2                0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|:188
   -      2     -    B    05        OR2                0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|:189
   -      2     -    B    04        OR2                0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|:190
   -      3     -    B    17        OR2                0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|:191
   -      2     -    I    13        OR2                0    3    0    1  |UP1:14|LPM_ADD_SUB:714|addcore:adder|:192
   -      8     -    I    08       AND2    s           0    3    0    1  |UP1:14|LPM_COMPARE:614|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1
   -      1     -    I    08       AND2                0    4    0    5  |UP1:14|LPM_COMPARE:614|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39
   -      5     -    I    14       DFFE   +            0    4    0    1  |UP1:14|state~1
   -      2     -    B    11       DFFE   +            0    1    0   17  |UP1:14|state~2
   -      2     -    I    26       DFFE   +            0    1    0   39  |UP1:14|state~3
   -      3     -    I    03       SOFT    s    r      0    1    0   27  |UP1:14|state~4~fit~out1
   -      2     -    I    03       SOFT    s    r      0    1    0   26  |UP1:14|state~4~fit~out2
   -      3     -    I    14       DFFE   +            0    4    0    2  |UP1:14|state~4
   -      6     -    I    14       DFFE   +            0    4    0   17  |UP1:14|state~5
   -      8     -    I    14       DFFE   +            0    4    0   39  |UP1:14|state~6
   -      3     -    I    05       SOFT    s    r      0    1    0   24  |UP1:14|state~7~fit~out1
   -      5     -    I    05       SOFT    s    r      0    1    0   23  |UP1:14|state~7~fit~out2
   -      1     -    I    05       DFFE   +            0    1    0    2  |UP1:14|state~7
   -      8     -    I    05       SOFT    s    r      0    1    0   23  |UP1:14|state~8~fit~out1
   -      4     -    I    05       SOFT    s    r      0    1    0   22  |UP1:14|state~8~fit~out2
   -      1     -    I    14       DFFE   +            0    4    0    2  |UP1:14|state~8
   -      4     -    I    10       SOFT    s    r      0    1    0   24  |UP1:14|state~9~fit~out1
   -      5     -    I    10       SOFT    s    r      0    1    0   24  |UP1:14|state~9~fit~out2
   -      4     -    I    06       AND2    s           0    3    0   16  |UP1:14|state~9~2
   -      5     -    I    03       AND2    s           0    4    0    1  |UP1:14|state~9~3
   -      7     -    I    10       DFFE   +            0    0    0    2  |UP1:14|state~9
   -      1     -    I    13       DFFE   +            0    2    1    2  |UP1:14|:3
   -      3     -    B    01       DFFE   +            0    2    1    2  |UP1:14|:5
   -      1     -    B    04       DFFE   +            0    2    1    2  |UP1:14|:7
   -      2     -    B    01       DFFE   +            0    2    1    2  |UP1:14|:9
   -      8     -    B    15       DFFE   +            0    2    1    2  |UP1:14|:11
   -      6     -    B    01       DFFE   +            0    2    1    2  |UP1:14|:13
   -      1     -    B    21       DFFE   +            0    2    1    2  |UP1:14|:15
   -      6     -    B    06       DFFE   +            0    2    1    2  |UP1:14|:17
   -      4     -    B    18       DFFE   +            0    2    1    2  |UP1:14|:19
   -      5     -    B    06       DFFE   +            0    2    1    2  |UP1:14|:21
   -      6     -    B    10       DFFE   +            0    2    1    2  |UP1:14|:23
   -      8     -    B    06       DFFE   +            0    2    1    2  |UP1:14|:25
   -      5     -    B    16       DFFE   +            0    2    1    2  |UP1:14|:27
   -      1     -    B    06       DFFE   +            0    2    1    2  |UP1:14|:29
   -      8     -    B    12       DFFE   +            0    2    1    2  |UP1:14|:31
   -      8     -    B    01       DFFE   +            0    2    1    2  |UP1:14|:33
   -      1     -    G    09       DFFE   +            0    1    1    0  |UP1:14|:59
   -      1     -    I    03       DFFE   +            0    4    1   17  |UP1:14|:61
   -      3     -    I    18       DFFE   +            0    3    0    5  |UP1:14|PC7 (|UP1:14|:63)
   -      3     -    I    10       DFFE   +            0    3    0    6  |UP1:14|PC6 (|UP1:14|:64)
   -      6     -    I    10       DFFE   +            0    3    0    7  |UP1:14|PC5 (|UP1:14|:65)
   -      5     -    I    24       DFFE   +            0    3    0    6  |UP1:14|PC4 (|UP1:14|:66)
   -      7     -    I    25       DFFE   +            0    3    0    7  |UP1:14|PC3 (|UP1:14|:67)
   -      3     -    I    19       DFFE   +            0    3    0    8  |UP1:14|PC2 (|UP1:14|:68)
   -      8     -    I    18       DFFE   +            0    3    0    6  |UP1:14|PC1 (|UP1:14|:69)
   -      2     -    I    10       DFFE   +            0    3    0    7  |UP1:14|PC0 (|UP1:14|:70)
   -      2     -    I    11       DFFE   +            0    3    1   18  |UP1:14|MAR7 (|UP1:14|:71)
   -      1     -    I    02       DFFE   +            0    3    1   18  |UP1:14|MAR6 (|UP1:14|:72)
   -      1     -    I    07       DFFE   +            0    3    1   18  |UP1:14|MAR5 (|UP1:14|:73)
   -      2     -    I    01       DFFE   +            0    3    1   18  |UP1:14|MAR4 (|UP1:14|:74)
   -      1     -    I    06       DFFE   +            0    3    1   18  |UP1:14|MAR3 (|UP1:14|:75)
   -      1     -    I    10       DFFE   +            0    3    1   18  |UP1:14|MAR2 (|UP1:14|:76)
   -      4     -    I    15       DFFE   +            0    3    1   18  |UP1:14|MAR1 (|UP1:14|:77)
   -      4     -    I    03       DFFE   +            0    3    1   18  |UP1:14|MAR0 (|UP1:14|:78)
   -      7     -    I    13       DFFE   +            0    3    0    5  |UP1:14|AC15 (|UP1:14|:79)
   -      8     -    B    17       DFFE   +            0    3    0    6  |UP1:14|AC14 (|UP1:14|:80)
   -      4     -    B    04       DFFE   +            0    3    0    6  |UP1:14|AC13 (|UP1:14|:81)
   -      3     -    B    05       DFFE   +            0    3    0    6  |UP1:14|AC12 (|UP1:14|:82)
   -      1     -    B    15       DFFE   +            0    3    0    6  |UP1:14|AC11 (|UP1:14|:83)
   -      3     -    B    02       DFFE   +            0    3    0    6  |UP1:14|AC10 (|UP1:14|:84)
   -      2     -    B    21       DFFE   +            0    3    0    6  |UP1:14|AC9 (|UP1:14|:85)
   -      4     -    B    26       DFFE   +            0    3    0    6  |UP1:14|AC8 (|UP1:14|:86)
   -      2     -    B    18       DFFE   +            0    3    0    6  |UP1:14|AC7 (|UP1:14|:87)
   -      2     -    B    22       DFFE   +            0    3    0    6  |UP1:14|AC6 (|UP1:14|:88)
   -      1     -    B    10       DFFE   +            0    3    0    6  |UP1:14|AC5 (|UP1:14|:89)
   -      8     -    B    08       DFFE   +            0    3    0    6  |UP1:14|AC4 (|UP1:14|:90)
   -      1     -    B    16       DFFE   +            0    3    0    6  |UP1:14|AC3 (|UP1:14|:91)
   -      2     -    B    14       DFFE   +            0    3    0    6  |UP1:14|AC2 (|UP1:14|:92)
   -      1     -    B    12       DFFE   +            0    3    0    6  |UP1:14|AC1 (|UP1:14|:93)
   -      1     -    B    19       DFFE   +            0    3    0    6  |UP1:14|AC0 (|UP1:14|:94)
   -      3     -    I    08       DFFE   +            0    3    0    1  |UP1:14|IR15 (|UP1:14|:95)
   -      8     -    I    17       DFFE   +            0    3    0    1  |UP1:14|IR14 (|UP1:14|:96)
   -      4     -    I    08       DFFE   +            0    3    0    1  |UP1:14|IR13 (|UP1:14|:97)
   -      7     -    I    08       DFFE   +            0    3    0    1  |UP1:14|IR12 (|UP1:14|:98)
   -      6     -    I    08       DFFE   +            0    3    0    1  |UP1:14|IR11 (|UP1:14|:99)
   -      5     -    I    08       DFFE   +            0    3    0    1  |UP1:14|IR10 (|UP1:14|:100)
   -      6     -    I    21       DFFE   +            0    3    0    5  |UP1:14|IR9 (|UP1:14|:101)
   -      4     -    I    09       DFFE   +            0    4    0    5  |UP1:14|IR8 (|UP1:14|:102)
   -      7     -    I    09       DFFE   +            0    3    0    2  |UP1:14|IR7 (|UP1:14|:103)
   -      8     -    I    09       DFFE   +            0    3    0    2  |UP1:14|IR6 (|UP1:14|:104)
   -      6     -    I    12       DFFE   +            0    3    0    2  |UP1:14|IR5 (|UP1:14|:105)
   -      2     -    I    12       DFFE   +            0    3    0    2  |UP1:14|IR4 (|UP1:14|:106)
   -      5     -    I    06       DFFE   +            0    3    0    2  |UP1:14|IR3 (|UP1:14|:107)
   -      5     -    I    12       DFFE   +            0    3    0    2  |UP1:14|IR2 (|UP1:14|:108)
   -      3     -    I    21       DFFE   +            0    3    0    2  |UP1:14|IR1 (|UP1:14|:109)
   -      8     -    I    06       AND2    s           0    2    0    4  |UP1:14|IR0~1 (|UP1:14|~110~1)
   -      4     -    I    21       DFFE   +            0    3    0    2  |UP1:14|IR0 (|UP1:14|:110)
   -      8     -    I    13        OR2    s           0    4    0    1  |UP1:14|~1127~1
   -      7     -    B    01        OR2    s           0    4    0    1  |UP1:14|~1154~1
   -      8     -    B    04        OR2    s           0    4    0    1  |UP1:14|~1181~1
   -      5     -    B    01        OR2    s           0    4    0    1  |UP1:14|~1208~1
   -      7     -    B    15        OR2    s           0    4    0    1  |UP1:14|~1235~1
   -      4     -    B    01        OR2    s           0    4    0    1  |UP1:14|~1262~1
   -      8     -    B    21        OR2    s           0    4    0    1  |UP1:14|~1289~1
   -      7     -    B    06        OR2    s           0    4    0    1  |UP1:14|~1316~1
   -      8     -    B    18        OR2    s           0    4    0    1  |UP1:14|~1343~1
   -      4     -    B    06        OR2    s           0    4    0    1  |UP1:14|~1370~1
   -      8     -    B    10        OR2    s           0    4    0    1  |UP1:14|~1397~1
   -      3     -    B    06        OR2    s           0    4    0    1  |UP1:14|~1424~1
   -      8     -    B    16        OR2    s           0    4    0    1  |UP1:14|~1451~1
   -      2     -    B    06        OR2    s           0    4    0    1  |UP1:14|~1478~1
   -      7     -    B    12        OR2    s           0    4    0    1  |UP1:14|~1505~1
   -      2     -    B    19        OR2    s           0    4    0    1  |UP1:14|~1532~1
   -      4     -    I    19       AND2    s   !       0    2    0    7  |UP1:14|~1667~1
   -      1     -    I    21       AND2                0    2    0    1  |UP1:14|:1716
   -      5     -    I    21        OR2    s           0    4    0    1  |UP1:14|~1721~1
   -      1     -    I    09        OR2    s           0    3    0    1  |UP1:14|~1748~1
   -      6     -    I    09       AND2                0    2    0    2  |UP1:14|:1770
   -      5     -    I    09        OR2    s           0    4    0    1  |UP1:14|~1775~1
   -      3     -    I    09       AND2                0    2    0    2  |UP1:14|:1797
   -      2     -    I    09        OR2    s           0    4    0    1  |UP1:14|~1802~1
   -      2     -    I    05       AND2                0    2    0    2  |UP1:14|:1824
   -      7     -    I    12        OR2    s           0    4    0    1  |UP1:14|~1829~1
   -      8     -    I    12       AND2                0    2    0    2  |UP1:14|:1851
   -      4     -    I    12        OR2    s           0    4    0    1  |UP1:14|~1856~1
   -      2     -    I    06       AND2                0    2    0    2  |UP1:14|:1878
   -      3     -    I    06        OR2    s           0    4    0    1  |UP1:14|~1883~1
   -      3     -    I    12       AND2                0    2    0    2  |UP1:14|:1905
   -      1     -    I    12        OR2    s           0    4    0    1  |UP1:14|~1910~1
   -      4     -    I    14       AND2                0    2    0    2  |UP1:14|:1932
   -      8     -    I    21        OR2    s           0    4    0    1  |UP1:14|~1937~1
   -      2     -    I    21       AND2                0    2    0    2  |UP1:14|:1959
   -      7     -    I    06        OR2    s           0    2    0    9  |UP1:14|~1964~1
   -      7     -    I    21        OR2    s           0    4    0    1  |UP1:14|~1964~2
   -      1     -    I    11        OR2    s           0    3    0    2  |UP1:14|~1978~1
   -      3     -    I    11        OR2    s           0    4    0    1  |UP1:14|~1979~1
   -      4     -    I    11        OR2    s           0    4    0    1  |UP1:14|~1985~1
   -      7     -    I    18        OR2    s           0    3    0    1  |UP1:14|~1988~1
   -      2     -    I    02        OR2    s           0    3    0    2  |UP1:14|~2005~1
   -      3     -    I    02        OR2    s           0    4    0    1  |UP1:14|~2006~1
   -      5     -    I    02        OR2    s           0    4    0    1  |UP1:14|~2012~1
   -      4     -    I    02        OR2    s           0    4    0    1  |UP1:14|~2015~1
   -      3     -    I    07        OR2    s           0    3    0    2  |UP1:14|~2032~1
   -      4     -    I    07        OR2    s           0    4    0    1  |UP1:14|~2033~1
   -      5     -    I    07        OR2    s           0    4    0    1  |UP1:14|~2039~1
   -      2     -    I    07        OR2    s           0    4    0    1  |UP1:14|~2042~1
   -      2     -    I    24        OR2                0    4    0    2  |UP1:14|:2059
   -      3     -    I    24        OR2    s           0    4    0    1  |UP1:14|~2060~1
   -      4     -    I    24        OR2    s           0    4    0    1  |UP1:14|~2066~1
   -      6     -    I    24        OR2    s           0    4    0    1  |UP1:14|~2069~1
   -      2     -    I    25        OR2                0    4    0    2  |UP1:14|:2086
   -      3     -    I    25        OR2    s           0    4    0    1  |UP1:14|~2087~1
   -      4     -    I    25        OR2    s           0    4    0    1  |UP1:14|~2093~1
   -      6     -    I    25        OR2    s           0    4    0    1  |UP1:14|~2096~1
   -      1     -    I    19        OR2                0    4    0    2  |UP1:14|:2113
   -      5     -    I    19        OR2    s           0    4    0    1  |UP1:14|~2114~1
   -      6     -    I    19        OR2    s           0    4    0    1  |UP1:14|~2120~1
   -      7     -    I    19        OR2    s           0    4    0    1  |UP1:14|~2123~1
   -      2     -    I    15        OR2                0    4    0    2  |UP1:14|:2140
   -      3     -    I    15        OR2    s           0    4    0    1  |UP1:14|~2141~1
   -      5     -    I    15        OR2    s           0    4    0    1  |UP1:14|~2147~1
   -      1     -    I    15        OR2    s           0    4    0    1  |UP1:14|~2150~1
   -      2     -    I    14       AND2    s   !       0    2    0    9  |UP1:14|~2167~1
   -      3     -    I    26        OR2                0    4    0    2  |UP1:14|:2167
   -      4     -    I    26        OR2    s           0    4    0    1  |UP1:14|~2182~1
   -      6     -    I    26        OR2    s           0    3    0    1  |UP1:14|~2182~2
   -      7     -    I    26        OR2    s           0    4    0    1  |UP1:14|~2182~3
   -      5     -    I    26        OR2    s           0    3    0    1  |UP1:14|~2182~4
   -      5     -    I    11        OR2    s           0    4    0    1  |UP1:14|~2195~1
   -      6     -    I    11        OR2                0    4    0    1  |UP1:14|:2203
   -      7     -    I    11        OR2    s           0    4    0    1  |UP1:14|~2204~1
   -      6     -    I    02        OR2    s           0    4    0    1  |UP1:14|~2222~1
   -      7     -    I    02        OR2                0    4    0    1  |UP1:14|:2230
   -      8     -    I    02        OR2    s           0    4    0    1  |UP1:14|~2231~1
   -      6     -    I    07        OR2    s           0    4    0    1  |UP1:14|~2249~1
   -      7     -    I    07        OR2                0    4    0    1  |UP1:14|:2257
   -      8     -    I    07        OR2    s           0    4    0    1  |UP1:14|~2258~1
   -      7     -    I    24        OR2    s           0    4    0    1  |UP1:14|~2276~1
   -      1     -    I    24        OR2                0    4    0    1  |UP1:14|:2284
   -      1     -    I    01        OR2    s           0    4    0    1  |UP1:14|~2285~1
   -      8     -    I    25        OR2    s           0    4    0    1  |UP1:14|~2303~1
   -      1     -    I    25        OR2                0    4    0    1  |UP1:14|:2311
   -      6     -    I    06        OR2    s           0    4    0    1  |UP1:14|~2312~1
   -      8     -    I    19        OR2    s           0    4    0    1  |UP1:14|~2330~1
   -      2     -    I    19        OR2                0    4    0    1  |UP1:14|:2338
   -      8     -    I    10        OR2    s           0    4    0    1  |UP1:14|~2339~1
   -      6     -    I    15        OR2    s           0    4    0    1  |UP1:14|~2357~1
   -      7     -    I    15        OR2                0    4    0    1  |UP1:14|:2365
   -      8     -    I    15        OR2    s           0    4    0    1  |UP1:14|~2366~1
   -      8     -    I    26        OR2    s           0    4    0    1  |UP1:14|~2384~1
   -      1     -    I    26        OR2                0    4    0    1  |UP1:14|:2392
   -      7     -    I    03        OR2    s           0    4    0    1  |UP1:14|~2393~1
   -      3     -    I    13        OR2    s           0    4    0    1  |UP1:14|~2405~1
   -      4     -    I    13        OR2    s           0    4    0    1  |UP1:14|~2411~1
   -      5     -    I    13        OR2    s           0    3    0    1  |UP1:14|~2414~1
   -      6     -    I    13        OR2    s           0    4    0    1  |UP1:14|~2420~1
   -      4     -    B    17        OR2    s           0    4    0    1  |UP1:14|~2432~1
   -      5     -    B    17        OR2    s           0    4    0    1  |UP1:14|~2438~1
   -      6     -    B    17        OR2    s           0    3    0    1  |UP1:14|~2441~1
   -      7     -    B    17        OR2    s           0    4    0    1  |UP1:14|~2447~1
   -      3     -    B    04        OR2    s           0    4    0    1  |UP1:14|~2459~1
   -      5     -    B    04        OR2    s           0    4    0    1  |UP1:14|~2465~1
   -      6     -    B    04        OR2    s           0    3    0    1  |UP1:14|~2468~1
   -      7     -    B    04        OR2    s           0    4    0    1  |UP1:14|~2474~1
   -      5     -    B    05        OR2    s           0    4    0    1  |UP1:14|~2486~1
   -      6     -    B    05        OR2    s           0    4    0    1  |UP1:14|~2492~1
   -      7     -    B    05        OR2    s           0    3    0    1  |UP1:14|~2495~1
   -      8     -    B    05        OR2    s           0    4    0    1  |UP1:14|~2501~1
   -      3     -    B    15        OR2    s           0    4    0    1  |UP1:14|~2513~1
   -      4     -    B    15        OR2    s           0    4    0    1  |UP1:14|~2519~1
   -      5     -    B    15        OR2    s           0    3    0    1  |UP1:14|~2522~1
   -      6     -    B    15        OR2    s           0    4    0    1  |UP1:14|~2528~1
   -      4     -    B    02        OR2    s           0    4    0    1  |UP1:14|~2540~1
   -      5     -    B    02        OR2    s           0    4    0    1  |UP1:14|~2546~1
   -      6     -    B    02        OR2    s           0    3    0    1  |UP1:14|~2549~1
   -      8     -    B    02        OR2    s           0    4    0    1  |UP1:14|~2555~1
   -      4     -    B    21        OR2    s           0    4    0    1  |UP1:14|~2567~1
   -      5     -    B    21        OR2    s           0    4    0    1  |UP1:14|~2573~1
   -      6     -    B    21        OR2    s           0    3    0    1  |UP1:14|~2576~1
   -      7     -    B    21        OR2    s           0    4    0    1  |UP1:14|~2582~1
   -      5     -    B    26        OR2    s           0    4    0    1  |UP1:14|~2594~1
   -      6     -    B    26        OR2    s           0    4    0    1  |UP1:14|~2600~1
   -      7     -    B    26        OR2    s           0    3    0    1  |UP1:14|~2603~1
   -      8     -    B    26        OR2    s           0    4    0    1  |UP1:14|~2609~1
   -      3     -    B    18        OR2    s           0    4    0    1  |UP1:14|~2621~1
   -      5     -    B    18        OR2    s           0    4    0    1  |UP1:14|~2627~1
   -      6     -    B    18        OR2    s           0    3    0    1  |UP1:14|~2630~1
   -      7     -    B    18        OR2    s           0    4    0    1  |UP1:14|~2636~1
   -      4     -    B    22        OR2    s           0    4    0    1  |UP1:14|~2648~1
   -      6     -    B    22        OR2    s           0    4    0    1  |UP1:14|~2654~1
   -      7     -    B    22        OR2    s           0    3    0    1  |UP1:14|~2657~1
   -      8     -    B    22        OR2    s           0    4    0    1  |UP1:14|~2663~1
   -      3     -    B    10        OR2    s           0    4    0    1  |UP1:14|~2675~1
   -      4     -    B    10        OR2    s           0    4    0    1  |UP1:14|~2681~1
   -      5     -    B    10        OR2    s           0    3    0    1  |UP1:14|~2684~1
   -      7     -    B    10        OR2    s           0    4    0    1  |UP1:14|~2690~1
   -      4     -    B    08        OR2    s           0    4    0    1  |UP1:14|~2702~1
   -      5     -    B    08        OR2    s           0    4    0    1  |UP1:14|~2708~1
   -      6     -    B    08        OR2    s           0    3    0    1  |UP1:14|~2711~1
   -      7     -    B    08        OR2    s           0    4    0    1  |UP1:14|~2717~1
   -      3     -    B    16        OR2    s           0    4    0    1  |UP1:14|~2729~1
   -      4     -    B    16        OR2    s           0    4    0    1  |UP1:14|~2735~1
   -      6     -    B    16        OR2    s           0    3    0    1  |UP1:14|~2738~1
   -      7     -    B    16        OR2    s           0    4    0    1  |UP1:14|~2744~1
   -      5     -    B    14        OR2    s           0    4    0    1  |UP1:14|~2756~1
   -      6     -    B    14        OR2    s           0    4    0    1  |UP1:14|~2762~1
   -      7     -    B    14        OR2    s           0    3    0    1  |UP1:14|~2765~1
   -      8     -    B    14        OR2    s           0    4    0    1  |UP1:14|~2771~1
   -      2     -    B    12        OR2    s           0    4    0    1  |UP1:14|~2783~1
   -      3     -    B    12        OR2    s           0    4    0    1  |UP1:14|~2789~1
   -      5     -    B    12        OR2    s           0    4    0    1  |UP1:14|~2792~1
   -      6     -    B    12        OR2    s           0    4    0    1  |UP1:14|~2798~1
   -      6     -    B    19       AND2                0    2    0    1  |UP1:14|:2817
   -      3     -    B    19       AND2    s   !       0    3    0    2  |UP1:14|~2830~1
   -      4     -    B    19        OR2    s           0    4    0    1  |UP1:14|~2830~2
   -      5     -    B    19        OR2    s           0    4    0    1  |UP1:14|~2830~3
   -      7     -    B    19        OR2    s           0    4    0    1  |UP1:14|~2830~4
   -      8     -    B    19        OR2    s           0    4    0    1  |UP1:14|~2830~5
   -      6     -    I    03        OR2    s           0    4    0    1  |UP1:14|~2857~1
   -      7     -    I    14        OR2    s           0    3    0    1  |UP1:14|~2875~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:           e:\vhdldesigns\ee231\11up1\system01.rpt
system01

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
B:      28/208( 13%)    46/104( 44%)     0/104(  0%)    0/16(  0%)      9/16( 56%)     0/16(  0%)
C:       0/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
D:       2/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      3/16( 18%)     0/16(  0%)
E:       0/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
F:       2/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
G:       2/208(  0%)     2/104(  1%)     0/104(  0%)    0/16(  0%)      3/16( 18%)     0/16(  0%)
H:       1/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
I:      27/208( 12%)    69/104( 66%)     0/104(  0%)    0/16(  0%)      8/16( 50%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      3/24( 12%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
03:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
04:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
05:      6/24( 25%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
06:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
07:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
08:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
11:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
16:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
17:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:     14/24( 58%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:           e:\vhdldesigns\ee231\11up1\system01.rpt
system01

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       91         clk


Device-Specific Information:           e:\vhdldesigns\ee231\11up1\system01.rpt
system01

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT       12         reset


Device-Specific Information:           e:\vhdldesigns\ee231\11up1\system01.rpt
system01

** EQUATIONS **

clk      : INPUT;
reset    : INPUT;

-- Node name is 'addr0' 
-- Equation name is 'addr0', type is output 
addr0    =  _LC4_I3;

-- Node name is 'addr1' 
-- Equation name is 'addr1', type is output 
addr1    =  _LC4_I15;

-- Node name is 'addr2' 
-- Equation name is 'addr2', type is output 
addr2    =  _LC1_I10;

-- Node name is 'addr3' 
-- Equation name is 'addr3', type is output 
addr3    =  _LC1_I6;

-- Node name is 'addr4' 
-- Equation name is 'addr4', type is output 
addr4    =  _LC2_I1;

-- Node name is 'addr5' 
-- Equation name is 'addr5', type is output 
addr5    =  _LC1_I7;

-- Node name is 'addr6' 
-- Equation name is 'addr6', type is output 
addr6    =  _LC1_I2;

-- Node name is 'addr7' 
-- Equation name is 'addr7', type is output 
addr7    =  _LC2_I11;

-- Node name is 'data0' 
-- Equation name is 'data0', type is output 
data0    =  _LC8_B1;

-- Node name is 'data1' 
-- Equation name is 'data1', type is output 
data1    =  _LC8_B12;

-- Node name is 'data2' 
-- Equation name is 'data2', type is output 
data2    =  _LC1_B6;

-- Node name is 'data3' 
-- Equation name is 'data3', type is output 
data3    =  _LC5_B16;

-- Node name is 'data4' 
-- Equation name is 'data4', type is output 
data4    =  _LC8_B6;

-- Node name is 'data5' 
-- Equation name is 'data5', type is output 
data5    =  _LC6_B10;

-- Node name is 'data6' 
-- Equation name is 'data6', type is output 
data6    =  _LC5_B6;

-- Node name is 'data7' 
-- Equation name is 'data7', type is output 
data7    =  _LC4_B18;

-- Node name is 'data8' 
-- Equation name is 'data8', type is output 
data8    =  _LC6_B6;

-- Node name is 'data9' 
-- Equation name is 'data9', type is output 
data9    =  _LC1_B21;

-- Node name is 'data10' 
-- Equation name is 'data10', type is output 
data10   =  _LC6_B1;

-- Node name is 'data11' 
-- Equation name is 'data11', type is output 
data11   =  _LC8_B15;

-- Node name is 'data12' 
-- Equation name is 'data12', type is output 
data12   =  _LC2_B1;

-- Node name is 'data13' 
-- Equation name is 'data13', type is output 
data13   =  _LC1_B4;

-- Node name is 'data14' 
-- Equation name is 'data14', type is output 
data14   =  _LC3_B1;

-- Node name is 'data15' 
-- Equation name is 'data15', type is output 
data15   =  _LC1_I13;

-- Node name is 'mem0' 
-- Equation name is 'mem0', type is output 
mem0     =  _EC6_B;

-- Node name is 'mem1' 
-- Equation name is 'mem1', type is output 
mem1     =  _EC3_B;

-- Node name is 'mem2' 
-- Equation name is 'mem2', type is output 
mem2     =  _EC1_B;

-- Node name is 'mem3' 
-- Equation name is 'mem3', type is output 
mem3     =  _EC8_I;

-- Node name is 'mem4' 
-- Equation name is 'mem4', type is output 
mem4     =  _EC4_B;

-- Node name is 'mem5' 
-- Equation name is 'mem5', type is output 
mem5     =  _EC8_B;

-- Node name is 'mem6' 
-- Equation name is 'mem6', type is output 
mem6     =  _EC5_B;

-- Node name is 'mem7' 
-- Equation name is 'mem7', type is output 
mem7     =  _EC7_B;

-- Node name is 'mem8' 
-- Equation name is 'mem8', type is output 
mem8     =  _EC2_B;

-- Node name is 'mem9' 
-- Equation name is 'mem9', type is output 
mem9     =  _EC6_I;

-- Node name is 'mem10' 
-- Equation name is 'mem10', type is output 
mem10    =  _EC4_I;

-- Node name is 'mem11' 
-- Equation name is 'mem11', type is output 
mem11    =  _EC2_I;

-- Node name is 'mem12' 
-- Equation name is 'mem12', type is output 
mem12    =  _EC5_I;

-- Node name is 'mem13' 
-- Equation name is 'mem13', type is output 
mem13    =  _EC3_I;

-- Node name is 'mem14' 
-- Equation name is 'mem14', type is output 
mem14    =  _EC7_I;

-- Node name is 'mem15' 
-- Equation name is 'mem15', type is output 
mem15    =  _EC1_I;

-- Node name is 'rdy' 
-- Equation name is 'rdy', type is output 
rdy      =  _LC1_G9;

-- Node name is 'reset~1~fit~out1' 
-- Equation name is 'reset~1~fit~out1', location is LC1_B1, type is buried.
-- synthesized logic cell 
!_LC1_B1 = _LC1_B1~NOT;
_LC1_B1~NOT = LCELL(!reset);

-- Node name is 'reset~1' 
-- Equation name is 'reset~1', location is LC2_I8, type is buried.
-- synthesized logic cell 
!_LC2_I8 = _LC2_I8~NOT;
_LC2_I8~NOT = LCELL(!reset);

-- Node name is 'wr' 
-- Equation name is 'wr', type is output 
wr       =  _LC1_I3;

-- Node name is '|UP1:14|:94' = '|UP1:14|AC0' 
-- Equation name is '_LC1_B19', type is buried 
_LC1_B19 = DFFE( _EQ001, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ001 =  _LC5_I10 &  _LC8_B19;

-- Node name is '|UP1:14|:93' = '|UP1:14|AC1' 
-- Equation name is '_LC1_B12', type is buried 
_LC1_B12 = DFFE( _EQ002, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ002 =  _LC5_I10 &  _LC6_B12;

-- Node name is '|UP1:14|:92' = '|UP1:14|AC2' 
-- Equation name is '_LC2_B14', type is buried 
_LC2_B14 = DFFE( _EQ003, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ003 =  _LC5_I10 &  _LC8_B14;

-- Node name is '|UP1:14|:91' = '|UP1:14|AC3' 
-- Equation name is '_LC1_B16', type is buried 
_LC1_B16 = DFFE( _EQ004, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ004 =  _LC4_I10 &  _LC7_B16;

-- Node name is '|UP1:14|:90' = '|UP1:14|AC4' 
-- Equation name is '_LC8_B8', type is buried 
_LC8_B8  = DFFE( _EQ005, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ005 =  _LC4_I10 &  _LC7_B8;

-- Node name is '|UP1:14|:89' = '|UP1:14|AC5' 
-- Equation name is '_LC1_B10', type is buried 
_LC1_B10 = DFFE( _EQ006, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ006 =  _LC4_I10 &  _LC7_B10;

-- Node name is '|UP1:14|:88' = '|UP1:14|AC6' 
-- Equation name is '_LC2_B22', type is buried 
_LC2_B22 = DFFE( _EQ007, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ007 =  _LC4_I10 &  _LC8_B22;

-- Node name is '|UP1:14|:87' = '|UP1:14|AC7' 
-- Equation name is '_LC2_B18', type is buried 
_LC2_B18 = DFFE( _EQ008, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ008 =  _LC4_I10 &  _LC7_B18;

-- Node name is '|UP1:14|:86' = '|UP1:14|AC8' 
-- Equation name is '_LC4_B26', type is buried 
_LC4_B26 = DFFE( _EQ009, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ009 =  _LC4_I10 &  _LC8_B26;

-- Node name is '|UP1:14|:85' = '|UP1:14|AC9' 
-- Equation name is '_LC2_B21', type is buried 
_LC2_B21 = DFFE( _EQ010, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ010 =  _LC4_I10 &  _LC7_B21;

-- Node name is '|UP1:14|:84' = '|UP1:14|AC10' 
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = DFFE( _EQ011, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ011 =  _LC4_I10 &  _LC8_B2;

-- Node name is '|UP1:14|:83' = '|UP1:14|AC11' 
-- Equation name is '_LC1_B15', type is buried 
_LC1_B15 = DFFE( _EQ012, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ012 =  _LC4_I10 &  _LC6_B15;

-- Node name is '|UP1:14|:82' = '|UP1:14|AC12' 
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = DFFE( _EQ013, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ013 =  _LC4_I10 &  _LC8_B5;

-- Node name is '|UP1:14|:81' = '|UP1:14|AC13' 
-- Equation name is '_LC4_B4', type is buried 
_LC4_B4  = DFFE( _EQ014, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ014 =  _LC4_I10 &  _LC7_B4;

-- Node name is '|UP1:14|:80' = '|UP1:14|AC14' 
-- Equation name is '_LC8_B17', type is buried 
_LC8_B17 = DFFE( _EQ015, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ015 =  _LC4_I10 &  _LC7_B17;

-- Node name is '|UP1:14|:79' = '|UP1:14|AC15' 
-- Equation name is '_LC7_I13', type is buried 
_LC7_I13 = DFFE( _EQ016, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ016 =  _LC4_I10 &  _LC6_I13;

-- Node name is '|UP1:14|~110~1' = '|UP1:14|IR0~1' 
-- Equation name is '_LC8_I6', type is buried 
-- synthesized logic cell 
_LC8_I6  = LCELL( _EQ017);
  _EQ017 = !_LC4_I5 & !_LC5_I5;

-- Node name is '|UP1:14|:110' = '|UP1:14|IR0' 
-- Equation name is '_LC4_I21', type is buried 
_LC4_I21 = DFFE( _EQ018, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ018 =  _LC4_I21 &  _LC7_I6
         #  _LC7_I21;

-- Node name is '|UP1:14|:109' = '|UP1:14|IR1' 
-- Equation name is '_LC3_I21', type is buried 
_LC3_I21 = DFFE( _EQ019, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ019 =  _LC3_I21 &  _LC7_I6
         #  _LC8_I21;

-- Node name is '|UP1:14|:108' = '|UP1:14|IR2' 
-- Equation name is '_LC5_I12', type is buried 
_LC5_I12 = DFFE( _EQ020, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ020 =  _LC5_I12 &  _LC7_I6
         #  _LC1_I12;

-- Node name is '|UP1:14|:107' = '|UP1:14|IR3' 
-- Equation name is '_LC5_I6', type is buried 
_LC5_I6  = DFFE( _EQ021, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ021 =  _LC5_I6 &  _LC7_I6
         #  _LC3_I6;

-- Node name is '|UP1:14|:106' = '|UP1:14|IR4' 
-- Equation name is '_LC2_I12', type is buried 
_LC2_I12 = DFFE( _EQ022, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ022 =  _LC2_I12 &  _LC7_I6
         #  _LC4_I12;

-- Node name is '|UP1:14|:105' = '|UP1:14|IR5' 
-- Equation name is '_LC6_I12', type is buried 
_LC6_I12 = DFFE( _EQ023, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ023 =  _LC6_I12 &  _LC7_I6
         #  _LC7_I12;

-- Node name is '|UP1:14|:104' = '|UP1:14|IR6' 
-- Equation name is '_LC8_I9', type is buried 
_LC8_I9  = DFFE( _EQ024, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ024 =  _LC7_I6 &  _LC8_I9
         #  _LC2_I9;

-- Node name is '|UP1:14|:103' = '|UP1:14|IR7' 
-- Equation name is '_LC7_I9', type is buried 
_LC7_I9  = DFFE( _EQ025, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ025 =  _LC7_I6 &  _LC7_I9
         #  _LC5_I9;

-- Node name is '|UP1:14|:102' = '|UP1:14|IR8' 
-- Equation name is '_LC4_I9', type is buried 
_LC4_I9  = DFFE( _EQ026, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ026 =  _LC1_I9
         #  _EC2_B & !_LC4_I19;

-- Node name is '|UP1:14|:101' = '|UP1:14|IR9' 
-- Equation name is '_LC6_I21', type is buried 
_LC6_I21 = DFFE( _EQ027, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ027 =  _LC6_I21 &  _LC7_I6
         #  _LC5_I21;

-- Node name is '|UP1:14|:100' = '|UP1:14|IR10' 
-- Equation name is '_LC5_I8', type is buried 
_LC5_I8  = DFFE( _EQ028, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ028 =  _LC4_I19 &  _LC5_I8
         #  _EC4_I & !_LC4_I19;

-- Node name is '|UP1:14|:99' = '|UP1:14|IR11' 
-- Equation name is '_LC6_I8', type is buried 
_LC6_I8  = DFFE( _EQ029, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ029 =  _LC4_I19 &  _LC6_I8
         #  _EC2_I & !_LC4_I19;

-- Node name is '|UP1:14|:98' = '|UP1:14|IR12' 
-- Equation name is '_LC7_I8', type is buried 
_LC7_I8  = DFFE( _EQ030, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ030 =  _LC4_I19 &  _LC7_I8
         #  _EC5_I & !_LC4_I19;

-- Node name is '|UP1:14|:97' = '|UP1:14|IR13' 
-- Equation name is '_LC4_I8', type is buried 
_LC4_I8  = DFFE( _EQ031, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ031 =  _LC4_I8 &  _LC4_I19
         #  _EC3_I & !_LC4_I19;

-- Node name is '|UP1:14|:96' = '|UP1:14|IR14' 
-- Equation name is '_LC8_I17', type is buried 
_LC8_I17 = DFFE( _EQ032, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ032 =  _LC4_I19 &  _LC8_I17
         #  _EC7_I & !_LC4_I19;

-- Node name is '|UP1:14|:95' = '|UP1:14|IR15' 
-- Equation name is '_LC3_I8', type is buried 
_LC3_I8  = DFFE( _EQ033, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ033 =  _LC3_I8 &  _LC4_I19
         #  _EC1_I & !_LC4_I19;

-- Node name is '|UP1:14|LPM_ADD_SUB:401|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_I18', type is buried 
_LC6_I18 = LCELL( _EQ034);
  _EQ034 =  _LC2_I10 &  _LC8_I18;

-- Node name is '|UP1:14|LPM_ADD_SUB:401|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_I25', type is buried 
_LC5_I25 = LCELL( _EQ035);
  _EQ035 =  _LC3_I19 &  _LC6_I18;

-- Node name is '|UP1:14|LPM_ADD_SUB:401|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_I18', type is buried 
_LC2_I18 = LCELL( _EQ036);
  _EQ036 =  _LC3_I19 &  _LC6_I18 &  _LC7_I25;

-- Node name is '|UP1:14|LPM_ADD_SUB:401|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_I18', type is buried 
_LC5_I18 = LCELL( _EQ037);
  _EQ037 =  _LC3_I19 &  _LC5_I24 &  _LC6_I18 &  _LC7_I25;

-- Node name is '|UP1:14|LPM_ADD_SUB:401|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_I18', type is buried 
_LC4_I18 = LCELL( _EQ038);
  _EQ038 =  _LC5_I18 &  _LC6_I10;

-- Node name is '|UP1:14|LPM_ADD_SUB:401|addcore:adder|:155' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC1_I18', type is buried 
_LC1_I18 = LCELL( _EQ039);
  _EQ039 =  _LC3_I18 & !_LC6_I10
         #  _LC3_I18 & !_LC5_I18
         # !_LC3_I10 &  _LC3_I18
         #  _LC3_I10 & !_LC3_I18 &  _LC5_I18 &  _LC6_I10;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_B14', type is buried 
_LC3_B14 = LCELL( _EQ040);
  _EQ040 =  _EC3_B &  _LC1_B12
         #  _EC3_B &  _EC6_B &  _LC1_B19
         #  _EC6_B &  _LC1_B12 &  _LC1_B19;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B14', type is buried 
_LC1_B14 = LCELL( _EQ041);
  _EQ041 =  _EC1_B &  _LC3_B14
         #  _LC2_B14 &  _LC3_B14
         #  _EC1_B &  _LC2_B14;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B8', type is buried 
_LC1_B8  = LCELL( _EQ042);
  _EQ042 =  _EC8_I &  _LC1_B14
         #  _LC1_B14 &  _LC1_B16
         #  _EC8_I &  _LC1_B16;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_B8', type is buried 
_LC2_B8  = LCELL( _EQ043);
  _EQ043 =  _EC4_B &  _LC1_B8
         #  _LC1_B8 &  _LC8_B8
         #  _EC4_B &  _LC8_B8;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B22', type is buried 
_LC1_B22 = LCELL( _EQ044);
  _EQ044 =  _EC8_B &  _LC2_B8
         #  _LC1_B10 &  _LC2_B8
         #  _EC8_B &  _LC1_B10;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_B22', type is buried 
_LC5_B22 = LCELL( _EQ045);
  _EQ045 =  _EC5_B &  _LC1_B22
         #  _LC1_B22 &  _LC2_B22
         #  _EC5_B &  _LC2_B22;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B26', type is buried 
_LC1_B26 = LCELL( _EQ046);
  _EQ046 =  _EC7_B &  _LC5_B22
         #  _LC2_B18 &  _LC5_B22
         #  _EC7_B &  _LC2_B18;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_B26', type is buried 
_LC2_B26 = LCELL( _EQ047);
  _EQ047 =  _EC2_B &  _LC1_B26
         #  _LC1_B26 &  _LC4_B26
         #  _EC2_B &  _LC4_B26;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = LCELL( _EQ048);
  _EQ048 =  _EC6_I &  _LC2_B26
         #  _LC2_B21 &  _LC2_B26
         #  _EC6_I &  _LC2_B21;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_B2', type is buried 
_LC7_B2  = LCELL( _EQ049);
  _EQ049 =  _EC4_I &  _LC1_B2
         #  _LC1_B2 &  _LC3_B2
         #  _EC4_I &  _LC3_B2;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = LCELL( _EQ050);
  _EQ050 =  _EC2_I &  _LC7_B2
         #  _LC1_B15 &  _LC7_B2
         #  _EC2_I &  _LC1_B15;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_B5', type is buried 
_LC4_B5  = LCELL( _EQ051);
  _EQ051 =  _EC5_I &  _LC1_B5
         #  _LC1_B5 &  _LC3_B5
         #  _EC5_I &  _LC3_B5;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_B17', type is buried 
_LC2_B17 = LCELL( _EQ052);
  _EQ052 =  _EC3_I &  _LC4_B5
         #  _LC4_B4 &  _LC4_B5
         #  _EC3_I &  _LC4_B4;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B17', type is buried 
_LC1_B17 = LCELL( _EQ053);
  _EQ053 =  _EC7_I &  _LC2_B17
         #  _LC2_B17 &  _LC8_B17
         #  _EC7_I &  _LC8_B17;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|~178~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_B12', type is buried 
-- synthesized logic cell 
_LC4_B12 = LCELL( _EQ054);
  _EQ054 = !_EC6_B &  _LC1_B12
         #  _LC1_B12 & !_LC1_B19
         #  _EC6_B & !_LC1_B12 &  _LC1_B19;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|:179' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_B14', type is buried 
_LC4_B14 = LCELL( _EQ055);
  _EQ055 =  _EC1_B &  _LC2_B14 &  _LC3_B14
         # !_EC1_B & !_LC2_B14 &  _LC3_B14
         #  _EC1_B & !_LC2_B14 & !_LC3_B14
         # !_EC1_B &  _LC2_B14 & !_LC3_B14;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|:180' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_B16', type is buried 
_LC2_B16 = LCELL( _EQ056);
  _EQ056 =  _EC8_I &  _LC1_B14 &  _LC1_B16
         # !_EC8_I &  _LC1_B14 & !_LC1_B16
         #  _EC8_I & !_LC1_B14 & !_LC1_B16
         # !_EC8_I & !_LC1_B14 &  _LC1_B16;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|:181' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_B8', type is buried 
_LC3_B8  = LCELL( _EQ057);
  _EQ057 =  _EC4_B &  _LC1_B8 &  _LC8_B8
         # !_EC4_B &  _LC1_B8 & !_LC8_B8
         #  _EC4_B & !_LC1_B8 & !_LC8_B8
         # !_EC4_B & !_LC1_B8 &  _LC8_B8;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|:182' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_B10', type is buried 
_LC2_B10 = LCELL( _EQ058);
  _EQ058 =  _EC8_B &  _LC1_B10 &  _LC2_B8
         # !_EC8_B & !_LC1_B10 &  _LC2_B8
         #  _EC8_B & !_LC1_B10 & !_LC2_B8
         # !_EC8_B &  _LC1_B10 & !_LC2_B8;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|:183' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_B22', type is buried 
_LC3_B22 = LCELL( _EQ059);
  _EQ059 =  _EC5_B &  _LC1_B22 &  _LC2_B22
         # !_EC5_B &  _LC1_B22 & !_LC2_B22
         #  _EC5_B & !_LC1_B22 & !_LC2_B22
         # !_EC5_B & !_LC1_B22 &  _LC2_B22;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|:184' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_B18', type is buried 
_LC1_B18 = LCELL( _EQ060);
  _EQ060 =  _EC7_B &  _LC2_B18 &  _LC5_B22
         # !_EC7_B & !_LC2_B18 &  _LC5_B22
         #  _EC7_B & !_LC2_B18 & !_LC5_B22
         # !_EC7_B &  _LC2_B18 & !_LC5_B22;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|:185' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_B26', type is buried 
_LC3_B26 = LCELL( _EQ061);
  _EQ061 =  _EC2_B &  _LC1_B26 &  _LC4_B26
         # !_EC2_B &  _LC1_B26 & !_LC4_B26
         #  _EC2_B & !_LC1_B26 & !_LC4_B26
         # !_EC2_B & !_LC1_B26 &  _LC4_B26;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|:186' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_B21', type is buried 
_LC3_B21 = LCELL( _EQ062);
  _EQ062 =  _EC6_I &  _LC2_B21 &  _LC2_B26
         # !_EC6_I & !_LC2_B21 &  _LC2_B26
         #  _EC6_I & !_LC2_B21 & !_LC2_B26
         # !_EC6_I &  _LC2_B21 & !_LC2_B26;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|:187' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_B2', type is buried 
_LC2_B2  = LCELL( _EQ063);
  _EQ063 =  _EC4_I &  _LC1_B2 &  _LC3_B2
         # !_EC4_I &  _LC1_B2 & !_LC3_B2
         #  _EC4_I & !_LC1_B2 & !_LC3_B2
         # !_EC4_I & !_LC1_B2 &  _LC3_B2;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|:188' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_B15', type is buried 
_LC2_B15 = LCELL( _EQ064);
  _EQ064 =  _EC2_I &  _LC1_B15 &  _LC7_B2
         # !_EC2_I & !_LC1_B15 &  _LC7_B2
         #  _EC2_I & !_LC1_B15 & !_LC7_B2
         # !_EC2_I &  _LC1_B15 & !_LC7_B2;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|:189' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = LCELL( _EQ065);
  _EQ065 =  _EC5_I &  _LC1_B5 &  _LC3_B5
         # !_EC5_I &  _LC1_B5 & !_LC3_B5
         #  _EC5_I & !_LC1_B5 & !_LC3_B5
         # !_EC5_I & !_LC1_B5 &  _LC3_B5;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|:190' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_B4', type is buried 
_LC2_B4  = LCELL( _EQ066);
  _EQ066 =  _EC3_I &  _LC4_B4 &  _LC4_B5
         # !_EC3_I & !_LC4_B4 &  _LC4_B5
         #  _EC3_I & !_LC4_B4 & !_LC4_B5
         # !_EC3_I &  _LC4_B4 & !_LC4_B5;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|:191' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_B17', type is buried 
_LC3_B17 = LCELL( _EQ067);
  _EQ067 =  _EC7_I &  _LC2_B17 &  _LC8_B17
         # !_EC7_I &  _LC2_B17 & !_LC8_B17
         #  _EC7_I & !_LC2_B17 & !_LC8_B17
         # !_EC7_I & !_LC2_B17 &  _LC8_B17;

-- Node name is '|UP1:14|LPM_ADD_SUB:714|addcore:adder|:192' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_I13', type is buried 
_LC2_I13 = LCELL( _EQ068);
  _EQ068 =  _EC1_I &  _LC1_B17 &  _LC7_I13
         # !_EC1_I &  _LC1_B17 & !_LC7_I13
         #  _EC1_I & !_LC1_B17 & !_LC7_I13
         # !_EC1_I & !_LC1_B17 &  _LC7_I13;

-- Node name is '|UP1:14|LPM_COMPARE:614|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC8_I8', type is buried 
-- synthesized logic cell 
_LC8_I8  = LCELL( _EQ069);
  _EQ069 = !_LC3_I8 & !_LC4_I8 & !_LC8_I17;

-- Node name is '|UP1:14|LPM_COMPARE:614|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC1_I8', type is buried 
_LC1_I8  = LCELL( _EQ070);
  _EQ070 = !_LC5_I8 & !_LC6_I8 & !_LC7_I8 &  _LC8_I8;

-- Node name is '|UP1:14|:78' = '|UP1:14|MAR0' 
-- Equation name is '_LC4_I3', type is buried 
_LC4_I3  = DFFE( _EQ071, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ071 =  _LC4_I10 &  _LC7_I3;

-- Node name is '|UP1:14|:77' = '|UP1:14|MAR1' 
-- Equation name is '_LC4_I15', type is buried 
_LC4_I15 = DFFE( _EQ072, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ072 =  _LC4_I10 &  _LC8_I15;

-- Node name is '|UP1:14|:76' = '|UP1:14|MAR2' 
-- Equation name is '_LC1_I10', type is buried 
_LC1_I10 = DFFE( _EQ073, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ073 =  _LC4_I10 &  _LC8_I10;

-- Node name is '|UP1:14|:75' = '|UP1:14|MAR3' 
-- Equation name is '_LC1_I6', type is buried 
_LC1_I6  = DFFE( _EQ074, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ074 =  _LC4_I10 &  _LC6_I6;

-- Node name is '|UP1:14|:74' = '|UP1:14|MAR4' 
-- Equation name is '_LC2_I1', type is buried 
_LC2_I1  = DFFE( _EQ075, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ075 =  _LC1_I1 &  _LC4_I10;

-- Node name is '|UP1:14|:73' = '|UP1:14|MAR5' 
-- Equation name is '_LC1_I7', type is buried 
_LC1_I7  = DFFE( _EQ076, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ076 =  _LC4_I10 &  _LC8_I7;

-- Node name is '|UP1:14|:72' = '|UP1:14|MAR6' 
-- Equation name is '_LC1_I2', type is buried 
_LC1_I2  = DFFE( _EQ077, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ077 =  _LC4_I10 &  _LC8_I2;

-- Node name is '|UP1:14|:71' = '|UP1:14|MAR7' 
-- Equation name is '_LC2_I11', type is buried 
_LC2_I11 = DFFE( _EQ078, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ078 =  _LC4_I10 &  _LC7_I11;

-- Node name is '|UP1:14|:70' = '|UP1:14|PC0' 
-- Equation name is '_LC2_I10', type is buried 
_LC2_I10 = DFFE( _EQ079, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ079 =  _LC5_I10 &  _LC5_I26;

-- Node name is '|UP1:14|:69' = '|UP1:14|PC1' 
-- Equation name is '_LC8_I18', type is buried 
_LC8_I18 = DFFE( _EQ080, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ080 =  _LC1_I15 &  _LC5_I10;

-- Node name is '|UP1:14|:68' = '|UP1:14|PC2' 
-- Equation name is '_LC3_I19', type is buried 
_LC3_I19 = DFFE( _EQ081, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ081 =  _LC5_I10 &  _LC7_I19;

-- Node name is '|UP1:14|:67' = '|UP1:14|PC3' 
-- Equation name is '_LC7_I25', type is buried 
_LC7_I25 = DFFE( _EQ082, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ082 =  _LC5_I10 &  _LC6_I25;

-- Node name is '|UP1:14|:66' = '|UP1:14|PC4' 
-- Equation name is '_LC5_I24', type is buried 
_LC5_I24 = DFFE( _EQ083, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ083 =  _LC5_I10 &  _LC6_I24;

-- Node name is '|UP1:14|:65' = '|UP1:14|PC5' 
-- Equation name is '_LC6_I10', type is buried 
_LC6_I10 = DFFE( _EQ084, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ084 =  _LC2_I7 &  _LC5_I10;

-- Node name is '|UP1:14|:64' = '|UP1:14|PC6' 
-- Equation name is '_LC3_I10', type is buried 
_LC3_I10 = DFFE( _EQ085, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ085 =  _LC4_I2 &  _LC5_I10;

-- Node name is '|UP1:14|:63' = '|UP1:14|PC7' 
-- Equation name is '_LC3_I18', type is buried 
_LC3_I18 = DFFE( _EQ086, GLOBAL( clk),  VCC,  VCC, !_LC2_I8);
  _EQ086 =  _LC5_I10 &  _LC7_I18;

-- Node name is '|UP1:14|state~1' 
-- Equation name is '_LC5_I14', type is buried 
_LC5_I14 = DFFE( _EQ087, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ087 =  _LC1_I8 &  _LC4_I9 &  _LC5_I5 &  _LC6_I21;

-- Node name is '|UP1:14|state~2' 
-- Equation name is '_LC2_B11', type is buried 
_LC2_B11 = DFFE( _LC2_I26, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP1:14|state~3' 
-- Equation name is '_LC2_I26', type is buried 
_LC2_I26 = DFFE( _LC2_I3, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP1:14|state~4~fit~out1' 
-- Equation name is '_LC3_I3', type is buried 
-- synthesized logic cell 
_LC3_I3  = LCELL( _LC3_I14);

-- Node name is '|UP1:14|state~4~fit~out2' 
-- Equation name is '_LC2_I3', type is buried 
-- synthesized logic cell 
_LC2_I3  = LCELL( _LC3_I14);

-- Node name is '|UP1:14|state~4' 
-- Equation name is '_LC3_I14', type is buried 
_LC3_I14 = DFFE( _EQ088, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ088 =  _LC1_I8 &  _LC3_I5 &  _LC4_I9 & !_LC6_I21;

-- Node name is '|UP1:14|state~5' 
-- Equation name is '_LC6_I14', type is buried 
_LC6_I14 = DFFE( _EQ089, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ089 =  _LC1_I8 & !_LC4_I9 &  _LC5_I5 &  _LC6_I21;

-- Node name is '|UP1:14|state~6' 
-- Equation name is '_LC8_I14', type is buried 
_LC8_I14 = DFFE( _EQ090, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ090 =  _LC1_I8 & !_LC4_I9 &  _LC5_I5 & !_LC6_I21;

-- Node name is '|UP1:14|state~7~fit~out1' 
-- Equation name is '_LC3_I5', type is buried 
-- synthesized logic cell 
_LC3_I5  = LCELL( _LC1_I5);

-- Node name is '|UP1:14|state~7~fit~out2' 
-- Equation name is '_LC5_I5', type is buried 
-- synthesized logic cell 
_LC5_I5  = LCELL( _LC1_I5);

-- Node name is '|UP1:14|state~7' 
-- Equation name is '_LC1_I5', type is buried 
_LC1_I5  = DFFE( _LC4_I5, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP1:14|state~8~fit~out1' 
-- Equation name is '_LC8_I5', type is buried 
-- synthesized logic cell 
_LC8_I5  = LCELL( _LC1_I14);

-- Node name is '|UP1:14|state~8~fit~out2' 
-- Equation name is '_LC4_I5', type is buried 
-- synthesized logic cell 
_LC4_I5  = LCELL( _LC1_I14);

-- Node name is '|UP1:14|state~8' 
-- Equation name is '_LC1_I14', type is buried 
_LC1_I14 = DFFE( _EQ091, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ091 =  _LC7_I14
         #  _LC2_I14
         # !_LC1_I8 &  _LC5_I5;

-- Node name is '|UP1:14|state~9~fit~out1' 
-- Equation name is '_LC4_I10', type is buried 
-- synthesized logic cell 
_LC4_I10 = LCELL( _LC7_I10);

-- Node name is '|UP1:14|state~9~fit~out2' 
-- Equation name is '_LC5_I10', type is buried 
-- synthesized logic cell 
_LC5_I10 = LCELL( _LC7_I10);

-- Node name is '|UP1:14|state~9~2' 
-- Equation name is '_LC4_I6', type is buried 
-- synthesized logic cell 
_LC4_I6  = LCELL( _EQ092);
  _EQ092 =  _LC4_I10 &  _LC8_I6 & !_LC8_I14;

-- Node name is '|UP1:14|state~9~3' 
-- Equation name is '_LC5_I3', type is buried 
-- synthesized logic cell 
_LC5_I3  = LCELL( _EQ093);
  _EQ093 =  _LC3_I3 & !_LC3_I5 & !_LC8_I5 & !_LC8_I14;

-- Node name is '|UP1:14|state~9' 
-- Equation name is '_LC7_I10', type is buried 
_LC7_I10 = DFFE( VCC, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP1:14|:3' 
-- Equation name is '_LC1_I13', type is buried 
_LC1_I13 = DFFE( _LC8_I13, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:5' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = DFFE( _LC7_B1, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:7' 
-- Equation name is '_LC1_B4', type is buried 
_LC1_B4  = DFFE( _LC8_B4, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:9' 
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = DFFE( _LC5_B1, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:11' 
-- Equation name is '_LC8_B15', type is buried 
_LC8_B15 = DFFE( _LC7_B15, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:13' 
-- Equation name is '_LC6_B1', type is buried 
_LC6_B1  = DFFE( _LC4_B1, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:15' 
-- Equation name is '_LC1_B21', type is buried 
_LC1_B21 = DFFE( _LC8_B21, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:17' 
-- Equation name is '_LC6_B6', type is buried 
_LC6_B6  = DFFE( _LC7_B6, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:19' 
-- Equation name is '_LC4_B18', type is buried 
_LC4_B18 = DFFE( _LC8_B18, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:21' 
-- Equation name is '_LC5_B6', type is buried 
_LC5_B6  = DFFE( _LC4_B6, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:23' 
-- Equation name is '_LC6_B10', type is buried 
_LC6_B10 = DFFE( _LC8_B10, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:25' 
-- Equation name is '_LC8_B6', type is buried 
_LC8_B6  = DFFE( _LC3_B6, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:27' 
-- Equation name is '_LC5_B16', type is buried 
_LC5_B16 = DFFE( _LC8_B16, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:29' 
-- Equation name is '_LC1_B6', type is buried 
_LC1_B6  = DFFE( _LC2_B6, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:31' 
-- Equation name is '_LC8_B12', type is buried 
_LC8_B12 = DFFE( _LC7_B12, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:33' 
-- Equation name is '_LC8_B1', type is buried 
_LC8_B1  = DFFE( _LC2_B19, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);

-- Node name is '|UP1:14|:59' 
-- Equation name is '_LC1_G9', type is buried 
_LC1_G9  = DFFE( _EQ094, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ094 =  _LC1_G9
         # !_LC4_I10;

-- Node name is '|UP1:14|:61' 
-- Equation name is '_LC1_I3', type is buried 
_LC1_I3  = DFFE( _EQ095, GLOBAL( clk),  VCC,  VCC, !_LC1_B1);
  _EQ095 =  _LC4_I10 &  _LC5_I3
         #  _LC4_I10 &  _LC6_I3;

-- Node name is '|UP1:14|~1127~1' 
-- Equation name is '_LC8_I13', type is buried 
-- synthesized logic cell 
_LC8_I13 = LCELL( _EQ096);
  _EQ096 =  _LC1_I13 & !_LC4_I6
         #  _LC1_I13 & !_LC3_I3
         #  _LC3_I3 &  _LC4_I6 &  _LC7_I13;

-- Node name is '|UP1:14|~1154~1' 
-- Equation name is '_LC7_B1', type is buried 
-- synthesized logic cell 
_LC7_B1  = LCELL( _EQ097);
  _EQ097 =  _LC3_B1 & !_LC4_I6
         #  _LC3_B1 & !_LC3_I3
         #  _LC3_I3 &  _LC4_I6 &  _LC8_B17;

-- Node name is '|UP1:14|~1181~1' 
-- Equation name is '_LC8_B4', type is buried 
-- synthesized logic cell 
_LC8_B4  = LCELL( _EQ098);
  _EQ098 =  _LC1_B4 & !_LC4_I6
         #  _LC1_B4 & !_LC3_I3
         #  _LC3_I3 &  _LC4_B4 &  _LC4_I6;

-- Node name is '|UP1:14|~1208~1' 
-- Equation name is '_LC5_B1', type is buried 
-- synthesized logic cell 
_LC5_B1  = LCELL( _EQ099);
  _EQ099 =  _LC2_B1 & !_LC4_I6
         #  _LC2_B1 & !_LC3_I3
         #  _LC3_B5 &  _LC3_I3 &  _LC4_I6;

-- Node name is '|UP1:14|~1235~1' 
-- Equation name is '_LC7_B15', type is buried 
-- synthesized logic cell 
_LC7_B15 = LCELL( _EQ100);
  _EQ100 = !_LC4_I6 &  _LC8_B15
         # !_LC3_I3 &  _LC8_B15
         #  _LC1_B15 &  _LC3_I3 &  _LC4_I6;

-- Node name is '|UP1:14|~1262~1' 
-- Equation name is '_LC4_B1', type is buried 
-- synthesized logic cell 
_LC4_B1  = LCELL( _EQ101);
  _EQ101 = !_LC4_I6 &  _LC6_B1
         # !_LC3_I3 &  _LC6_B1
         #  _LC3_B2 &  _LC3_I3 &  _LC4_I6;

-- Node name is '|UP1:14|~1289~1' 
-- Equation name is '_LC8_B21', type is buried 
-- synthesized logic cell 
_LC8_B21 = LCELL( _EQ102);
  _EQ102 =  _LC1_B21 & !_LC4_I6
         #  _LC1_B21 & !_LC3_I3
         #  _LC2_B21 &  _LC3_I3 &  _LC4_I6;

-- Node name is '|UP1:14|~1316~1' 
-- Equation name is '_LC7_B6', type is buried 
-- synthesized logic cell 
_LC7_B6  = LCELL( _EQ103);
  _EQ103 = !_LC4_I6 &  _LC6_B6
         # !_LC3_I3 &  _LC6_B6
         #  _LC3_I3 &  _LC4_B26 &  _LC4_I6;

-- Node name is '|UP1:14|~1343~1' 
-- Equation name is '_LC8_B18', type is buried 
-- synthesized logic cell 
_LC8_B18 = LCELL( _EQ104);
  _EQ104 =  _LC4_B18 & !_LC4_I6
         # !_LC3_I3 &  _LC4_B18
         #  _LC2_B18 &  _LC3_I3 &  _LC4_I6;

-- Node name is '|UP1:14|~1370~1' 
-- Equation name is '_LC4_B6', type is buried 
-- synthesized logic cell 
_LC4_B6  = LCELL( _EQ105);
  _EQ105 = !_LC4_I6 &  _LC5_B6
         # !_LC3_I3 &  _LC5_B6
         #  _LC2_B22 &  _LC3_I3 &  _LC4_I6;

-- Node name is '|UP1:14|~1397~1' 
-- Equation name is '_LC8_B10', type is buried 
-- synthesized logic cell 
_LC8_B10 = LCELL( _EQ106);
  _EQ106 = !_LC4_I6 &  _LC6_B10
         # !_LC3_I3 &  _LC6_B10
         #  _LC1_B10 &  _LC3_I3 &  _LC4_I6;

-- Node name is '|UP1:14|~1424~1' 
-- Equation name is '_LC3_B6', type is buried 
-- synthesized logic cell 
_LC3_B6  = LCELL( _EQ107);
  _EQ107 = !_LC4_I6 &  _LC8_B6
         # !_LC3_I3 &  _LC8_B6
         #  _LC3_I3 &  _LC4_I6 &  _LC8_B8;

-- Node name is '|UP1:14|~1451~1' 
-- Equation name is '_LC8_B16', type is buried 
-- synthesized logic cell 
_LC8_B16 = LCELL( _EQ108);
  _EQ108 = !_LC4_I6 &  _LC5_B16
         # !_LC3_I3 &  _LC5_B16
         #  _LC1_B16 &  _LC3_I3 &  _LC4_I6;

-- Node name is '|UP1:14|~1478~1' 
-- Equation name is '_LC2_B6', type is buried 
-- synthesized logic cell 
_LC2_B6  = LCELL( _EQ109);
  _EQ109 =  _LC1_B6 & !_LC4_I6
         #  _LC1_B6 & !_LC3_I3
         #  _LC2_B14 &  _LC3_I3 &  _LC4_I6;

-- Node name is '|UP1:14|~1505~1' 
-- Equation name is '_LC7_B12', type is buried 
-- synthesized logic cell 
_LC7_B12 = LCELL( _EQ110);
  _EQ110 = !_LC4_I6 &  _LC8_B12
         # !_LC3_I3 &  _LC8_B12
         #  _LC1_B12 &  _LC3_I3 &  _LC4_I6;

-- Node name is '|UP1:14|~1532~1' 
-- Equation name is '_LC2_B19', type is buried 
-- synthesized logic cell 
_LC2_B19 = LCELL( _EQ111);
  _EQ111 = !_LC4_I6 &  _LC8_B1
         # !_LC3_I3 &  _LC8_B1
         #  _LC1_B19 &  _LC3_I3 &  _LC4_I6;

-- Node name is '|UP1:14|~1667~1' 
-- Equation name is '_LC4_I19', type is buried 
-- synthesized logic cell 
!_LC4_I19 = _LC4_I19~NOT;
_LC4_I19~NOT = LCELL( _EQ112);
  _EQ112 =  _LC4_I5 &  _LC5_I10;

-- Node name is '|UP1:14|:1716' 
-- Equation name is '_LC1_I21', type is buried 
_LC1_I21 = LCELL( _EQ113);
  _EQ113 =  _LC5_I5 &  _LC6_I21;

-- Node name is '|UP1:14|~1721~1' 
-- Equation name is '_LC5_I21', type is buried 
-- synthesized logic cell 
_LC5_I21 = LCELL( _EQ114);
  _EQ114 =  _EC6_I &  _LC4_I5 &  _LC5_I10
         #  _LC1_I21 & !_LC4_I5 &  _LC5_I10;

-- Node name is '|UP1:14|~1748~1' 
-- Equation name is '_LC1_I9', type is buried 
-- synthesized logic cell 
_LC1_I9  = LCELL( _EQ115);
  _EQ115 = !_LC4_I5 &  _LC4_I9
         #  _LC4_I9 & !_LC5_I10;

-- Node name is '|UP1:14|:1770' 
-- Equation name is '_LC6_I9', type is buried 
_LC6_I9  = LCELL( _EQ116);
  _EQ116 =  _LC5_I5 &  _LC7_I9;

-- Node name is '|UP1:14|~1775~1' 
-- Equation name is '_LC5_I9', type is buried 
-- synthesized logic cell 
_LC5_I9  = LCELL( _EQ117);
  _EQ117 =  _EC7_B &  _LC4_I5 &  _LC5_I10
         # !_LC4_I5 &  _LC5_I10 &  _LC6_I9;

-- Node name is '|UP1:14|:1797' 
-- Equation name is '_LC3_I9', type is buried 
_LC3_I9  = LCELL( _EQ118);
  _EQ118 =  _LC5_I5 &  _LC8_I9;

-- Node name is '|UP1:14|~1802~1' 
-- Equation name is '_LC2_I9', type is buried 
-- synthesized logic cell 
_LC2_I9  = LCELL( _EQ119);
  _EQ119 =  _EC5_B &  _LC4_I5 &  _LC5_I10
         #  _LC3_I9 & !_LC4_I5 &  _LC5_I10;

-- Node name is '|UP1:14|:1824' 
-- Equation name is '_LC2_I5', type is buried 
_LC2_I5  = LCELL( _EQ120);
  _EQ120 =  _LC5_I5 &  _LC6_I12;

-- Node name is '|UP1:14|~1829~1' 
-- Equation name is '_LC7_I12', type is buried 
-- synthesized logic cell 
_LC7_I12 = LCELL( _EQ121);
  _EQ121 =  _EC8_B &  _LC4_I5 &  _LC5_I10
         #  _LC2_I5 & !_LC4_I5 &  _LC5_I10;

-- Node name is '|UP1:14|:1851' 
-- Equation name is '_LC8_I12', type is buried 
_LC8_I12 = LCELL( _EQ122);
  _EQ122 =  _LC2_I12 &  _LC5_I5;

-- Node name is '|UP1:14|~1856~1' 
-- Equation name is '_LC4_I12', type is buried 
-- synthesized logic cell 
_LC4_I12 = LCELL( _EQ123);
  _EQ123 =  _EC4_B &  _LC4_I5 &  _LC5_I10
         # !_LC4_I5 &  _LC5_I10 &  _LC8_I12;

-- Node name is '|UP1:14|:1878' 
-- Equation name is '_LC2_I6', type is buried 
_LC2_I6  = LCELL( _EQ124);
  _EQ124 =  _LC5_I5 &  _LC5_I6;

-- Node name is '|UP1:14|~1883~1' 
-- Equation name is '_LC3_I6', type is buried 
-- synthesized logic cell 
_LC3_I6  = LCELL( _EQ125);
  _EQ125 =  _EC8_I &  _LC4_I5 &  _LC5_I10
         #  _LC2_I6 & !_LC4_I5 &  _LC5_I10;

-- Node name is '|UP1:14|:1905' 
-- Equation name is '_LC3_I12', type is buried 
_LC3_I12 = LCELL( _EQ126);
  _EQ126 =  _LC5_I5 &  _LC5_I12;

-- Node name is '|UP1:14|~1910~1' 
-- Equation name is '_LC1_I12', type is buried 
-- synthesized logic cell 
_LC1_I12 = LCELL( _EQ127);
  _EQ127 =  _EC1_B &  _LC4_I5 &  _LC5_I10
         #  _LC3_I12 & !_LC4_I5 &  _LC5_I10;

-- Node name is '|UP1:14|:1932' 
-- Equation name is '_LC4_I14', type is buried 
_LC4_I14 = LCELL( _EQ128);
  _EQ128 =  _LC3_I21 &  _LC5_I5;

-- Node name is '|UP1:14|~1937~1' 
-- Equation name is '_LC8_I21', type is buried 
-- synthesized logic cell 
_LC8_I21 = LCELL( _EQ129);
  _EQ129 =  _EC3_B &  _LC4_I5 &  _LC5_I10
         # !_LC4_I5 &  _LC4_I14 &  _LC5_I10;

-- Node name is '|UP1:14|:1959' 
-- Equation name is '_LC2_I21', type is buried 
_LC2_I21 = LCELL( _EQ130);
  _EQ130 =  _LC4_I21 &  _LC5_I5;

-- Node name is '|UP1:14|~1964~1' 
-- Equation name is '_LC7_I6', type is buried 
-- synthesized logic cell 
_LC7_I6  = LCELL( _EQ131);
  _EQ131 = !_LC5_I10
         #  _LC8_I6;

-- Node name is '|UP1:14|~1964~2' 
-- Equation name is '_LC7_I21', type is buried 
-- synthesized logic cell 
_LC7_I21 = LCELL( _EQ132);
  _EQ132 =  _EC6_B &  _LC4_I5 &  _LC5_I10
         #  _LC2_I21 & !_LC4_I5 &  _LC5_I10;

-- Node name is '|UP1:14|~1978~1' 
-- Equation name is '_LC1_I11', type is buried 
-- synthesized logic cell 
_LC1_I11 = LCELL( _EQ133);
  _EQ133 =  _LC2_I14 &  _LC3_I18
         # !_LC2_I14 &  _LC7_I9;

-- Node name is '|UP1:14|~1979~1' 
-- Equation name is '_LC3_I11', type is buried 
-- synthesized logic cell 
_LC3_I11 = LCELL( _EQ134);
  _EQ134 =  _LC2_I3 &  _LC3_I18
         #  _LC1_I11 & !_LC2_I3 & !_LC2_I26
         #  _LC2_I26 &  _LC3_I18;

-- Node name is '|UP1:14|~1985~1' 
-- Equation name is '_LC4_I11', type is buried 
-- synthesized logic cell 
_LC4_I11 = LCELL( _EQ135);
  _EQ135 =  _LC3_I11 & !_LC5_I5 & !_LC8_I14
         #  _LC3_I18 &  _LC8_I14
         #  _LC3_I18 &  _LC5_I5;

-- Node name is '|UP1:14|~1988~1' 
-- Equation name is '_LC7_I18', type is buried 
-- synthesized logic cell 
_LC7_I18 = LCELL( _EQ136);
  _EQ136 = !_LC4_I5 &  _LC4_I11
         #  _LC1_I18 &  _LC4_I5;

-- Node name is '|UP1:14|~2005~1' 
-- Equation name is '_LC2_I2', type is buried 
-- synthesized logic cell 
_LC2_I2  = LCELL( _EQ137);
  _EQ137 =  _LC2_I14 &  _LC3_I10
         # !_LC2_I14 &  _LC8_I9;

-- Node name is '|UP1:14|~2006~1' 
-- Equation name is '_LC3_I2', type is buried 
-- synthesized logic cell 
_LC3_I2  = LCELL( _EQ138);
  _EQ138 =  _LC2_I3 &  _LC3_I10
         #  _LC2_I2 & !_LC2_I3 & !_LC2_I26
         #  _LC2_I26 &  _LC3_I10;

-- Node name is '|UP1:14|~2012~1' 
-- Equation name is '_LC5_I2', type is buried 
-- synthesized logic cell 
_LC5_I2  = LCELL( _EQ139);
  _EQ139 =  _LC3_I2 & !_LC5_I5 & !_LC8_I14
         #  _LC3_I10 &  _LC8_I14
         #  _LC3_I10 &  _LC5_I5;

-- Node name is '|UP1:14|~2015~1' 
-- Equation name is '_LC4_I2', type is buried 
-- synthesized logic cell 
_LC4_I2  = LCELL( _EQ140);
  _EQ140 = !_LC4_I5 &  _LC5_I2
         #  _LC3_I10 &  _LC4_I5 & !_LC4_I18
         # !_LC3_I10 &  _LC4_I5 &  _LC4_I18;

-- Node name is '|UP1:14|~2032~1' 
-- Equation name is '_LC3_I7', type is buried 
-- synthesized logic cell 
_LC3_I7  = LCELL( _EQ141);
  _EQ141 =  _LC2_I14 &  _LC6_I10
         # !_LC2_I14 &  _LC6_I12;

-- Node name is '|UP1:14|~2033~1' 
-- Equation name is '_LC4_I7', type is buried 
-- synthesized logic cell 
_LC4_I7  = LCELL( _EQ142);
  _EQ142 =  _LC2_I3 &  _LC6_I10
         # !_LC2_I3 & !_LC2_I26 &  _LC3_I7
         #  _LC2_I26 &  _LC6_I10;

-- Node name is '|UP1:14|~2039~1' 
-- Equation name is '_LC5_I7', type is buried 
-- synthesized logic cell 
_LC5_I7  = LCELL( _EQ143);
  _EQ143 =  _LC4_I7 & !_LC5_I5 & !_LC8_I14
         #  _LC6_I10 &  _LC8_I14
         #  _LC5_I5 &  _LC6_I10;

-- Node name is '|UP1:14|~2042~1' 
-- Equation name is '_LC2_I7', type is buried 
-- synthesized logic cell 
_LC2_I7  = LCELL( _EQ144);
  _EQ144 = !_LC4_I5 &  _LC5_I7
         #  _LC4_I5 & !_LC5_I18 &  _LC6_I10
         #  _LC4_I5 &  _LC5_I18 & !_LC6_I10;

-- Node name is '|UP1:14|:2059' 
-- Equation name is '_LC2_I24', type is buried 
_LC2_I24 = LCELL( _EQ145);
  _EQ145 =  _LC2_I14 & !_LC2_I26 &  _LC5_I24
         #  _LC2_I12 & !_LC2_I14 & !_LC2_I26;

-- Node name is '|UP1:14|~2060~1' 
-- Equation name is '_LC3_I24', type is buried 
-- synthesized logic cell 
_LC3_I24 = LCELL( _EQ146);
  _EQ146 =  _LC2_I3 &  _LC5_I24
         # !_LC2_I3 &  _LC2_I24
         #  _LC2_I26 &  _LC5_I24;

-- Node name is '|UP1:14|~2066~1' 
-- Equation name is '_LC4_I24', type is buried 
-- synthesized logic cell 
_LC4_I24 = LCELL( _EQ147);
  _EQ147 =  _LC3_I24 & !_LC5_I5 & !_LC8_I14
         #  _LC5_I24 &  _LC8_I14
         #  _LC5_I5 &  _LC5_I24;

-- Node name is '|UP1:14|~2069~1' 
-- Equation name is '_LC6_I24', type is buried 
-- synthesized logic cell 
_LC6_I24 = LCELL( _EQ148);
  _EQ148 = !_LC4_I5 &  _LC4_I24
         # !_LC2_I18 &  _LC4_I5 &  _LC5_I24
         #  _LC2_I18 &  _LC4_I5 & !_LC5_I24;

-- Node name is '|UP1:14|:2086' 
-- Equation name is '_LC2_I25', type is buried 
_LC2_I25 = LCELL( _EQ149);
  _EQ149 =  _LC2_I14 & !_LC2_I26 &  _LC7_I25
         # !_LC2_I14 & !_LC2_I26 &  _LC5_I6;

-- Node name is '|UP1:14|~2087~1' 
-- Equation name is '_LC3_I25', type is buried 
-- synthesized logic cell 
_LC3_I25 = LCELL( _EQ150);
  _EQ150 =  _LC2_I3 &  _LC7_I25
         # !_LC2_I3 &  _LC2_I25
         #  _LC2_I26 &  _LC7_I25;

-- Node name is '|UP1:14|~2093~1' 
-- Equation name is '_LC4_I25', type is buried 
-- synthesized logic cell 
_LC4_I25 = LCELL( _EQ151);
  _EQ151 =  _LC3_I25 & !_LC5_I5 & !_LC8_I14
         #  _LC7_I25 &  _LC8_I14
         #  _LC5_I5 &  _LC7_I25;

-- Node name is '|UP1:14|~2096~1' 
-- Equation name is '_LC6_I25', type is buried 
-- synthesized logic cell 
_LC6_I25 = LCELL( _EQ152);
  _EQ152 = !_LC4_I5 &  _LC4_I25
         #  _LC4_I5 & !_LC5_I25 &  _LC7_I25
         #  _LC4_I5 &  _LC5_I25 & !_LC7_I25;

-- Node name is '|UP1:14|:2113' 
-- Equation name is '_LC1_I19', type is buried 
_LC1_I19 = LCELL( _EQ153);
  _EQ153 =  _LC2_I14 & !_LC2_I26 &  _LC3_I19
         # !_LC2_I14 & !_LC2_I26 &  _LC5_I12;

-- Node name is '|UP1:14|~2114~1' 
-- Equation name is '_LC5_I19', type is buried 
-- synthesized logic cell 
_LC5_I19 = LCELL( _EQ154);
  _EQ154 =  _LC2_I3 &  _LC3_I19
         #  _LC1_I19 & !_LC2_I3
         #  _LC2_I26 &  _LC3_I19;

-- Node name is '|UP1:14|~2120~1' 
-- Equation name is '_LC6_I19', type is buried 
-- synthesized logic cell 
_LC6_I19 = LCELL( _EQ155);
  _EQ155 = !_LC5_I5 &  _LC5_I19 & !_LC8_I14
         #  _LC3_I19 &  _LC8_I14
         #  _LC3_I19 &  _LC5_I5;

-- Node name is '|UP1:14|~2123~1' 
-- Equation name is '_LC7_I19', type is buried 
-- synthesized logic cell 
_LC7_I19 = LCELL( _EQ156);
  _EQ156 = !_LC4_I5 &  _LC6_I19
         #  _LC3_I19 &  _LC4_I5 & !_LC6_I18
         # !_LC3_I19 &  _LC4_I5 &  _LC6_I18;

-- Node name is '|UP1:14|:2140' 
-- Equation name is '_LC2_I15', type is buried 
_LC2_I15 = LCELL( _EQ157);
  _EQ157 =  _LC2_I14 & !_LC2_I26 &  _LC8_I18
         # !_LC2_I14 & !_LC2_I26 &  _LC3_I21;

-- Node name is '|UP1:14|~2141~1' 
-- Equation name is '_LC3_I15', type is buried 
-- synthesized logic cell 
_LC3_I15 = LCELL( _EQ158);
  _EQ158 =  _LC2_I3 &  _LC8_I18
         # !_LC2_I3 &  _LC2_I15
         #  _LC2_I26 &  _LC8_I18;

-- Node name is '|UP1:14|~2147~1' 
-- Equation name is '_LC5_I15', type is buried 
-- synthesized logic cell 
_LC5_I15 = LCELL( _EQ159);
  _EQ159 =  _LC3_I15 & !_LC5_I5 & !_LC8_I14
         #  _LC8_I14 &  _LC8_I18
         #  _LC5_I5 &  _LC8_I18;

-- Node name is '|UP1:14|~2150~1' 
-- Equation name is '_LC1_I15', type is buried 
-- synthesized logic cell 
_LC1_I15 = LCELL( _EQ160);
  _EQ160 = !_LC4_I5 &  _LC5_I15
         # !_LC2_I10 &  _LC4_I5 &  _LC8_I18
         #  _LC2_I10 &  _LC4_I5 & !_LC8_I18;

-- Node name is '|UP1:14|~2167~1' 
-- Equation name is '_LC2_I14', type is buried 
-- synthesized logic cell 
!_LC2_I14 = _LC2_I14~NOT;
_LC2_I14~NOT = LCELL( _EQ161);
  _EQ161 = !_LC2_B11 & !_LC6_I14;

-- Node name is '|UP1:14|:2167' 
-- Equation name is '_LC3_I26', type is buried 
_LC3_I26 = LCELL( _EQ162);
  _EQ162 =  _LC2_I10 &  _LC2_I14 & !_LC2_I26
         # !_LC2_I14 & !_LC2_I26 &  _LC4_I21;

-- Node name is '|UP1:14|~2182~1' 
-- Equation name is '_LC4_I26', type is buried 
-- synthesized logic cell 
_LC4_I26 = LCELL( _EQ163);
  _EQ163 = !_LC2_I3 &  _LC3_I26 & !_LC8_I14
         #  _LC2_I10 &  _LC8_I14;

-- Node name is '|UP1:14|~2182~2' 
-- Equation name is '_LC6_I26', type is buried 
-- synthesized logic cell 
_LC6_I26 = LCELL( _EQ164);
  _EQ164 =  _LC2_I3 & !_LC8_I14
         #  _LC2_I26 & !_LC8_I14;

-- Node name is '|UP1:14|~2182~3' 
-- Equation name is '_LC7_I26', type is buried 
-- synthesized logic cell 
_LC7_I26 = LCELL( _EQ165);
  _EQ165 =  _LC4_I26 & !_LC5_I5
         #  _LC2_I10 &  _LC5_I5
         #  _LC2_I10 &  _LC6_I26;

-- Node name is '|UP1:14|~2182~4' 
-- Equation name is '_LC5_I26', type is buried 
-- synthesized logic cell 
_LC5_I26 = LCELL( _EQ166);
  _EQ166 = !_LC4_I5 &  _LC7_I26
         # !_LC2_I10 &  _LC4_I5;

-- Node name is '|UP1:14|~2195~1' 
-- Equation name is '_LC5_I11', type is buried 
-- synthesized logic cell 
_LC5_I11 = LCELL( _EQ167);
  _EQ167 =  _LC2_I11 &  _LC3_I3
         #  _LC1_I11 & !_LC2_I26 & !_LC3_I3
         #  _LC2_I11 &  _LC2_I26;

-- Node name is '|UP1:14|:2203' 
-- Equation name is '_LC6_I11', type is buried 
_LC6_I11 = LCELL( _EQ168);
  _EQ168 = !_LC3_I5 &  _LC3_I18 &  _LC8_I14
         # !_LC3_I5 &  _LC5_I11 & !_LC8_I14;

-- Node name is '|UP1:14|~2204~1' 
-- Equation name is '_LC7_I11', type is buried 
-- synthesized logic cell 
_LC7_I11 = LCELL( _EQ169);
  _EQ169 =  _LC6_I11 & !_LC8_I5
         #  _LC6_I9 & !_LC8_I5
         #  _LC2_I11 &  _LC8_I5;

-- Node name is '|UP1:14|~2222~1' 
-- Equation name is '_LC6_I2', type is buried 
-- synthesized logic cell 
_LC6_I2  = LCELL( _EQ170);
  _EQ170 =  _LC1_I2 &  _LC3_I3
         #  _LC2_I2 & !_LC2_I26 & !_LC3_I3
         #  _LC1_I2 &  _LC2_I26;

-- Node name is '|UP1:14|:2230' 
-- Equation name is '_LC7_I2', type is buried 
_LC7_I2  = LCELL( _EQ171);
  _EQ171 = !_LC3_I5 &  _LC3_I10 &  _LC8_I14
         # !_LC3_I5 &  _LC6_I2 & !_LC8_I14;

-- Node name is '|UP1:14|~2231~1' 
-- Equation name is '_LC8_I2', type is buried 
-- synthesized logic cell 
_LC8_I2  = LCELL( _EQ172);
  _EQ172 =  _LC7_I2 & !_LC8_I5
         #  _LC3_I9 & !_LC8_I5
         #  _LC1_I2 &  _LC8_I5;

-- Node name is '|UP1:14|~2249~1' 
-- Equation name is '_LC6_I7', type is buried 
-- synthesized logic cell 
_LC6_I7  = LCELL( _EQ173);
  _EQ173 =  _LC1_I7 &  _LC3_I3
         # !_LC2_I26 & !_LC3_I3 &  _LC3_I7
         #  _LC1_I7 &  _LC2_I26;

-- Node name is '|UP1:14|:2257' 
-- Equation name is '_LC7_I7', type is buried 
_LC7_I7  = LCELL( _EQ174);
  _EQ174 = !_LC3_I5 &  _LC6_I10 &  _LC8_I14
         # !_LC3_I5 &  _LC6_I7 & !_LC8_I14;

-- Node name is '|UP1:14|~2258~1' 
-- Equation name is '_LC8_I7', type is buried 
-- synthesized logic cell 
_LC8_I7  = LCELL( _EQ175);
  _EQ175 =  _LC7_I7 & !_LC8_I5
         #  _LC2_I5 & !_LC8_I5
         #  _LC1_I7 &  _LC8_I5;

-- Node name is '|UP1:14|~2276~1' 
-- Equation name is '_LC7_I24', type is buried 
-- synthesized logic cell 
_LC7_I24 = LCELL( _EQ176);
  _EQ176 =  _LC2_I1 &  _LC3_I3
         #  _LC2_I1 &  _LC2_I26
         #  _LC2_I24 & !_LC3_I3;

-- Node name is '|UP1:14|:2284' 
-- Equation name is '_LC1_I24', type is buried 
_LC1_I24 = LCELL( _EQ177);
  _EQ177 = !_LC3_I5 &  _LC5_I24 &  _LC8_I14
         # !_LC3_I5 &  _LC7_I24 & !_LC8_I14;

-- Node name is '|UP1:14|~2285~1' 
-- Equation name is '_LC1_I1', type is buried 
-- synthesized logic cell 
_LC1_I1  = LCELL( _EQ178);
  _EQ178 =  _LC1_I24 & !_LC8_I5
         # !_LC8_I5 &  _LC8_I12
         #  _LC2_I1 &  _LC8_I5;

-- Node name is '|UP1:14|~2303~1' 
-- Equation name is '_LC8_I25', type is buried 
-- synthesized logic cell 
_LC8_I25 = LCELL( _EQ179);
  _EQ179 =  _LC1_I6 &  _LC3_I3
         #  _LC1_I6 &  _LC2_I26
         #  _LC2_I25 & !_LC3_I3;

-- Node name is '|UP1:14|:2311' 
-- Equation name is '_LC1_I25', type is buried 
_LC1_I25 = LCELL( _EQ180);
  _EQ180 = !_LC3_I5 &  _LC7_I25 &  _LC8_I14
         # !_LC3_I5 & !_LC8_I14 &  _LC8_I25;

-- Node name is '|UP1:14|~2312~1' 
-- Equation name is '_LC6_I6', type is buried 
-- synthesized logic cell 
_LC6_I6  = LCELL( _EQ181);
  _EQ181 =  _LC1_I25 & !_LC8_I5
         #  _LC2_I6 & !_LC8_I5
         #  _LC1_I6 &  _LC8_I5;

-- Node name is '|UP1:14|~2330~1' 
-- Equation name is '_LC8_I19', type is buried 
-- synthesized logic cell 
_LC8_I19 = LCELL( _EQ182);
  _EQ182 =  _LC1_I10 &  _LC3_I3
         #  _LC1_I10 &  _LC2_I26
         #  _LC1_I19 & !_LC3_I3;

-- Node name is '|UP1:14|:2338' 
-- Equation name is '_LC2_I19', type is buried 
_LC2_I19 = LCELL( _EQ183);
  _EQ183 = !_LC3_I5 &  _LC3_I19 &  _LC8_I14
         # !_LC3_I5 & !_LC8_I14 &  _LC8_I19;

-- Node name is '|UP1:14|~2339~1' 
-- Equation name is '_LC8_I10', type is buried 
-- synthesized logic cell 
_LC8_I10 = LCELL( _EQ184);
  _EQ184 =  _LC2_I19 & !_LC8_I5
         #  _LC3_I12 & !_LC8_I5
         #  _LC1_I10 &  _LC8_I5;

-- Node name is '|UP1:14|~2357~1' 
-- Equation name is '_LC6_I15', type is buried 
-- synthesized logic cell 
_LC6_I15 = LCELL( _EQ185);
  _EQ185 =  _LC3_I3 &  _LC4_I15
         #  _LC2_I26 &  _LC4_I15
         #  _LC2_I15 & !_LC3_I3;

-- Node name is '|UP1:14|:2365' 
-- Equation name is '_LC7_I15', type is buried 
_LC7_I15 = LCELL( _EQ186);
  _EQ186 = !_LC3_I5 &  _LC8_I14 &  _LC8_I18
         # !_LC3_I5 &  _LC6_I15 & !_LC8_I14;

-- Node name is '|UP1:14|~2366~1' 
-- Equation name is '_LC8_I15', type is buried 
-- synthesized logic cell 
_LC8_I15 = LCELL( _EQ187);
  _EQ187 =  _LC7_I15 & !_LC8_I5
         #  _LC4_I14 & !_LC8_I5
         #  _LC4_I15 &  _LC8_I5;

-- Node name is '|UP1:14|~2384~1' 
-- Equation name is '_LC8_I26', type is buried 
-- synthesized logic cell 
_LC8_I26 = LCELL( _EQ188);
  _EQ188 =  _LC3_I3 &  _LC4_I3
         #  _LC2_I26 &  _LC4_I3
         # !_LC3_I3 &  _LC3_I26;

-- Node name is '|UP1:14|:2392' 
-- Equation name is '_LC1_I26', type is buried 
_LC1_I26 = LCELL( _EQ189);
  _EQ189 =  _LC2_I10 & !_LC3_I5 &  _LC8_I14
         # !_LC3_I5 & !_LC8_I14 &  _LC8_I26;

-- Node name is '|UP1:14|~2393~1' 
-- Equation name is '_LC7_I3', type is buried 
-- synthesized logic cell 
_LC7_I3  = LCELL( _EQ190);
  _EQ190 =  _LC1_I26 & !_LC8_I5
         #  _LC2_I21 & !_LC8_I5
         #  _LC4_I3 &  _LC8_I5;

-- Node name is '|UP1:14|~2405~1' 
-- Equation name is '_LC3_I13', type is buried 
-- synthesized logic cell 
_LC3_I13 = LCELL( _EQ191);
  _EQ191 =  _EC1_I & !_LC2_B11 &  _LC6_I14
         # !_LC6_I14 &  _LC7_I13
         #  _LC2_B11 &  _LC7_I13;

-- Node name is '|UP1:14|~2411~1' 
-- Equation name is '_LC4_I13', type is buried 
-- synthesized logic cell 
_LC4_I13 = LCELL( _EQ192);
  _EQ192 =  _LC3_I3 &  _LC7_I13
         # !_LC2_I26 & !_LC3_I3 &  _LC3_I13
         #  _LC2_I26 &  _LC7_I13;

-- Node name is '|UP1:14|~2414~1' 
-- Equation name is '_LC5_I13', type is buried 
-- synthesized logic cell 
_LC5_I13 = LCELL( _EQ193);
  _EQ193 =  _LC2_I13 &  _LC8_I14
         #  _LC4_I13 & !_LC8_I14;

-- Node name is '|UP1:14|~2420~1' 
-- Equation name is '_LC6_I13', type is buried 
-- synthesized logic cell 
_LC6_I13 = LCELL( _EQ194);
  _EQ194 = !_LC3_I5 &  _LC5_I13 & !_LC8_I5
         #  _LC3_I5 &  _LC7_I13
         #  _LC7_I13 &  _LC8_I5;

-- Node name is '|UP1:14|~2432~1' 
-- Equation name is '_LC4_B17', type is buried 
-- synthesized logic cell 
_LC4_B17 = LCELL( _EQ195);
  _EQ195 =  _EC7_I & !_LC2_B11 &  _LC6_I14
         # !_LC6_I14 &  _LC8_B17
         #  _LC2_B11 &  _LC8_B17;

-- Node name is '|UP1:14|~2438~1' 
-- Equation name is '_LC5_B17', type is buried 
-- synthesized logic cell 
_LC5_B17 = LCELL( _EQ196);
  _EQ196 = !_LC2_I26 & !_LC3_I3 &  _LC4_B17
         #  _LC2_I26 &  _LC8_B17
         #  _LC3_I3 &  _LC8_B17;

-- Node name is '|UP1:14|~2441~1' 
-- Equation name is '_LC6_B17', type is buried 
-- synthesized logic cell 
_LC6_B17 = LCELL( _EQ197);
  _EQ197 =  _LC3_B17 &  _LC8_I14
         #  _LC5_B17 & !_LC8_I14;

-- Node name is '|UP1:14|~2447~1' 
-- Equation name is '_LC7_B17', type is buried 
-- synthesized logic cell 
_LC7_B17 = LCELL( _EQ198);
  _EQ198 = !_LC3_I5 &  _LC6_B17 & !_LC8_I5
         #  _LC3_I5 &  _LC8_B17
         #  _LC8_B17 &  _LC8_I5;

-- Node name is '|UP1:14|~2459~1' 
-- Equation name is '_LC3_B4', type is buried 
-- synthesized logic cell 
_LC3_B4  = LCELL( _EQ199);
  _EQ199 =  _EC3_I & !_LC2_B11 &  _LC6_I14
         #  _LC4_B4 & !_LC6_I14
         #  _LC2_B11 &  _LC4_B4;

-- Node name is '|UP1:14|~2465~1' 
-- Equation name is '_LC5_B4', type is buried 
-- synthesized logic cell 
_LC5_B4  = LCELL( _EQ200);
  _EQ200 = !_LC2_I3 & !_LC2_I26 &  _LC3_B4
         #  _LC2_I26 &  _LC4_B4
         #  _LC2_I3 &  _LC4_B4;

-- Node name is '|UP1:14|~2468~1' 
-- Equation name is '_LC6_B4', type is buried 
-- synthesized logic cell 
_LC6_B4  = LCELL( _EQ201);
  _EQ201 =  _LC2_B4 &  _LC8_I14
         #  _LC5_B4 & !_LC8_I14;

-- Node name is '|UP1:14|~2474~1' 
-- Equation name is '_LC7_B4', type is buried 
-- synthesized logic cell 
_LC7_B4  = LCELL( _EQ202);
  _EQ202 = !_LC3_I5 &  _LC6_B4 & !_LC8_I5
         #  _LC3_I5 &  _LC4_B4
         #  _LC4_B4 &  _LC8_I5;

-- Node name is '|UP1:14|~2486~1' 
-- Equation name is '_LC5_B5', type is buried 
-- synthesized logic cell 
_LC5_B5  = LCELL( _EQ203);
  _EQ203 =  _EC5_I & !_LC2_B11 &  _LC6_I14
         #  _LC3_B5 & !_LC6_I14
         #  _LC2_B11 &  _LC3_B5;

-- Node name is '|UP1:14|~2492~1' 
-- Equation name is '_LC6_B5', type is buried 
-- synthesized logic cell 
_LC6_B5  = LCELL( _EQ204);
  _EQ204 = !_LC2_I3 & !_LC2_I26 &  _LC5_B5
         #  _LC2_I26 &  _LC3_B5
         #  _LC2_I3 &  _LC3_B5;

-- Node name is '|UP1:14|~2495~1' 
-- Equation name is '_LC7_B5', type is buried 
-- synthesized logic cell 
_LC7_B5  = LCELL( _EQ205);
  _EQ205 =  _LC2_B5 &  _LC8_I14
         #  _LC6_B5 & !_LC8_I14;

-- Node name is '|UP1:14|~2501~1' 
-- Equation name is '_LC8_B5', type is buried 
-- synthesized logic cell 
_LC8_B5  = LCELL( _EQ206);
  _EQ206 = !_LC3_I5 &  _LC7_B5 & !_LC8_I5
         #  _LC3_B5 &  _LC3_I5
         #  _LC3_B5 &  _LC8_I5;

-- Node name is '|UP1:14|~2513~1' 
-- Equation name is '_LC3_B15', type is buried 
-- synthesized logic cell 
_LC3_B15 = LCELL( _EQ207);
  _EQ207 =  _EC2_I & !_LC2_B11 &  _LC6_I14
         #  _LC1_B15 & !_LC6_I14
         #  _LC1_B15 &  _LC2_B11;

-- Node name is '|UP1:14|~2519~1' 
-- Equation name is '_LC4_B15', type is buried 
-- synthesized logic cell 
_LC4_B15 = LCELL( _EQ208);
  _EQ208 = !_LC2_I3 & !_LC2_I26 &  _LC3_B15
         #  _LC1_B15 &  _LC2_I26
         #  _LC1_B15 &  _LC2_I3;

-- Node name is '|UP1:14|~2522~1' 
-- Equation name is '_LC5_B15', type is buried 
-- synthesized logic cell 
_LC5_B15 = LCELL( _EQ209);
  _EQ209 =  _LC2_B15 &  _LC8_I14
         #  _LC4_B15 & !_LC8_I14;

-- Node name is '|UP1:14|~2528~1' 
-- Equation name is '_LC6_B15', type is buried 
-- synthesized logic cell 
_LC6_B15 = LCELL( _EQ210);
  _EQ210 = !_LC3_I5 &  _LC5_B15 & !_LC8_I5
         #  _LC1_B15 &  _LC3_I5
         #  _LC1_B15 &  _LC8_I5;

-- Node name is '|UP1:14|~2540~1' 
-- Equation name is '_LC4_B2', type is buried 
-- synthesized logic cell 
_LC4_B2  = LCELL( _EQ211);
  _EQ211 =  _EC4_I & !_LC2_B11 &  _LC6_I14
         #  _LC3_B2 & !_LC6_I14
         #  _LC2_B11 &  _LC3_B2;

-- Node name is '|UP1:14|~2546~1' 
-- Equation name is '_LC5_B2', type is buried 
-- synthesized logic cell 
_LC5_B2  = LCELL( _EQ212);
  _EQ212 = !_LC2_I3 & !_LC2_I26 &  _LC4_B2
         #  _LC2_I26 &  _LC3_B2
         #  _LC2_I3 &  _LC3_B2;

-- Node name is '|UP1:14|~2549~1' 
-- Equation name is '_LC6_B2', type is buried 
-- synthesized logic cell 
_LC6_B2  = LCELL( _EQ213);
  _EQ213 =  _LC2_B2 &  _LC8_I14
         #  _LC5_B2 & !_LC8_I14;

-- Node name is '|UP1:14|~2555~1' 
-- Equation name is '_LC8_B2', type is buried 
-- synthesized logic cell 
_LC8_B2  = LCELL( _EQ214);
  _EQ214 = !_LC3_I5 &  _LC6_B2 & !_LC8_I5
         #  _LC3_B2 &  _LC3_I5
         #  _LC3_B2 &  _LC8_I5;

-- Node name is '|UP1:14|~2567~1' 
-- Equation name is '_LC4_B21', type is buried 
-- synthesized logic cell 
_LC4_B21 = LCELL( _EQ215);
  _EQ215 =  _EC6_I & !_LC2_B11 &  _LC6_I14
         #  _LC2_B21 & !_LC6_I14
         #  _LC2_B11 &  _LC2_B21;

-- Node name is '|UP1:14|~2573~1' 
-- Equation name is '_LC5_B21', type is buried 
-- synthesized logic cell 
_LC5_B21 = LCELL( _EQ216);
  _EQ216 = !_LC2_I3 & !_LC2_I26 &  _LC4_B21
         #  _LC2_B21 &  _LC2_I26
         #  _LC2_B21 &  _LC2_I3;

-- Node name is '|UP1:14|~2576~1' 
-- Equation name is '_LC6_B21', type is buried 
-- synthesized logic cell 
_LC6_B21 = LCELL( _EQ217);
  _EQ217 =  _LC3_B21 &  _LC8_I14
         #  _LC5_B21 & !_LC8_I14;

-- Node name is '|UP1:14|~2582~1' 
-- Equation name is '_LC7_B21', type is buried 
-- synthesized logic cell 
_LC7_B21 = LCELL( _EQ218);
  _EQ218 = !_LC3_I5 &  _LC6_B21 & !_LC8_I5
         #  _LC2_B21 &  _LC3_I5
         #  _LC2_B21 &  _LC8_I5;

-- Node name is '|UP1:14|~2594~1' 
-- Equation name is '_LC5_B26', type is buried 
-- synthesized logic cell 
_LC5_B26 = LCELL( _EQ219);
  _EQ219 =  _EC2_B & !_LC2_B11 &  _LC6_I14
         #  _LC4_B26 & !_LC6_I14
         #  _LC2_B11 &  _LC4_B26;

-- Node name is '|UP1:14|~2600~1' 
-- Equation name is '_LC6_B26', type is buried 
-- synthesized logic cell 
_LC6_B26 = LCELL( _EQ220);
  _EQ220 = !_LC2_I3 & !_LC2_I26 &  _LC5_B26
         #  _LC2_I26 &  _LC4_B26
         #  _LC2_I3 &  _LC4_B26;

-- Node name is '|UP1:14|~2603~1' 
-- Equation name is '_LC7_B26', type is buried 
-- synthesized logic cell 
_LC7_B26 = LCELL( _EQ221);
  _EQ221 =  _LC3_B26 &  _LC8_I14
         #  _LC6_B26 & !_LC8_I14;

-- Node name is '|UP1:14|~2609~1' 
-- Equation name is '_LC8_B26', type is buried 
-- synthesized logic cell 
_LC8_B26 = LCELL( _EQ222);
  _EQ222 = !_LC3_I5 &  _LC7_B26 & !_LC8_I5
         #  _LC3_I5 &  _LC4_B26
         #  _LC4_B26 &  _LC8_I5;

-- Node name is '|UP1:14|~2621~1' 
-- Equation name is '_LC3_B18', type is buried 
-- synthesized logic cell 
_LC3_B18 = LCELL( _EQ223);
  _EQ223 =  _EC7_B & !_LC2_B11 &  _LC6_I14
         #  _LC2_B18 & !_LC6_I14
         #  _LC2_B11 &  _LC2_B18;

-- Node name is '|UP1:14|~2627~1' 
-- Equation name is '_LC5_B18', type is buried 
-- synthesized logic cell 
_LC5_B18 = LCELL( _EQ224);
  _EQ224 = !_LC2_I3 & !_LC2_I26 &  _LC3_B18
         #  _LC2_B18 &  _LC2_I26
         #  _LC2_B18 &  _LC2_I3;

-- Node name is '|UP1:14|~2630~1' 
-- Equation name is '_LC6_B18', type is buried 
-- synthesized logic cell 
_LC6_B18 = LCELL( _EQ225);
  _EQ225 =  _LC1_B18 &  _LC8_I14
         #  _LC5_B18 & !_LC8_I14;

-- Node name is '|UP1:14|~2636~1' 
-- Equation name is '_LC7_B18', type is buried 
-- synthesized logic cell 
_LC7_B18 = LCELL( _EQ226);
  _EQ226 = !_LC3_I5 &  _LC6_B18 & !_LC8_I5
         #  _LC2_B18 &  _LC3_I5
         #  _LC2_B18 &  _LC8_I5;

-- Node name is '|UP1:14|~2648~1' 
-- Equation name is '_LC4_B22', type is buried 
-- synthesized logic cell 
_LC4_B22 = LCELL( _EQ227);
  _EQ227 =  _EC5_B & !_LC2_B11 &  _LC6_I14
         #  _LC2_B22 & !_LC6_I14
         #  _LC2_B11 &  _LC2_B22;

-- Node name is '|UP1:14|~2654~1' 
-- Equation name is '_LC6_B22', type is buried 
-- synthesized logic cell 
_LC6_B22 = LCELL( _EQ228);
  _EQ228 = !_LC2_I3 & !_LC2_I26 &  _LC4_B22
         #  _LC2_B22 &  _LC2_I26
         #  _LC2_B22 &  _LC2_I3;

-- Node name is '|UP1:14|~2657~1' 
-- Equation name is '_LC7_B22', type is buried 
-- synthesized logic cell 
_LC7_B22 = LCELL( _EQ229);
  _EQ229 =  _LC3_B22 &  _LC8_I14
         #  _LC6_B22 & !_LC8_I14;

-- Node name is '|UP1:14|~2663~1' 
-- Equation name is '_LC8_B22', type is buried 
-- synthesized logic cell 
_LC8_B22 = LCELL( _EQ230);
  _EQ230 = !_LC3_I5 &  _LC7_B22 & !_LC8_I5
         #  _LC2_B22 &  _LC3_I5
         #  _LC2_B22 &  _LC8_I5;

-- Node name is '|UP1:14|~2675~1' 
-- Equation name is '_LC3_B10', type is buried 
-- synthesized logic cell 
_LC3_B10 = LCELL( _EQ231);
  _EQ231 =  _EC8_B & !_LC2_B11 &  _LC6_I14
         #  _LC1_B10 & !_LC6_I14
         #  _LC1_B10 &  _LC2_B11;

-- Node name is '|UP1:14|~2681~1' 
-- Equation name is '_LC4_B10', type is buried 
-- synthesized logic cell 
_LC4_B10 = LCELL( _EQ232);
  _EQ232 = !_LC2_I3 & !_LC2_I26 &  _LC3_B10
         #  _LC1_B10 &  _LC2_I26
         #  _LC1_B10 &  _LC2_I3;

-- Node name is '|UP1:14|~2684~1' 
-- Equation name is '_LC5_B10', type is buried 
-- synthesized logic cell 
_LC5_B10 = LCELL( _EQ233);
  _EQ233 =  _LC2_B10 &  _LC8_I14
         #  _LC4_B10 & !_LC8_I14;

-- Node name is '|UP1:14|~2690~1' 
-- Equation name is '_LC7_B10', type is buried 
-- synthesized logic cell 
_LC7_B10 = LCELL( _EQ234);
  _EQ234 = !_LC3_I5 &  _LC5_B10 & !_LC8_I5
         #  _LC1_B10 &  _LC3_I5
         #  _LC1_B10 &  _LC8_I5;

-- Node name is '|UP1:14|~2702~1' 
-- Equation name is '_LC4_B8', type is buried 
-- synthesized logic cell 
_LC4_B8  = LCELL( _EQ235);
  _EQ235 =  _EC4_B & !_LC2_B11 &  _LC6_I14
         # !_LC6_I14 &  _LC8_B8
         #  _LC2_B11 &  _LC8_B8;

-- Node name is '|UP1:14|~2708~1' 
-- Equation name is '_LC5_B8', type is buried 
-- synthesized logic cell 
_LC5_B8  = LCELL( _EQ236);
  _EQ236 = !_LC2_I3 & !_LC2_I26 &  _LC4_B8
         #  _LC2_I26 &  _LC8_B8
         #  _LC2_I3 &  _LC8_B8;

-- Node name is '|UP1:14|~2711~1' 
-- Equation name is '_LC6_B8', type is buried 
-- synthesized logic cell 
_LC6_B8  = LCELL( _EQ237);
  _EQ237 =  _LC3_B8 &  _LC8_I14
         #  _LC5_B8 & !_LC8_I14;

-- Node name is '|UP1:14|~2717~1' 
-- Equation name is '_LC7_B8', type is buried 
-- synthesized logic cell 
_LC7_B8  = LCELL( _EQ238);
  _EQ238 = !_LC3_I5 &  _LC6_B8 & !_LC8_I5
         #  _LC3_I5 &  _LC8_B8
         #  _LC8_B8 &  _LC8_I5;

-- Node name is '|UP1:14|~2729~1' 
-- Equation name is '_LC3_B16', type is buried 
-- synthesized logic cell 
_LC3_B16 = LCELL( _EQ239);
  _EQ239 =  _EC8_I & !_LC2_B11 &  _LC6_I14
         #  _LC1_B16 & !_LC6_I14
         #  _LC1_B16 &  _LC2_B11;

-- Node name is '|UP1:14|~2735~1' 
-- Equation name is '_LC4_B16', type is buried 
-- synthesized logic cell 
_LC4_B16 = LCELL( _EQ240);
  _EQ240 = !_LC2_I3 & !_LC2_I26 &  _LC3_B16
         #  _LC1_B16 &  _LC2_I26
         #  _LC1_B16 &  _LC2_I3;

-- Node name is '|UP1:14|~2738~1' 
-- Equation name is '_LC6_B16', type is buried 
-- synthesized logic cell 
_LC6_B16 = LCELL( _EQ241);
  _EQ241 =  _LC2_B16 &  _LC8_I14
         #  _LC4_B16 & !_LC8_I14;

-- Node name is '|UP1:14|~2744~1' 
-- Equation name is '_LC7_B16', type is buried 
-- synthesized logic cell 
_LC7_B16 = LCELL( _EQ242);
  _EQ242 = !_LC3_I5 &  _LC6_B16 & !_LC8_I5
         #  _LC1_B16 &  _LC3_I5
         #  _LC1_B16 &  _LC8_I5;

-- Node name is '|UP1:14|~2756~1' 
-- Equation name is '_LC5_B14', type is buried 
-- synthesized logic cell 
_LC5_B14 = LCELL( _EQ243);
  _EQ243 =  _EC1_B & !_LC2_B11 &  _LC6_I14
         #  _LC2_B14 & !_LC6_I14
         #  _LC2_B11 &  _LC2_B14;

-- Node name is '|UP1:14|~2762~1' 
-- Equation name is '_LC6_B14', type is buried 
-- synthesized logic cell 
_LC6_B14 = LCELL( _EQ244);
  _EQ244 = !_LC2_I3 & !_LC2_I26 &  _LC5_B14
         #  _LC2_B14 &  _LC2_I26
         #  _LC2_B14 &  _LC2_I3;

-- Node name is '|UP1:14|~2765~1' 
-- Equation name is '_LC7_B14', type is buried 
-- synthesized logic cell 
_LC7_B14 = LCELL( _EQ245);
  _EQ245 =  _LC4_B14 &  _LC8_I14
         #  _LC6_B14 & !_LC8_I14;

-- Node name is '|UP1:14|~2771~1' 
-- Equation name is '_LC8_B14', type is buried 
-- synthesized logic cell 
_LC8_B14 = LCELL( _EQ246);
  _EQ246 = !_LC3_I5 &  _LC7_B14 & !_LC8_I5
         #  _LC2_B14 &  _LC3_I5
         #  _LC2_B14 &  _LC8_I5;

-- Node name is '|UP1:14|~2783~1' 
-- Equation name is '_LC2_B12', type is buried 
-- synthesized logic cell 
_LC2_B12 = LCELL( _EQ247);
  _EQ247 =  _EC3_B & !_LC2_B11 &  _LC6_I14
         #  _LC1_B12 & !_LC6_I14
         #  _LC1_B12 &  _LC2_B11;

-- Node name is '|UP1:14|~2789~1' 
-- Equation name is '_LC3_B12', type is buried 
-- synthesized logic cell 
_LC3_B12 = LCELL( _EQ248);
  _EQ248 =  _LC2_B12 & !_LC2_I3 & !_LC2_I26
         #  _LC1_B12 &  _LC2_I26
         #  _LC1_B12 &  _LC2_I3;

-- Node name is '|UP1:14|~2792~1' 
-- Equation name is '_LC5_B12', type is buried 
-- synthesized logic cell 
_LC5_B12 = LCELL( _EQ249);
  _EQ249 =  _LC3_B12 & !_LC8_I14
         #  _EC3_B & !_LC4_B12 &  _LC8_I14
         # !_EC3_B &  _LC4_B12 &  _LC8_I14;

-- Node name is '|UP1:14|~2798~1' 
-- Equation name is '_LC6_B12', type is buried 
-- synthesized logic cell 
_LC6_B12 = LCELL( _EQ250);
  _EQ250 = !_LC4_I5 &  _LC5_B12 & !_LC5_I5
         #  _LC1_B12 &  _LC5_I5
         #  _LC1_B12 &  _LC4_I5;

-- Node name is '|UP1:14|:2817' 
-- Equation name is '_LC6_B19', type is buried 
_LC6_B19 = LCELL( _EQ251);
  _EQ251 =  _LC1_B19 &  _LC2_I3;

-- Node name is '|UP1:14|~2830~1' 
-- Equation name is '_LC3_B19', type is buried 
-- synthesized logic cell 
!_LC3_B19 = _LC3_B19~NOT;
_LC3_B19~NOT = LCELL( _EQ252);
  _EQ252 = !_LC2_B11 & !_LC2_I26 &  _LC6_I14;

-- Node name is '|UP1:14|~2830~2' 
-- Equation name is '_LC4_B19', type is buried 
-- synthesized logic cell 
_LC4_B19 = LCELL( _EQ253);
  _EQ253 = !_LC2_I3 &  _LC3_B19 & !_LC8_I14
         # !_EC6_B &  _LC8_I14;

-- Node name is '|UP1:14|~2830~3' 
-- Equation name is '_LC5_B19', type is buried 
-- synthesized logic cell 
_LC5_B19 = LCELL( _EQ254);
  _EQ254 = !_LC2_I3 & !_LC3_B19 & !_LC8_I14
         # !_LC1_B19 &  _LC8_I14;

-- Node name is '|UP1:14|~2830~4' 
-- Equation name is '_LC7_B19', type is buried 
-- synthesized logic cell 
_LC7_B19 = LCELL( _EQ255);
  _EQ255 =  _EC6_B &  _LC5_B19
         #  _LC6_B19 & !_LC8_I14;

-- Node name is '|UP1:14|~2830~5' 
-- Equation name is '_LC8_B19', type is buried 
-- synthesized logic cell 
_LC8_B19 = LCELL( _EQ256);
  _EQ256 =  _LC1_B19 &  _LC4_B19
         #  _LC1_B19 & !_LC8_I6
         #  _LC7_B19 &  _LC8_I6;

-- Node name is '|UP1:14|~2857~1' 
-- Equation name is '_LC6_I3', type is buried 
-- synthesized logic cell 
_LC6_I3  = LCELL( _EQ257);
  _EQ257 =  _LC1_I3 &  _LC8_I14
         #  _LC1_I3 & !_LC8_I6
         #  _LC1_I3 & !_LC2_I26;

-- Node name is '|UP1:14|~2875~1' 
-- Equation name is '_LC7_I14', type is buried 
-- synthesized logic cell 
_LC7_I14 = LCELL( _EQ258);
  _EQ258 = !_LC5_I10
         #  _LC5_I14
         #  _LC8_I14;

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_0' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_B', type is memory 
_EC6_B   = MEMORY_SEGMENT( _LC8_B1, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_1' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_B', type is memory 
_EC3_B   = MEMORY_SEGMENT( _LC8_B12, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_2' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_B', type is memory 
_EC1_B   = MEMORY_SEGMENT( _LC1_B6, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_3' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_I', type is memory 
_EC8_I   = MEMORY_SEGMENT( _LC5_B16, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_4' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_B', type is memory 
_EC4_B   = MEMORY_SEGMENT( _LC8_B6, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_5' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_B', type is memory 
_EC8_B   = MEMORY_SEGMENT( _LC6_B10, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_6' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_B', type is memory 
_EC5_B   = MEMORY_SEGMENT( _LC5_B6, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_7' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_B', type is memory 
_EC7_B   = MEMORY_SEGMENT( _LC4_B18, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_8' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_B', type is memory 
_EC2_B   = MEMORY_SEGMENT( _LC6_B6, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_9' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_I', type is memory 
_EC6_I   = MEMORY_SEGMENT( _LC1_B21, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_10' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_I', type is memory 
_EC4_I   = MEMORY_SEGMENT( _LC6_B1, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_11' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_I', type is memory 
_EC2_I   = MEMORY_SEGMENT( _LC8_B15, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_12' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_I', type is memory 
_EC5_I   = MEMORY_SEGMENT( _LC2_B1, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_13' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_I', type is memory 
_EC3_I   = MEMORY_SEGMENT( _LC1_B4, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_14' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_I', type is memory 
_EC7_I   = MEMORY_SEGMENT( _LC3_B1, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_15' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_I', type is memory 
_EC1_I   = MEMORY_SEGMENT( _LC1_I13, GLOBAL( clk), VCC, _LC1_I3, VCC, _LC4_I3, _LC4_I15, _LC1_I10, _LC1_I6, _LC2_I1, _LC1_I7, _LC1_I2, _LC2_I11, VCC, VCC, VCC,);



Project Information                    e:\vhdldesigns\ee231\11up1\system01.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:03
   Partitioner                            00:00:00
   Fitter                                 00:00:20
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:28


Memory Allocated
-----------------

Peak memory allocated during compilation  = 49,620K
