<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('cells_bin_V_load_2', hog_svm_fpga/xillybus_wrapper.cpp:185) on array 'cells_bin_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'cells_bin_V'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:31:10.568+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (hog_svm_fpga/xillybus_wrapper.cpp:90) of variable 'p_Val2_s', hog_svm_fpga/xillybus_wrapper.cpp:90 on array 'bin_vote.V', hog_svm_fpga/xillybus_wrapper.cpp:72 and 'load' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:90) on array 'bin_vote.V', hog_svm_fpga/xillybus_wrapper.cpp:72." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:31:09.607+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_V_load', hog_svm_fpga/xillybus_wrapper.cpp:39) on array 'image_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_V'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:31:09.016+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'xillybus_wrapper/out' to 'xillybus_wrapper/out_r' to avoid the conflict with HDL keywords or other object names." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:31:08.476+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'xillybus_wrapper/in' to 'xillybus_wrapper/in_r' to avoid the conflict with HDL keywords or other object names." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:31:08.468+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (hog_svm_fpga/xillybus_wrapper.cpp:165:16) in function 'compute_blocks' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:31:07.253+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (hog_svm_fpga/xillybus_wrapper.cpp:70:18) in function 'compute_cells' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:31:07.230+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'cells.mag_sq.V' should be updated in process function 'compute_cells', otherwise it may not be synthesized correctly." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:31:05.019+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'cells.bin.V' should be updated in process function 'compute_cells', otherwise it may not be synthesized correctly." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:31:04.982+0800" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] hog_svm_fpga/hardware_approximation.cpp:109: variable-indexed range selection may cause suboptimal QoR." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:31:03.155+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.821+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.813+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.805+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.797+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.789+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.782+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.773+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.765+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.757+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.750+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.742+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.735+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.728+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.721+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.715+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.708+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.701+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.695+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.688+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.681+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.674+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.667+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.660+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.653+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.646+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:30:53.639+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:34:35.454+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[1]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.705+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.688+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.667+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.647+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.629+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.613+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.595+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.577+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.561+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.542+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.524+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.506+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.483+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.463+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.447+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.429+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.412+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.393+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.370+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.352+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.336+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.322+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.305+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.288+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.270+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.254+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.236+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.219+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.206+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.192+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.178+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module xillybus_wrapper_cud." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.160+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[17]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.147+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[18]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.131+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[19]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.117+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[20]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.104+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[21]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.088+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[22]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.073+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[23]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.058+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[24]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.044+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[25]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.025+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[26]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:13.010+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[27]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.996+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[28]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.983+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[29]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.969+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[30]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.954+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[31]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.938+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[32]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.925+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[33]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.912+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[34]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.897+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[35]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.882+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[36]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.866+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[37]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.851+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[38]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.835+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[39]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.822+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[40]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.809+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[41]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.793+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[42]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.781+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[43]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.768+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[44]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.755+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[45]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.743+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[46]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.731+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[47]__0) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.716+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[17]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.703+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[18]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.687+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[19]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.674+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[20]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.654+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[21]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.637+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[22]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.623+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[23]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.609+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[24]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.593+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[25]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.577+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[26]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.565+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[27]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.550+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[28]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.537+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[29]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.525+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[30]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.509+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[31]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.495+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[32]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.478+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[33]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.463+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[34]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.447+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[35]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.431+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[36]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.415+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[37]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.401+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[38]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.388+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[39]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.375+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[40]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.361+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[41]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.348+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[42]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.336+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[43]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.324+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[44]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.309+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[45]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.296+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[46]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.280+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[47]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.267+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bin_vote_V_U/compute_cells_binbkb_ram_U/q1_reg[0]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.254+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_mid2_v_v_v_reg_603_reg[6]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.241+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_op_assign_1_reg_178_reg[6]) is unused and will be removed from module compute_cells." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.228+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_129_cast_reg_298_reg[12]) is unused and will be removed from module Loop_1_proc." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.214+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_129_cast_reg_298_reg[5]) is unused and will be removed from module Loop_1_proc." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.202+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_129_cast_reg_298_reg[13]) is unused and will be removed from module Loop_1_proc." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:12.189+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grad_vote_bin_V_U/xillybus_wrapper_lbW_memcore_U/xillybus_wrapper_lbW_memcore_ram_U/ram_reg was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:07.166+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grad_vote_bin_V_U/xillybus_wrapper_lbW_memcore_U/xillybus_wrapper_lbW_memcore_ram_U/q0_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW_memcore.v:39]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:07.154+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grad_vote_magnitude_s_U/xillybus_wrapper_kbM_memcore_U/xillybus_wrapper_kbM_memcore_ram_U/ram_reg was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:07.141+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grad_vote_magnitude_s_U/xillybus_wrapper_kbM_memcore_U/xillybus_wrapper_kbM_memcore_ram_U/q0_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM_memcore.v:39]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:07.128+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:07.113+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element B was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.590+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element B was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.576+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element B was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.561+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.548+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.536+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.522+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.504+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.490+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.469+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.449+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.435+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element B was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.420+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element B was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.407+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.389+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.372+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.359+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.343+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.326+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.313+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.298+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element B was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.283+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element B was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.267+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element B was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.253+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.239+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:483]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.225+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:861]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.208+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:861]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.194+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.178+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.164+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.150+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:861]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.137+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element addconv_reg_704_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:411]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.120+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element p_Val2_4_reg_709_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:483]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.103+0800" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:33:02.089+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_3337_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1242]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.466+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.452+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.438+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.424+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.412+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.395+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.379+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.363+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.349+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.337+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.322+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.307+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.293+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.281+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.270+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.258+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.245+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element OP2_V_cast_reg_3468_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1121]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.231+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_509_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1113]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.217+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_504_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1105]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.206+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_212_reg_4009_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1578]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.194+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_201_reg_3973_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1570]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.182+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_190_reg_3958_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1562]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.170+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_179_reg_3894_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1554]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.160+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_168_reg_3879_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1546]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.148+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_157_reg_3798_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1538]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.136+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_146_reg_3783_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1530]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.123+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_135_reg_3702_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1484]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.112+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_124_reg_3687_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1476]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.099+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_112_reg_3521_reg' and it is trimmed from '11' to '10' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1459]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.085+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'indvars_iv_in_mid2_reg_3490_pp0_iter1_reg_reg' and it is trimmed from '32' to '11' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1133]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.073+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'indvars_iv_in_mid2_reg_3490_pp0_iter2_reg_reg' and it is trimmed from '32' to '11' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1134]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.062+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'indvars_iv_in_mid2_reg_3490_pp0_iter3_reg_reg' and it is trimmed from '32' to '11' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1135]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.047+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'man_V_2_reg_3428_reg' and it is trimmed from '54' to '32' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1229]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.035+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_1_reg_4029_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1390]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.023+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_3_reg_4049_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1404]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:57.010+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_5_reg_4069_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1418]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:56.999+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_7_reg_4089_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1432]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:56.989+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_10_reg_3347_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1383]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:56.977+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_2_reg_4039_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1397]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:56.967+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_4_reg_4059_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1411]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:56.954+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_6_reg_4079_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1425]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:56.941+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_8_reg_4099_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1439]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:56.930+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_8_reg_4019_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1452]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:56.917+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_1019_reg' and it is trimmed from '14' to '12' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:412]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:51.930+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_1019_pp0_iter1_reg_reg' and it is trimmed from '14' to '12' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:422]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:51.917+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_24_reg_1035_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:414]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:51.906+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[27]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.926+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[28]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.916+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[29]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.903+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[30]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.892+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[31]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.882+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tvalid" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.872+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tlast" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.861+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tuser[0]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.851+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[0]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.840+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[1]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.827+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[2]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.816+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[3]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.803+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[4]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.792+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[5]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.782+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[6]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.772+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[7]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.762+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[8]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.751+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[9]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.741+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[10]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.730+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[11]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.721+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[12]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.711+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[13]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.701+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[14]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.688+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[15]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.677+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[16]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.667+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[17]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.657+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[18]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.646+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[19]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.634+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[20]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.613+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[21]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.603+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[22]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.591+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[23]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.578+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[24]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.566+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[25]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.556+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[26]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.546+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[27]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.534+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[28]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.523+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[29]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.513+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[30]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.500+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[31]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.489+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tvalid" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.479+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_a_tlast" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.470+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_a_tuser[0]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.458+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port aresetn" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.447+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port aclken" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.435+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port m_axis_result_tlast" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.425+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port m_axis_result_tuser[0]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.414+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.402+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.390+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.379+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.367+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.356+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.345+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.336+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.325+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.316+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.306+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design special_detect__parameterized1 has unconnected port A[31]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.294+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.284+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.275+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.263+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.253+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.243+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.233+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.223+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.212+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.202+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.192+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.183+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.172+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.159+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.149+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.138+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.128+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.118+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.107+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.098+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.087+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.078+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.069+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.059+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.049+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.039+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.030+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.021+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.012+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:32.002+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:31.992+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:31.981+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:31.971+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:31.962+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[8]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:31.953+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[9]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:31.943+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[10]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:31.933+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[11]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:31.922+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:31.912+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:31.902+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:31.892+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:31.884+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:31.875+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4568]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:31.865+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4566]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.321+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4560]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.313+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4556]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.303+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4552]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.294+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4548]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.284+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4544]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.274+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4540]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.265+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4536]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.257+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4532]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.249+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4528]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.241+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4498]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.229+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4494]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.217+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4488]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.204+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2710]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.192+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2708]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.182+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2706]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.172+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2686]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.161+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2640]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.151+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2614]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.141+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2552]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.129+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2368]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.118+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2366]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.107+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2364]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.097+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2362]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.084+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2360]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.075+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2358]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.065+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2356]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.055+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2354]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.045+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2352]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.015+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2350]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:27.006+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2348]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.997+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2346]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.989+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2344]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.980+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2342]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.969+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2340]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.957+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2338]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.948+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2336]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.938+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2334]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.930+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2304]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.920+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2298]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.910+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2292]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.901+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2284]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.892+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2254]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.884+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2248]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.876+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2244]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.866+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2242]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:26.857+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:929]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.933+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:901]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.924+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:897]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.915+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:875]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.906+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:837]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.897+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:896]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.888+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:878]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.880+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:876]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.872+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:874]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.865+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:872]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.857+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:868]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.849+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:866]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.841+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:844]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.833+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:842]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.824+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:838]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.817+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:834]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.809+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:828]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.802+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:822]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.793+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:760]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.782+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:752]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.775+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:748]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.765+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:734]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.757+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:732]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.749+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:690]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.741+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:680]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.734+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:676]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.726+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:672]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.719+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:670]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:32:21.711+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_uitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:31:50.190+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_fsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:31:47.638+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:31:45.501+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-18T16:31:43.108+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
