<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="Q:/jcorrigan15/CS401/HW5/MIPS_CPU_FPGA_AND_SIM_V4/mips/testbench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="testbench" />
            <top_module name="textio" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="10" />
   <wvobject fp_name="/testbench/dut/mips1/dp/instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips1/dp/pcsrc" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">pcsrc</obj_property>
      <obj_property name="ObjectShortName">pcsrc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips1/dp/writedata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">writedata[31:0]</obj_property>
      <obj_property name="ObjectShortName">writedata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips1/dp/readdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">readdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">readdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips1/dp/srca" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">srca[31:0]</obj_property>
      <obj_property name="ObjectShortName">srca[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips1/dp/srcb" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">srcb[31:0]</obj_property>
      <obj_property name="ObjectShortName">srcb[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips1/cont/memwrite" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips1/cont/branch" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">branch</obj_property>
      <obj_property name="ObjectShortName">branch</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips1/dp/mainalu/result" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips1/zero" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
</wave_config>
