<div id="pf99" class="pf w0 h0" data-page-no="99"><div class="pc pc99 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg99.png"/><div class="c x9 ybee w21 h5d"><div class="t m7 x111 h5e ybef ff2 fs2a fc0 sc0 ls0">SW-DP</div><div class="t m8 x111 h5f ybf0 ff2 fs2b fc0 sc0 ls0 ws0">SELECT[31:24] (APSEL) selects the AP</div><div class="t m8 x111 h5f ybf1 ff2 fs2b fc0 sc0 ls0 ws0">SELECT[7:4] (APBANKSEL) selects the bank</div><div class="t m8 x111 h5f ybf2 ff2 fs2b fc0 sc0 ls0 ws0">A[3:2] from the APACC selects the register </div><div class="t m8 x111 h5f ybf3 ff2 fs2b fc0 sc0 ls0 ws0">within the bank</div><div class="t m7 xba h60 ybf4 ff1 fs2c fc0 sc0 ls0 ws0">A<span class="_ _124"></span>H<span class="_ _153"></span>B<span class="_ _b5"></span> <span class="_ _153"></span>A<span class="_ _153"></span>c<span class="_ _b5"></span>c<span class="_ _124"></span>e<span class="_ _16"></span>s<span class="_ _b5"></span>s<span class="_ _124"></span> P<span class="_ _b5"></span>o<span class="_ _153"></span>rt</div><div class="t m7 xa6 h60 ybf5 ff1 fs2c fc0 sc0 ls0 ws221">(A<span class="_ _124"></span>H<span class="_ _153"></span>B<span class="_ _b5"></span>-<span class="_ _16"></span>A<span class="_ _124"></span>P<span class="_ _154"></span>) <span class="ws222 v10">M<span class="_ _5"></span>D<span class="_ _154"></span>M<span class="_ _155"></span>-A<span class="_ _124"></span>P</span></div><div class="t m2 x24 h61 ybf6 ff1 fs2d fc0 sc0 ls0 ws223">S<span class="_ _b5"></span>ta<span class="_ _153"></span>tu<span class="_ _153"></span>s <span class="ws224 v11">0<span class="_ _16"></span>x<span class="_ _154"></span>0<span class="_ _16"></span>0</span></div><div class="t m2 x22 h61 ybf6 ff1 fs2d fc0 sc0 ls0 ws225">C<span class="_ _b5"></span>o<span class="_ _154"></span>n<span class="_ _153"></span>t<span class="_ _5"></span>r<span class="_ _16"></span>o<span class="_ _153"></span>l <span class="ws224 v11">0<span class="_ _153"></span>x<span class="_ _153"></span>0<span class="_ _153"></span>1</span></div><div class="t m2 x46 h61 ybf6 ff1 fs2d fc0 sc0 ls0 ws226">ID<span class="_ _154"></span>R <span class="ws224 v11">0<span class="_ _153"></span>x<span class="_ _153"></span>3<span class="_ _153"></span>F</span></div><div class="t m8 x111 h62 ybf7 ff1 fs2e fc0 sc0 ls0">AHB-AP</div><div class="t m8 x111 h5f ybf8 ff2 fs2b fc0 sc0 ls0 ws0">SELECT[31:24] = 0x00 selects the AHB-AP</div><div class="t m8 x111 h5f ybf9 ff2 fs2b fc0 sc0 ls0 ws0">See ARM documentation for further details</div><div class="t m8 x111 h62 ybfa ff1 fs2e fc0 sc0 ls0">MDM-AP</div><div class="t m8 x111 h5f ybfb ff2 fs2b fc0 sc0 ls0 ws0">SELECT[31:24] = 0x01 selects the MDM-AP</div><div class="t m8 x111 h5f ybfc ff2 fs2b fc0 sc0 ls0 ws0">SELECT[7:4] = 0x0 selects the bank with Status and Ctrl</div><div class="t m8 x111 h5f ybfd ff2 fs2b fc0 sc0 ls0 ws0">A[3:2] = 2’b00 selects the Status Register</div><div class="t m8 x111 h5f ybfe ff2 fs2b fc0 sc0 ls0 ws0">A[3:2] = 2’b01 selects the Control Register</div><div class="t m8 x111 h5f ybff ff2 fs2b fc0 sc0 ls0 ws0">SELECT[7:4] = 0xF selects the bank with IDR</div><div class="t m8 x111 h5f yc00 ff2 fs2b fc0 sc0 ls0 ws0">A[3:2] = 2’b11 selects the IDR Register</div><div class="t m8 x111 h5f yc01 ff2 fs2b fc0 sc0 ls0 ws0">(IDR register reads 0x001C_0020)</div><div class="t m7 x85 h60 yc02 ff1 fs2c fc0 sc0 ls0 ws0">Bus Matrix<span class="_ _f2"> </span><span class="v12">S<span class="_ _b5"></span>e<span class="_ _153"></span>e <span class="_ _154"></span>C<span class="_ _b5"></span>o<span class="_ _153"></span>n<span class="_ _153"></span>tro<span class="_ _154"></span>l <span class="_ _153"></span>a<span class="_ _16"></span>n<span class="_ _154"></span>d<span class="_ _153"></span> S<span class="_ _156"></span>ta<span class="_ _153"></span>t<span class="_ _5"></span>u<span class="_ _153"></span>s<span class="_ _b5"></span> R<span class="_ _b5"></span>e<span class="_ _16"></span>g<span class="_ _124"></span>is<span class="_ _156"></span>t<span class="_ _5"></span>e<span class="_ _153"></span>r </span></div><div class="t m7 x47 h60 yc03 ff1 fs2c fc0 sc0 ls0 ws222">D<span class="_ _154"></span>e<span class="_ _16"></span>s<span class="_ _b5"></span>c<span class="_ _124"></span>ri<span class="_ _16"></span>p<span class="_ _154"></span>t<span class="_ _5"></span>i<span class="_ _16"></span>o<span class="_ _153"></span>n<span class="_ _153"></span>s</div><div class="t m2 xdd h63 yc04 ff2 fs2f fc0 sc0 ls0 ws0">D<span class="_ _124"></span>e<span class="_ _153"></span>b<span class="_ _16"></span>u<span class="_ _16"></span>g<span class="_ _154"></span> <span class="_ _124"></span>P<span class="_ _156"></span>ort<span class="_ _157"></span>I<span class="_ _16"></span>n<span class="_ _153"></span>t<span class="_ _155"></span>e<span class="_ _153"></span>r<span class="_ _5"></span>n<span class="_ _16"></span>a<span class="_ _154"></span>l <span class="_ _154"></span>B<span class="_ _b5"></span>us<span class="_ _158"></span>A<span class="_ _124"></span>c<span class="_ _153"></span>c<span class="_ _154"></span>e<span class="_ _153"></span>s<span class="_ _124"></span>s<span class="_ _b5"></span> P<span class="_ _156"></span>o<span class="_ _153"></span>r<span class="_ _5"></span>t</div><div class="t m7 xa9 h60 yc05 ff1 fs2c fc0 sc0 ls0 ws227">Data[31:0]<span class="_ _4d"> </span>A[7:4]<span class="_ _68"> </span>A[3:2] RnW</div><div class="t m7 x9d h60 yc06 ff1 fs2c fc0 sc0 ls0">APSEL</div><div class="t m7 x85 h60 yc07 ff1 fs2c fc0 sc0 ls0">Decode</div><div class="t m2 x112 h64 yc08 ff2 fs30 fc0 sc0 ls0 ws0">Debug Port ID Register (IDCODE)</div><div class="t m2 x2c h64 yc09 ff2 fs30 fc0 sc0 ls0 ws0">Control/Status (CTRL/STAT)</div><div class="t m2 xb9 h64 yc0a ff2 fs30 fc0 sc0 ls0 ws0">AP Select (SELECT)</div><div class="t m2 x8b h64 yc0b ff2 fs30 fc0 sc0 ls0 ws0">Read Buffer (RDBUFF)</div><div class="t m2 xbf h61 yc0c ff1 fs2d fc0 sc0 ls0 ws0">DP Registers</div><div class="t m2 x112 h61 yc0d ff1 fs2d fc0 sc0 ls0">0x00</div><div class="t m2 x2c h61 yc0e ff1 fs2d fc0 sc0 ls0">0x04</div><div class="t m2 xb9 h61 yc0e ff1 fs2d fc0 sc0 ls0">0x08</div><div class="t m2 x8b h61 yc0e ff1 fs2d fc0 sc0 ls0">0x0C</div><div class="t m7 xc1 h60 yc0f ff1 fs2c fc0 sc0 ls0 ws228">Data[31:0]<span class="_ _4d"> </span>A[3:2] RnW</div><div class="t m7 xf9 h60 yc10 ff1 fs2c fc0 sc0 ls0">DPACC</div><div class="t m7 x67 h60 yc11 ff1 fs2c fc0 sc0 ls0 ws229">Data[31:0]<span class="_ _4d"> </span>A[3:2] RnW</div><div class="t m7 xd3 h60 yc10 ff1 fs2c fc0 sc0 ls0">APACC</div><div class="t m7 xb0 h60 yc12 ff1 fs2c fc0 sc0 ls0 ws0">Debug Port</div><div class="t m7 xfa h60 yc13 ff1 fs2c fc0 sc0 ls0">(DP)</div><div class="t m7 x23 h60 yc14 ff1 fs2c fc0 sc0 ls0">Generic</div><div class="t m8 x111 h5f yc15 ff2 fs2b fc0 sc0 ls0 ws0">See the ARM Debug Interface v5p1 Supplement.</div></div><div class="t m0 xf2 h9 yc16 ff1 fs2 fc0 sc0 ls0 ws0">Figure 9-1. MDM AP Addressing</div><div class="t m0 x9 he yc17 ff1 fs1 fc0 sc0 ls0 ws0">9.3.1<span class="_ _b"> </span>MDM-AP Control Register</div><div class="t m0 xb2 h9 yc18 ff1 fs2 fc0 sc0 ls0 ws0">Table 9-3.<span class="_ _1a"> </span>MDM-AP Control register assignments</div><div class="t m0 x9a h1e yc19 ff1 fs4 fc0 sc0 ls0 ws22a">Bit Name<span class="_ _94"> </span>Secure<span class="fs9 fc1 ls1a0 v4">1</span>Description</div><div class="t m0 x4b h7 yc1a ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _8"> </span>Flash Mass Erase in Progress<span class="_ _142"> </span>Y<span class="_ _52"> </span>Set to cause mass erase. Cleared by hardware after mass erase</div><div class="t m0 x44 h7 yc1b ff2 fs4 fc0 sc0 ls0 ws0">operation completes.</div><div class="t m0 x44 h7 yc1c ff2 fs4 fc0 sc0 ls0 ws0">When mass erase is disabled (via MEEN and SEC settings), the erase</div><div class="t m0 x44 h7 yc1d ff2 fs4 fc0 sc0 ls0 ws0">request does not occur and the Flash Mass Erase in Progress bit</div><div class="t m0 x44 h7 yc1e ff2 fs4 fc0 sc0 ls0 ws0">continues to assert until the next system reset.</div><div class="t m0 x4b h7 yc1f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _8"> </span>Debug Disable<span class="_ _33"> </span>N<span class="_ _3d"> </span>Set to disable debug. Clear to allow debug operation. When set it</div><div class="t m0 x44 h7 yc20 ff2 fs4 fc0 sc0 ls0 ws0">overrides the C_DEBUGEN bit within the DHCSR and force disables</div><div class="t m0 x44 h7 yc21 ff2 fs4 fc0 sc0 ls0 ws0">Debug logic.</div><div class="t m0 x1b h7 yc22 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x113 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 9 Debug</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>153</div><a class="l" href="#pf9a" data-dest-detail='[154,"XYZ",null,139.5,null]'><div class="d m1" style="border-style:none;position:absolute;left:260.131000px;bottom:202.690000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
