Classic Timing Analyzer report for labfor_top
Sun Nov 26 00:55:56 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                    ; To                                                                                                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.487 ns                         ; B2                                                                                                                      ; sm_top:sm_top|sm_metafilter:f1|data[0]                                                                                  ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 21.246 ns                        ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_1C                                                                                                                  ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.048 ns                         ; B1                                                                                                                      ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 148.96 MHz ( period = 6.713 ns ) ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3  ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                         ;                                                                                                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                    ; To                                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 5.952 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 5.952 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 5.952 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 5.952 ns                ;
; N/A                                     ; 149.16 MHz ( period = 6.704 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 149.16 MHz ( period = 6.704 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 149.16 MHz ( period = 6.704 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 149.16 MHz ( period = 6.704 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 5.937 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 5.937 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 5.937 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 5.937 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 5.934 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 5.934 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 5.934 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 5.934 ns                ;
; N/A                                     ; 155.11 MHz ( period = 6.447 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 5.686 ns                ;
; N/A                                     ; 155.11 MHz ( period = 6.447 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 5.686 ns                ;
; N/A                                     ; 155.11 MHz ( period = 6.447 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 5.686 ns                ;
; N/A                                     ; 155.11 MHz ( period = 6.447 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 5.686 ns                ;
; N/A                                     ; 156.84 MHz ( period = 6.376 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 156.84 MHz ( period = 6.376 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 156.84 MHz ( period = 6.376 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 156.84 MHz ( period = 6.376 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 157.13 MHz ( period = 6.364 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 5.603 ns                ;
; N/A                                     ; 157.13 MHz ( period = 6.364 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 5.603 ns                ;
; N/A                                     ; 157.13 MHz ( period = 6.364 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 5.603 ns                ;
; N/A                                     ; 157.13 MHz ( period = 6.364 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 5.603 ns                ;
; N/A                                     ; 157.21 MHz ( period = 6.361 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 157.21 MHz ( period = 6.361 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 157.21 MHz ( period = 6.361 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 157.21 MHz ( period = 6.361 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_datain_reg0  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_datain_reg1  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_memory_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_datain_reg2  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_memory_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_datain_reg3  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_memory_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_datain_reg4  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_memory_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_datain_reg5  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_memory_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_datain_reg6  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_memory_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_datain_reg7  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~porta_memory_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.67 MHz ( period = 5.059 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg0  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.67 MHz ( period = 5.059 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg1  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_memory_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.67 MHz ( period = 5.059 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg2  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_memory_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.67 MHz ( period = 5.059 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_memory_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.67 MHz ( period = 5.059 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg4  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_memory_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.67 MHz ( period = 5.059 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg5  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_memory_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.67 MHz ( period = 5.059 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg6  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_memory_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.67 MHz ( period = 5.059 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg7  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_memory_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.449 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.449 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.449 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.372 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.372 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.372 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.372 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.372 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.105 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.105 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.105 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.105 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.105 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.028 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.028 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.028 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                ; CLK        ; CLK      ; None                        ; None                      ; 3.028 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 3.028 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.692 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.692 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.692 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.761 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.761 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.761 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.761 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.761 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 2.462 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15]                                                 ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                         ;                                                                                                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                           ;
+-------+--------------+------------+------+-------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                                                      ; To Clock ;
+-------+--------------+------------+------+-------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.487 ns   ; B2   ; sm_top:sm_top|sm_metafilter:f1|data[0]                                                                                  ; CLK      ;
; N/A   ; None         ; -0.736 ns  ; A1   ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; CLK      ;
; N/A   ; None         ; -0.739 ns  ; D2   ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK      ;
; N/A   ; None         ; -0.853 ns  ; C1   ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; CLK      ;
; N/A   ; None         ; -0.900 ns  ; B1   ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; CLK      ;
+-------+--------------+------------+------+-------------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                    ; To     ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 21.246 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_1C ; CLK        ;
; N/A   ; None         ; 21.246 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_1C ; CLK        ;
; N/A   ; None         ; 21.246 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_1C ; CLK        ;
; N/A   ; None         ; 21.246 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_1C ; CLK        ;
; N/A   ; None         ; 21.109 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_1E ; CLK        ;
; N/A   ; None         ; 21.109 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_1E ; CLK        ;
; N/A   ; None         ; 21.109 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_1E ; CLK        ;
; N/A   ; None         ; 21.109 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_1E ; CLK        ;
; N/A   ; None         ; 21.106 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_1F ; CLK        ;
; N/A   ; None         ; 21.106 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_1F ; CLK        ;
; N/A   ; None         ; 21.106 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_1F ; CLK        ;
; N/A   ; None         ; 21.106 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_1F ; CLK        ;
; N/A   ; None         ; 21.100 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_1D ; CLK        ;
; N/A   ; None         ; 21.100 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_1D ; CLK        ;
; N/A   ; None         ; 21.100 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_1D ; CLK        ;
; N/A   ; None         ; 21.100 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_1D ; CLK        ;
; N/A   ; None         ; 20.847 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_2E ; CLK        ;
; N/A   ; None         ; 20.847 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_2E ; CLK        ;
; N/A   ; None         ; 20.847 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_2E ; CLK        ;
; N/A   ; None         ; 20.847 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_2E ; CLK        ;
; N/A   ; None         ; 20.847 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_2C ; CLK        ;
; N/A   ; None         ; 20.847 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_2C ; CLK        ;
; N/A   ; None         ; 20.847 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_2C ; CLK        ;
; N/A   ; None         ; 20.847 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_2C ; CLK        ;
; N/A   ; None         ; 20.820 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_2F ; CLK        ;
; N/A   ; None         ; 20.820 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_2F ; CLK        ;
; N/A   ; None         ; 20.820 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_2F ; CLK        ;
; N/A   ; None         ; 20.820 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_2F ; CLK        ;
; N/A   ; None         ; 20.817 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_2D ; CLK        ;
; N/A   ; None         ; 20.817 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_2D ; CLK        ;
; N/A   ; None         ; 20.817 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_2D ; CLK        ;
; N/A   ; None         ; 20.817 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_2D ; CLK        ;
; N/A   ; None         ; 20.813 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_2G ; CLK        ;
; N/A   ; None         ; 20.813 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_2G ; CLK        ;
; N/A   ; None         ; 20.813 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_2G ; CLK        ;
; N/A   ; None         ; 20.813 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_2G ; CLK        ;
; N/A   ; None         ; 20.791 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_1A ; CLK        ;
; N/A   ; None         ; 20.791 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_1A ; CLK        ;
; N/A   ; None         ; 20.791 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_1A ; CLK        ;
; N/A   ; None         ; 20.791 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_1A ; CLK        ;
; N/A   ; None         ; 20.781 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_1G ; CLK        ;
; N/A   ; None         ; 20.781 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_1G ; CLK        ;
; N/A   ; None         ; 20.781 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_1G ; CLK        ;
; N/A   ; None         ; 20.781 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_1G ; CLK        ;
; N/A   ; None         ; 20.780 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_1B ; CLK        ;
; N/A   ; None         ; 20.780 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_1B ; CLK        ;
; N/A   ; None         ; 20.780 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_1B ; CLK        ;
; N/A   ; None         ; 20.780 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_1B ; CLK        ;
; N/A   ; None         ; 20.390 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_2B ; CLK        ;
; N/A   ; None         ; 20.390 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_2B ; CLK        ;
; N/A   ; None         ; 20.390 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_2B ; CLK        ;
; N/A   ; None         ; 20.390 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_2B ; CLK        ;
; N/A   ; None         ; 20.381 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_2A ; CLK        ;
; N/A   ; None         ; 20.381 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_2A ; CLK        ;
; N/A   ; None         ; 20.381 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_2A ; CLK        ;
; N/A   ; None         ; 20.381 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_2A ; CLK        ;
; N/A   ; None         ; 19.569 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; LED[7] ; CLK        ;
; N/A   ; None         ; 19.569 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; LED[7] ; CLK        ;
; N/A   ; None         ; 19.569 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; LED[7] ; CLK        ;
; N/A   ; None         ; 19.569 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; LED[7] ; CLK        ;
; N/A   ; None         ; 19.466 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; LED[2] ; CLK        ;
; N/A   ; None         ; 19.466 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; LED[2] ; CLK        ;
; N/A   ; None         ; 19.466 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; LED[2] ; CLK        ;
; N/A   ; None         ; 19.466 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; LED[2] ; CLK        ;
; N/A   ; None         ; 19.462 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; LED[3] ; CLK        ;
; N/A   ; None         ; 19.462 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; LED[3] ; CLK        ;
; N/A   ; None         ; 19.462 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; LED[3] ; CLK        ;
; N/A   ; None         ; 19.462 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; LED[3] ; CLK        ;
; N/A   ; None         ; 19.087 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; LED[4] ; CLK        ;
; N/A   ; None         ; 19.087 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; LED[4] ; CLK        ;
; N/A   ; None         ; 19.087 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; LED[4] ; CLK        ;
; N/A   ; None         ; 19.087 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; LED[4] ; CLK        ;
; N/A   ; None         ; 18.694 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; LED[1] ; CLK        ;
; N/A   ; None         ; 18.694 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; LED[1] ; CLK        ;
; N/A   ; None         ; 18.694 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; LED[1] ; CLK        ;
; N/A   ; None         ; 18.694 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; LED[1] ; CLK        ;
; N/A   ; None         ; 18.364 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; LED[5] ; CLK        ;
; N/A   ; None         ; 18.364 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; LED[5] ; CLK        ;
; N/A   ; None         ; 18.364 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; LED[5] ; CLK        ;
; N/A   ; None         ; 18.364 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; LED[5] ; CLK        ;
; N/A   ; None         ; 18.362 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; LED[6] ; CLK        ;
; N/A   ; None         ; 18.362 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; LED[6] ; CLK        ;
; N/A   ; None         ; 18.362 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; LED[6] ; CLK        ;
; N/A   ; None         ; 18.362 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; LED[6] ; CLK        ;
; N/A   ; None         ; 7.832 ns   ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                 ; LED[0] ; CLK        ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                  ;
+---------------+-------------+-----------+------+-------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                                                      ; To Clock ;
+---------------+-------------+-----------+------+-------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 1.048 ns  ; B1   ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 ; CLK      ;
; N/A           ; None        ; 1.001 ns  ; C1   ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 ; CLK      ;
; N/A           ; None        ; 0.887 ns  ; D2   ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK      ;
; N/A           ; None        ; 0.884 ns  ; A1   ; sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg1 ; CLK      ;
; N/A           ; None        ; -4.435 ns ; B2   ; sm_top:sm_top|sm_metafilter:f1|data[0]                                                                                  ; CLK      ;
+---------------+-------------+-----------+------+-------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Nov 26 00:55:56 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]" as buffer
Info: Clock "CLK" has Internal fmax of 148.96 MHz between source memory "sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0" and destination memory "sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3" (period= 6.713 ns)
    Info: + Longest memory to memory delay is 5.952 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X13_Y1; Fanout = 9; MEM Node = 'sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a3~PORTBDATAOUT0'
        Info: 3: + IC(1.235 ns) + CELL(0.400 ns) = 5.952 ns; Loc. = M4K_X13_Y1; Fanout = 1; MEM Node = 'sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3'
        Info: Total cell delay = 4.717 ns ( 79.25 % )
        Info: Total interconnect delay = 1.235 ns ( 20.75 % )
    Info: - Smallest clock skew is -0.018 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 8.422 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'
            Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y4_N7; Fanout = 44; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]'
            Info: 3: + IC(4.755 ns) + CELL(0.700 ns) = 8.422 ns; Loc. = M4K_X13_Y1; Fanout = 1; MEM Node = 'sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3'
            Info: Total cell delay = 3.104 ns ( 36.86 % )
            Info: Total interconnect delay = 5.318 ns ( 63.14 % )
        Info: - Longest clock path from clock "CLK" to source memory is 8.440 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'
            Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y4_N7; Fanout = 44; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]'
            Info: 3: + IC(4.755 ns) + CELL(0.718 ns) = 8.440 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 3.122 ns ( 36.99 % )
            Info: Total interconnect delay = 5.318 ns ( 63.01 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Micro setup delay of destination is 0.093 ns
Info: tsu for register "sm_top:sm_top|sm_metafilter:f1|data[0]" (data pin = "B2", clock pin = "CLK") is 4.487 ns
    Info: + Longest pin to register delay is 7.232 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'B2'
        Info: 2: + IC(5.448 ns) + CELL(0.309 ns) = 7.232 ns; Loc. = LC_X15_Y6_N2; Fanout = 1; REG Node = 'sm_top:sm_top|sm_metafilter:f1|data[0]'
        Info: Total cell delay = 1.784 ns ( 24.67 % )
        Info: Total interconnect delay = 5.448 ns ( 75.33 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y6_N2; Fanout = 1; REG Node = 'sm_top:sm_top|sm_metafilter:f1|data[0]'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
Info: tco from clock "CLK" to destination pin "IND_1C" through memory "sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0" is 21.246 ns
    Info: + Longest clock path from clock "CLK" to source memory is 8.440 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'
        Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y4_N7; Fanout = 44; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]'
        Info: 3: + IC(4.755 ns) + CELL(0.718 ns) = 8.440 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 3.122 ns ( 36.99 % )
        Info: Total interconnect delay = 5.318 ns ( 63.01 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Longest memory to pin delay is 12.156 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X13_Y1; Fanout = 9; MEM Node = 'sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a6~PORTBDATAOUT0'
        Info: 3: + IC(3.344 ns) + CELL(0.590 ns) = 8.251 ns; Loc. = LC_X23_Y11_N5; Fanout = 1; COMB Node = 'sm_hex_display:digit_1|WideOr2~0'
        Info: 4: + IC(1.781 ns) + CELL(2.124 ns) = 12.156 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'IND_1C'
        Info: Total cell delay = 7.031 ns ( 57.84 % )
        Info: Total interconnect delay = 5.125 ns ( 42.16 % )
Info: th for memory "sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2" (data pin = "B1", clock pin = "CLK") is 1.048 ns
    Info: + Longest clock path from clock "CLK" to destination memory is 8.440 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'
        Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y4_N7; Fanout = 44; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]'
        Info: 3: + IC(4.755 ns) + CELL(0.718 ns) = 8.440 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2'
        Info: Total cell delay = 3.122 ns ( 36.99 % )
        Info: Total interconnect delay = 5.318 ns ( 63.01 % )
    Info: + Micro hold delay of destination is 0.055 ns
    Info: - Shortest pin to memory delay is 7.447 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_51; Fanout = 1; PIN Node = 'B1'
        Info: 2: + IC(5.642 ns) + CELL(0.330 ns) = 7.447 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2'
        Info: Total cell delay = 1.805 ns ( 24.24 % )
        Info: Total interconnect delay = 5.642 ns ( 75.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Sun Nov 26 00:55:56 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


