{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 12:03:49 2017 " "Info: Processing started: Mon Nov 27 12:03:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50_I register milestone1:milestone1_unit\|Mult3_op_1\[3\] register milestone1:milestone1_unit\|G_odd\[1\]\[3\] 7.773 ns " "Info: Slack time is 7.773 ns for clock \"CLOCK_50_I\" between source register \"milestone1:milestone1_unit\|Mult3_op_1\[3\]\" and destination register \"milestone1:milestone1_unit\|G_odd\[1\]\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "81.79 MHz 12.227 ns " "Info: Fmax is 81.79 MHz (period= 12.227 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.815 ns + Largest register register " "Info: + Largest register to register requirement is 19.815 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50_I 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50_I\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50_I 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50_I\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.029 ns + Largest " "Info: + Largest clock skew is 0.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I destination 2.670 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50_I\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 2158 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2158; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns milestone1:milestone1_unit\|G_odd\[1\]\[3\] 3 REG LCFF_X36_Y20_N17 2 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X36_Y20_N17; Fanout = 2; REG Node = 'milestone1:milestone1_unit\|G_odd\[1\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLOCK_50_I~clkctrl milestone1:milestone1_unit|G_odd[1][3] } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone1:milestone1_unit|G_odd[1][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone1:milestone1_unit|G_odd[1][3] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I source 2.641 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50_I\" to source register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 2158 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2158; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.537 ns) 2.641 ns milestone1:milestone1_unit\|Mult3_op_1\[3\] 3 REG LCFF_X36_Y26_N23 63 " "Info: 3: + IC(0.987 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X36_Y26_N23; Fanout = 63; REG Node = 'milestone1:milestone1_unit\|Mult3_op_1\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { CLOCK_50_I~clkctrl milestone1:milestone1_unit|Mult3_op_1[3] } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.16 % ) " "Info: Total cell delay = 1.536 ns ( 58.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.105 ns ( 41.84 % ) " "Info: Total interconnect delay = 1.105 ns ( 41.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone1:milestone1_unit|Mult3_op_1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone1:milestone1_unit|Mult3_op_1[3] {} } { 0.000ns 0.000ns 0.118ns 0.987ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone1:milestone1_unit|G_odd[1][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone1:milestone1_unit|G_odd[1][3] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone1:milestone1_unit|Mult3_op_1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone1:milestone1_unit|Mult3_op_1[3] {} } { 0.000ns 0.000ns 0.118ns 0.987ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone1:milestone1_unit|G_odd[1][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone1:milestone1_unit|G_odd[1][3] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone1:milestone1_unit|Mult3_op_1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone1:milestone1_unit|Mult3_op_1[3] {} } { 0.000ns 0.000ns 0.118ns 0.987ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.042 ns - Longest register register " "Info: - Longest register to register delay is 12.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns milestone1:milestone1_unit\|Mult3_op_1\[3\] 1 REG LCFF_X36_Y26_N23 63 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y26_N23; Fanout = 63; REG Node = 'milestone1:milestone1_unit\|Mult3_op_1\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { milestone1:milestone1_unit|Mult3_op_1[3] } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(2.663 ns) 3.986 ns milestone1:milestone1_unit\|lpm_mult:Mult2\|mult_k8t:auto_generated\|mac_mult1~DATAOUT7 2 COMB DSPMULT_X39_Y26_N0 1 " "Info: 2: + IC(1.323 ns) + CELL(2.663 ns) = 3.986 ns; Loc. = DSPMULT_X39_Y26_N0; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|lpm_mult:Mult2\|mult_k8t:auto_generated\|mac_mult1~DATAOUT7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.986 ns" { milestone1:milestone1_unit|Mult3_op_1[3] milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|mac_mult1~DATAOUT7 } "NODE_NAME" } } { "db/mult_k8t.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/mult_k8t.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 4.210 ns milestone1:milestone1_unit\|lpm_mult:Mult2\|mult_k8t:auto_generated\|w253w\[7\] 3 COMB DSPOUT_X39_Y26_N2 6 " "Info: 3: + IC(0.000 ns) + CELL(0.224 ns) = 4.210 ns; Loc. = DSPOUT_X39_Y26_N2; Fanout = 6; COMB Node = 'milestone1:milestone1_unit\|lpm_mult:Mult2\|mult_k8t:auto_generated\|w253w\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|mac_mult1~DATAOUT7 milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|w253w[7] } "NODE_NAME" } } { "db/mult_k8t.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/mult_k8t.tdf" 70 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.504 ns) 6.922 ns milestone1:milestone1_unit\|Add23~15 4 COMB LCCOMB_X40_Y25_N14 1 " "Info: 4: + IC(2.208 ns) + CELL(0.504 ns) = 6.922 ns; Loc. = LCCOMB_X40_Y25_N14; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|Add23~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|w253w[7] milestone1:milestone1_unit|Add23~15 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.993 ns milestone1:milestone1_unit\|Add23~17 5 COMB LCCOMB_X40_Y25_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 6.993 ns; Loc. = LCCOMB_X40_Y25_N16; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|Add23~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~15 milestone1:milestone1_unit|Add23~17 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.064 ns milestone1:milestone1_unit\|Add23~19 6 COMB LCCOMB_X40_Y25_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.064 ns; Loc. = LCCOMB_X40_Y25_N18; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|Add23~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~17 milestone1:milestone1_unit|Add23~19 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.135 ns milestone1:milestone1_unit\|Add23~21 7 COMB LCCOMB_X40_Y25_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.135 ns; Loc. = LCCOMB_X40_Y25_N20; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|Add23~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~19 milestone1:milestone1_unit|Add23~21 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.206 ns milestone1:milestone1_unit\|Add23~23 8 COMB LCCOMB_X40_Y25_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.206 ns; Loc. = LCCOMB_X40_Y25_N22; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|Add23~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~21 milestone1:milestone1_unit|Add23~23 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.277 ns milestone1:milestone1_unit\|Add23~25 9 COMB LCCOMB_X40_Y25_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.277 ns; Loc. = LCCOMB_X40_Y25_N24; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|Add23~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~23 milestone1:milestone1_unit|Add23~25 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.348 ns milestone1:milestone1_unit\|Add23~27 10 COMB LCCOMB_X40_Y25_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.348 ns; Loc. = LCCOMB_X40_Y25_N26; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|Add23~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~25 milestone1:milestone1_unit|Add23~27 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.419 ns milestone1:milestone1_unit\|Add23~29 11 COMB LCCOMB_X40_Y25_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 7.419 ns; Loc. = LCCOMB_X40_Y25_N28; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|Add23~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~27 milestone1:milestone1_unit|Add23~29 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 7.565 ns milestone1:milestone1_unit\|Add23~31 12 COMB LCCOMB_X40_Y25_N30 2 " "Info: 12: + IC(0.000 ns) + CELL(0.146 ns) = 7.565 ns; Loc. = LCCOMB_X40_Y25_N30; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { milestone1:milestone1_unit|Add23~29 milestone1:milestone1_unit|Add23~31 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.636 ns milestone1:milestone1_unit\|Add23~33 13 COMB LCCOMB_X40_Y24_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.636 ns; Loc. = LCCOMB_X40_Y24_N0; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~31 milestone1:milestone1_unit|Add23~33 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.707 ns milestone1:milestone1_unit\|Add23~35 14 COMB LCCOMB_X40_Y24_N2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 7.707 ns; Loc. = LCCOMB_X40_Y24_N2; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~33 milestone1:milestone1_unit|Add23~35 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.778 ns milestone1:milestone1_unit\|Add23~37 15 COMB LCCOMB_X40_Y24_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 7.778 ns; Loc. = LCCOMB_X40_Y24_N4; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~35 milestone1:milestone1_unit|Add23~37 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.849 ns milestone1:milestone1_unit\|Add23~39 16 COMB LCCOMB_X40_Y24_N6 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.849 ns; Loc. = LCCOMB_X40_Y24_N6; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~37 milestone1:milestone1_unit|Add23~39 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.920 ns milestone1:milestone1_unit\|Add23~41 17 COMB LCCOMB_X40_Y24_N8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.920 ns; Loc. = LCCOMB_X40_Y24_N8; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~39 milestone1:milestone1_unit|Add23~41 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.991 ns milestone1:milestone1_unit\|Add23~43 18 COMB LCCOMB_X40_Y24_N10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.991 ns; Loc. = LCCOMB_X40_Y24_N10; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~41 milestone1:milestone1_unit|Add23~43 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.062 ns milestone1:milestone1_unit\|Add23~45 19 COMB LCCOMB_X40_Y24_N12 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.062 ns; Loc. = LCCOMB_X40_Y24_N12; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~43 milestone1:milestone1_unit|Add23~45 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.221 ns milestone1:milestone1_unit\|Add23~47 20 COMB LCCOMB_X40_Y24_N14 2 " "Info: 20: + IC(0.000 ns) + CELL(0.159 ns) = 8.221 ns; Loc. = LCCOMB_X40_Y24_N14; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { milestone1:milestone1_unit|Add23~45 milestone1:milestone1_unit|Add23~47 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.292 ns milestone1:milestone1_unit\|Add23~49 21 COMB LCCOMB_X40_Y24_N16 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.292 ns; Loc. = LCCOMB_X40_Y24_N16; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~47 milestone1:milestone1_unit|Add23~49 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.363 ns milestone1:milestone1_unit\|Add23~51 22 COMB LCCOMB_X40_Y24_N18 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.363 ns; Loc. = LCCOMB_X40_Y24_N18; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~49 milestone1:milestone1_unit|Add23~51 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.434 ns milestone1:milestone1_unit\|Add23~53 23 COMB LCCOMB_X40_Y24_N20 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.434 ns; Loc. = LCCOMB_X40_Y24_N20; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~51 milestone1:milestone1_unit|Add23~53 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.505 ns milestone1:milestone1_unit\|Add23~55 24 COMB LCCOMB_X40_Y24_N22 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.505 ns; Loc. = LCCOMB_X40_Y24_N22; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~53 milestone1:milestone1_unit|Add23~55 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.576 ns milestone1:milestone1_unit\|Add23~57 25 COMB LCCOMB_X40_Y24_N24 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 8.576 ns; Loc. = LCCOMB_X40_Y24_N24; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~55 milestone1:milestone1_unit|Add23~57 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.986 ns milestone1:milestone1_unit\|Add23~58 26 COMB LCCOMB_X40_Y24_N26 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 8.986 ns; Loc. = LCCOMB_X40_Y24_N26; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|Add23~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { milestone1:milestone1_unit|Add23~57 milestone1:milestone1_unit|Add23~58 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.275 ns) 10.588 ns milestone1:milestone1_unit\|G_odd\[1\]\[2\]~1 27 COMB LCCOMB_X36_Y20_N4 1 " "Info: 27: + IC(1.327 ns) + CELL(0.275 ns) = 10.588 ns; Loc. = LCCOMB_X36_Y20_N4; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|G_odd\[1\]\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { milestone1:milestone1_unit|Add23~58 milestone1:milestone1_unit|G_odd[1][2]~1 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.385 ns) 11.255 ns milestone1:milestone1_unit\|G_odd\[1\]\[2\]~2 28 COMB LCCOMB_X36_Y20_N14 8 " "Info: 28: + IC(0.282 ns) + CELL(0.385 ns) = 11.255 ns; Loc. = LCCOMB_X36_Y20_N14; Fanout = 8; COMB Node = 'milestone1:milestone1_unit\|G_odd\[1\]\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { milestone1:milestone1_unit|G_odd[1][2]~1 milestone1:milestone1_unit|G_odd[1][2]~2 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.393 ns) 11.958 ns milestone1:milestone1_unit\|Selector460~0 29 COMB LCCOMB_X36_Y20_N16 1 " "Info: 29: + IC(0.310 ns) + CELL(0.393 ns) = 11.958 ns; Loc. = LCCOMB_X36_Y20_N16; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|Selector460~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { milestone1:milestone1_unit|G_odd[1][2]~2 milestone1:milestone1_unit|Selector460~0 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.042 ns milestone1:milestone1_unit\|G_odd\[1\]\[3\] 30 REG LCFF_X36_Y20_N17 2 " "Info: 30: + IC(0.000 ns) + CELL(0.084 ns) = 12.042 ns; Loc. = LCFF_X36_Y20_N17; Fanout = 2; REG Node = 'milestone1:milestone1_unit\|G_odd\[1\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { milestone1:milestone1_unit|Selector460~0 milestone1:milestone1_unit|G_odd[1][3] } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.592 ns ( 54.74 % ) " "Info: Total cell delay = 6.592 ns ( 54.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.450 ns ( 45.26 % ) " "Info: Total interconnect delay = 5.450 ns ( 45.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.042 ns" { milestone1:milestone1_unit|Mult3_op_1[3] milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|mac_mult1~DATAOUT7 milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|w253w[7] milestone1:milestone1_unit|Add23~15 milestone1:milestone1_unit|Add23~17 milestone1:milestone1_unit|Add23~19 milestone1:milestone1_unit|Add23~21 milestone1:milestone1_unit|Add23~23 milestone1:milestone1_unit|Add23~25 milestone1:milestone1_unit|Add23~27 milestone1:milestone1_unit|Add23~29 milestone1:milestone1_unit|Add23~31 milestone1:milestone1_unit|Add23~33 milestone1:milestone1_unit|Add23~35 milestone1:milestone1_unit|Add23~37 milestone1:milestone1_unit|Add23~39 milestone1:milestone1_unit|Add23~41 milestone1:milestone1_unit|Add23~43 milestone1:milestone1_unit|Add23~45 milestone1:milestone1_unit|Add23~47 milestone1:milestone1_unit|Add23~49 milestone1:milestone1_unit|Add23~51 milestone1:milestone1_unit|Add23~53 milestone1:milestone1_unit|Add23~55 milestone1:milestone1_unit|Add23~57 milestone1:milestone1_unit|Add23~58 milestone1:milestone1_unit|G_odd[1][2]~1 milestone1:milestone1_unit|G_odd[1][2]~2 milestone1:milestone1_unit|Selector460~0 milestone1:milestone1_unit|G_odd[1][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.042 ns" { milestone1:milestone1_unit|Mult3_op_1[3] {} milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|mac_mult1~DATAOUT7 {} milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|w253w[7] {} milestone1:milestone1_unit|Add23~15 {} milestone1:milestone1_unit|Add23~17 {} milestone1:milestone1_unit|Add23~19 {} milestone1:milestone1_unit|Add23~21 {} milestone1:milestone1_unit|Add23~23 {} milestone1:milestone1_unit|Add23~25 {} milestone1:milestone1_unit|Add23~27 {} milestone1:milestone1_unit|Add23~29 {} milestone1:milestone1_unit|Add23~31 {} milestone1:milestone1_unit|Add23~33 {} milestone1:milestone1_unit|Add23~35 {} milestone1:milestone1_unit|Add23~37 {} milestone1:milestone1_unit|Add23~39 {} milestone1:milestone1_unit|Add23~41 {} milestone1:milestone1_unit|Add23~43 {} milestone1:milestone1_unit|Add23~45 {} milestone1:milestone1_unit|Add23~47 {} milestone1:milestone1_unit|Add23~49 {} milestone1:milestone1_unit|Add23~51 {} milestone1:milestone1_unit|Add23~53 {} milestone1:milestone1_unit|Add23~55 {} milestone1:milestone1_unit|Add23~57 {} milestone1:milestone1_unit|Add23~58 {} milestone1:milestone1_unit|G_odd[1][2]~1 {} milestone1:milestone1_unit|G_odd[1][2]~2 {} milestone1:milestone1_unit|Selector460~0 {} milestone1:milestone1_unit|G_odd[1][3] {} } { 0.000ns 1.323ns 0.000ns 2.208ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.327ns 0.282ns 0.310ns 0.000ns } { 0.000ns 2.663ns 0.224ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.385ns 0.393ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone1:milestone1_unit|G_odd[1][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone1:milestone1_unit|G_odd[1][3] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone1:milestone1_unit|Mult3_op_1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone1:milestone1_unit|Mult3_op_1[3] {} } { 0.000ns 0.000ns 0.118ns 0.987ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.042 ns" { milestone1:milestone1_unit|Mult3_op_1[3] milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|mac_mult1~DATAOUT7 milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|w253w[7] milestone1:milestone1_unit|Add23~15 milestone1:milestone1_unit|Add23~17 milestone1:milestone1_unit|Add23~19 milestone1:milestone1_unit|Add23~21 milestone1:milestone1_unit|Add23~23 milestone1:milestone1_unit|Add23~25 milestone1:milestone1_unit|Add23~27 milestone1:milestone1_unit|Add23~29 milestone1:milestone1_unit|Add23~31 milestone1:milestone1_unit|Add23~33 milestone1:milestone1_unit|Add23~35 milestone1:milestone1_unit|Add23~37 milestone1:milestone1_unit|Add23~39 milestone1:milestone1_unit|Add23~41 milestone1:milestone1_unit|Add23~43 milestone1:milestone1_unit|Add23~45 milestone1:milestone1_unit|Add23~47 milestone1:milestone1_unit|Add23~49 milestone1:milestone1_unit|Add23~51 milestone1:milestone1_unit|Add23~53 milestone1:milestone1_unit|Add23~55 milestone1:milestone1_unit|Add23~57 milestone1:milestone1_unit|Add23~58 milestone1:milestone1_unit|G_odd[1][2]~1 milestone1:milestone1_unit|G_odd[1][2]~2 milestone1:milestone1_unit|Selector460~0 milestone1:milestone1_unit|G_odd[1][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.042 ns" { milestone1:milestone1_unit|Mult3_op_1[3] {} milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|mac_mult1~DATAOUT7 {} milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|w253w[7] {} milestone1:milestone1_unit|Add23~15 {} milestone1:milestone1_unit|Add23~17 {} milestone1:milestone1_unit|Add23~19 {} milestone1:milestone1_unit|Add23~21 {} milestone1:milestone1_unit|Add23~23 {} milestone1:milestone1_unit|Add23~25 {} milestone1:milestone1_unit|Add23~27 {} milestone1:milestone1_unit|Add23~29 {} milestone1:milestone1_unit|Add23~31 {} milestone1:milestone1_unit|Add23~33 {} milestone1:milestone1_unit|Add23~35 {} milestone1:milestone1_unit|Add23~37 {} milestone1:milestone1_unit|Add23~39 {} milestone1:milestone1_unit|Add23~41 {} milestone1:milestone1_unit|Add23~43 {} milestone1:milestone1_unit|Add23~45 {} milestone1:milestone1_unit|Add23~47 {} milestone1:milestone1_unit|Add23~49 {} milestone1:milestone1_unit|Add23~51 {} milestone1:milestone1_unit|Add23~53 {} milestone1:milestone1_unit|Add23~55 {} milestone1:milestone1_unit|Add23~57 {} milestone1:milestone1_unit|Add23~58 {} milestone1:milestone1_unit|G_odd[1][2]~1 {} milestone1:milestone1_unit|G_odd[1][2]~2 {} milestone1:milestone1_unit|Selector460~0 {} milestone1:milestone1_unit|G_odd[1][3] {} } { 0.000ns 1.323ns 0.000ns 2.208ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.327ns 0.282ns 0.310ns 0.000ns } { 0.000ns 2.663ns 0.224ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.385ns 0.393ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50_I register milestone2:milestone2_unit\|YUV_Y_to_UV_flag register milestone2:milestone2_unit\|YUV_Y_to_UV_flag 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50_I\" between source register \"milestone2:milestone2_unit\|YUV_Y_to_UV_flag\" and destination register \"milestone2:milestone2_unit\|YUV_Y_to_UV_flag\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns milestone2:milestone2_unit\|YUV_Y_to_UV_flag 1 REG LCFF_X47_Y19_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y19_N15; Fanout = 3; REG Node = 'milestone2:milestone2_unit\|YUV_Y_to_UV_flag'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { milestone2:milestone2_unit|YUV_Y_to_UV_flag } "NODE_NAME" } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns milestone2:milestone2_unit\|YUV_Y_to_UV_flag~1 2 COMB LCCOMB_X47_Y19_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X47_Y19_N14; Fanout = 1; COMB Node = 'milestone2:milestone2_unit\|YUV_Y_to_UV_flag~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { milestone2:milestone2_unit|YUV_Y_to_UV_flag milestone2:milestone2_unit|YUV_Y_to_UV_flag~1 } "NODE_NAME" } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns milestone2:milestone2_unit\|YUV_Y_to_UV_flag 3 REG LCFF_X47_Y19_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X47_Y19_N15; Fanout = 3; REG Node = 'milestone2:milestone2_unit\|YUV_Y_to_UV_flag'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { milestone2:milestone2_unit|YUV_Y_to_UV_flag~1 milestone2:milestone2_unit|YUV_Y_to_UV_flag } "NODE_NAME" } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { milestone2:milestone2_unit|YUV_Y_to_UV_flag milestone2:milestone2_unit|YUV_Y_to_UV_flag~1 milestone2:milestone2_unit|YUV_Y_to_UV_flag } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { milestone2:milestone2_unit|YUV_Y_to_UV_flag {} milestone2:milestone2_unit|YUV_Y_to_UV_flag~1 {} milestone2:milestone2_unit|YUV_Y_to_UV_flag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50_I 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50_I\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50_I 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50_I\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I destination 2.684 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50_I\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 2158 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2158; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns milestone2:milestone2_unit\|YUV_Y_to_UV_flag 3 REG LCFF_X47_Y19_N15 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X47_Y19_N15; Fanout = 3; REG Node = 'milestone2:milestone2_unit\|YUV_Y_to_UV_flag'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { CLOCK_50_I~clkctrl milestone2:milestone2_unit|YUV_Y_to_UV_flag } "NODE_NAME" } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone2:milestone2_unit|YUV_Y_to_UV_flag } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone2:milestone2_unit|YUV_Y_to_UV_flag {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I source 2.684 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50_I\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 2158 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2158; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns milestone2:milestone2_unit\|YUV_Y_to_UV_flag 3 REG LCFF_X47_Y19_N15 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X47_Y19_N15; Fanout = 3; REG Node = 'milestone2:milestone2_unit\|YUV_Y_to_UV_flag'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { CLOCK_50_I~clkctrl milestone2:milestone2_unit|YUV_Y_to_UV_flag } "NODE_NAME" } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone2:milestone2_unit|YUV_Y_to_UV_flag } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone2:milestone2_unit|YUV_Y_to_UV_flag {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone2:milestone2_unit|YUV_Y_to_UV_flag } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone2:milestone2_unit|YUV_Y_to_UV_flag {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 68 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone2:milestone2_unit|YUV_Y_to_UV_flag } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone2:milestone2_unit|YUV_Y_to_UV_flag {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { milestone2:milestone2_unit|YUV_Y_to_UV_flag milestone2:milestone2_unit|YUV_Y_to_UV_flag~1 milestone2:milestone2_unit|YUV_Y_to_UV_flag } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { milestone2:milestone2_unit|YUV_Y_to_UV_flag {} milestone2:milestone2_unit|YUV_Y_to_UV_flag~1 {} milestone2:milestone2_unit|YUV_Y_to_UV_flag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone2:milestone2_unit|YUV_Y_to_UV_flag } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone2:milestone2_unit|YUV_Y_to_UV_flag {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "milestone1:milestone1_unit\|M1_SRAM_write_data\[0\] SWITCH_I\[17\] CLOCK_50_I 7.639 ns register " "Info: tsu for register \"milestone1:milestone1_unit\|M1_SRAM_write_data\[0\]\" (data pin = \"SWITCH_I\[17\]\", clock pin = \"CLOCK_50_I\") is 7.639 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.344 ns + Longest pin register " "Info: + Longest pin to register delay is 10.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SWITCH_I\[17\] 1 PIN PIN_V2 738 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 738; PIN Node = 'SWITCH_I\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWITCH_I[17] } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.464 ns) + CELL(0.398 ns) 7.714 ns milestone1:milestone1_unit\|M1_SRAM_write_data\[8\]~0 2 COMB LCCOMB_X29_Y24_N26 16 " "Info: 2: + IC(6.464 ns) + CELL(0.398 ns) = 7.714 ns; Loc. = LCCOMB_X29_Y24_N26; Fanout = 16; COMB Node = 'milestone1:milestone1_unit\|M1_SRAM_write_data\[8\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.862 ns" { SWITCH_I[17] milestone1:milestone1_unit|M1_SRAM_write_data[8]~0 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.970 ns) + CELL(0.660 ns) 10.344 ns milestone1:milestone1_unit\|M1_SRAM_write_data\[0\] 3 REG LCFF_X34_Y18_N9 1 " "Info: 3: + IC(1.970 ns) + CELL(0.660 ns) = 10.344 ns; Loc. = LCFF_X34_Y18_N9; Fanout = 1; REG Node = 'milestone1:milestone1_unit\|M1_SRAM_write_data\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { milestone1:milestone1_unit|M1_SRAM_write_data[8]~0 milestone1:milestone1_unit|M1_SRAM_write_data[0] } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.910 ns ( 18.46 % ) " "Info: Total cell delay = 1.910 ns ( 18.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.434 ns ( 81.54 % ) " "Info: Total interconnect delay = 8.434 ns ( 81.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.344 ns" { SWITCH_I[17] milestone1:milestone1_unit|M1_SRAM_write_data[8]~0 milestone1:milestone1_unit|M1_SRAM_write_data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.344 ns" { SWITCH_I[17] {} SWITCH_I[17]~combout {} milestone1:milestone1_unit|M1_SRAM_write_data[8]~0 {} milestone1:milestone1_unit|M1_SRAM_write_data[0] {} } { 0.000ns 0.000ns 6.464ns 1.970ns } { 0.000ns 0.852ns 0.398ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I destination 2.669 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50_I\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 2158 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2158; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns milestone1:milestone1_unit\|M1_SRAM_write_data\[0\] 3 REG LCFF_X34_Y18_N9 1 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X34_Y18_N9; Fanout = 1; REG Node = 'milestone1:milestone1_unit\|M1_SRAM_write_data\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_50_I~clkctrl milestone1:milestone1_unit|M1_SRAM_write_data[0] } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone1:milestone1_unit|M1_SRAM_write_data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone1:milestone1_unit|M1_SRAM_write_data[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.344 ns" { SWITCH_I[17] milestone1:milestone1_unit|M1_SRAM_write_data[8]~0 milestone1:milestone1_unit|M1_SRAM_write_data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.344 ns" { SWITCH_I[17] {} SWITCH_I[17]~combout {} milestone1:milestone1_unit|M1_SRAM_write_data[8]~0 {} milestone1:milestone1_unit|M1_SRAM_write_data[0] {} } { 0.000ns 0.000ns 6.464ns 1.970ns } { 0.000ns 0.852ns 0.398ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone1:milestone1_unit|M1_SRAM_write_data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone1:milestone1_unit|M1_SRAM_write_data[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50_I LED_GREEN_O\[7\] milestone2:milestone2_unit\|M2_SRAM_we_n 12.391 ns register " "Info: tco from clock \"CLOCK_50_I\" to destination pin \"LED_GREEN_O\[7\]\" through register \"milestone2:milestone2_unit\|M2_SRAM_we_n\" is 12.391 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I source 2.683 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50_I\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 2158 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2158; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns milestone2:milestone2_unit\|M2_SRAM_we_n 3 REG LCFF_X42_Y19_N5 2 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X42_Y19_N5; Fanout = 2; REG Node = 'milestone2:milestone2_unit\|M2_SRAM_we_n'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { CLOCK_50_I~clkctrl milestone2:milestone2_unit|M2_SRAM_we_n } "NODE_NAME" } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone2:milestone2_unit|M2_SRAM_we_n } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone2:milestone2_unit|M2_SRAM_we_n {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.458 ns + Longest register pin " "Info: + Longest register to pin delay is 9.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns milestone2:milestone2_unit\|M2_SRAM_we_n 1 REG LCFF_X42_Y19_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y19_N5; Fanout = 2; REG Node = 'milestone2:milestone2_unit\|M2_SRAM_we_n'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { milestone2:milestone2_unit|M2_SRAM_we_n } "NODE_NAME" } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.438 ns) 1.963 ns SRAM_we_n~0 2 COMB LCCOMB_X31_Y17_N8 1 " "Info: 2: + IC(1.525 ns) + CELL(0.438 ns) = 1.963 ns; Loc. = LCCOMB_X31_Y17_N8; Fanout = 1; COMB Node = 'SRAM_we_n~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { milestone2:milestone2_unit|M2_SRAM_we_n SRAM_we_n~0 } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 2.490 ns SRAM_we_n~2 3 COMB LCCOMB_X31_Y17_N0 2 " "Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 2.490 ns; Loc. = LCCOMB_X31_Y17_N0; Fanout = 2; COMB Node = 'SRAM_we_n~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { SRAM_we_n~0 SRAM_we_n~2 } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.650 ns) + CELL(3.318 ns) 9.458 ns LED_GREEN_O\[7\] 4 PIN PIN_Y18 0 " "Info: 4: + IC(3.650 ns) + CELL(3.318 ns) = 9.458 ns; Loc. = PIN_Y18; Fanout = 0; PIN Node = 'LED_GREEN_O\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.968 ns" { SRAM_we_n~2 LED_GREEN_O[7] } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.031 ns ( 42.62 % ) " "Info: Total cell delay = 4.031 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.427 ns ( 57.38 % ) " "Info: Total interconnect delay = 5.427 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.458 ns" { milestone2:milestone2_unit|M2_SRAM_we_n SRAM_we_n~0 SRAM_we_n~2 LED_GREEN_O[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.458 ns" { milestone2:milestone2_unit|M2_SRAM_we_n {} SRAM_we_n~0 {} SRAM_we_n~2 {} LED_GREEN_O[7] {} } { 0.000ns 1.525ns 0.252ns 3.650ns } { 0.000ns 0.438ns 0.275ns 3.318ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50_I CLOCK_50_I~clkctrl milestone2:milestone2_unit|M2_SRAM_we_n } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} milestone2:milestone2_unit|M2_SRAM_we_n {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.458 ns" { milestone2:milestone2_unit|M2_SRAM_we_n SRAM_we_n~0 SRAM_we_n~2 LED_GREEN_O[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.458 ns" { milestone2:milestone2_unit|M2_SRAM_we_n {} SRAM_we_n~0 {} SRAM_we_n~2 {} LED_GREEN_O[7] {} } { 0.000ns 1.525ns 0.252ns 3.650ns } { 0.000ns 0.438ns 0.275ns 3.318ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLOCK_50_I VGA_CLOCK_O 6.104 ns Longest " "Info: Longest tpd from source pin \"CLOCK_50_I\" to destination pin \"VGA_CLOCK_O\" is 6.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(3.358 ns) 6.104 ns VGA_CLOCK_O 2 PIN PIN_B8 0 " "Info: 2: + IC(1.747 ns) + CELL(3.358 ns) = 6.104 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'VGA_CLOCK_O'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.105 ns" { CLOCK_50_I VGA_CLOCK_O } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.357 ns ( 71.38 % ) " "Info: Total cell delay = 4.357 ns ( 71.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.747 ns ( 28.62 % ) " "Info: Total interconnect delay = 1.747 ns ( 28.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.104 ns" { CLOCK_50_I VGA_CLOCK_O } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.104 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} VGA_CLOCK_O {} } { 0.000ns 0.000ns 1.747ns } { 0.000ns 0.999ns 3.358ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SRAM_Controller:SRAM_unit\|SRAM_LB_N_O CLOCK_50_I CLOCK_50_I -1.890 ns register " "Info: th for register \"SRAM_Controller:SRAM_unit\|SRAM_LB_N_O\" (data pin = \"CLOCK_50_I\", clock pin = \"CLOCK_50_I\") is -1.890 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50_I SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50_I\" and output clock \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.661 ns + Longest register " "Info: + Longest clock path from clock \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.661 ns SRAM_Controller:SRAM_unit\|SRAM_LB_N_O 3 REG LCFF_X22_Y20_N25 2 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X22_Y20_N25; Fanout = 2; REG Node = 'SRAM_Controller:SRAM_unit\|SRAM_LB_N_O'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "SRAM_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.18 % ) " "Info: Total cell delay = 0.537 ns ( 20.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.124 ns ( 79.82 % ) " "Info: Total interconnect delay = 2.124 ns ( 79.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 {} SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O {} } { 0.000ns 1.091ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SRAM_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.459 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.275 ns) 2.375 ns SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0 2 COMB LCCOMB_X22_Y20_N24 1 " "Info: 2: + IC(1.101 ns) + CELL(0.275 ns) = 2.375 ns; Loc. = LCCOMB_X22_Y20_N24; Fanout = 1; COMB Node = 'SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { CLOCK_50_I SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 } "NODE_NAME" } } { "SRAM_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.459 ns SRAM_Controller:SRAM_unit\|SRAM_LB_N_O 3 REG LCFF_X22_Y20_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.459 ns; Loc. = LCFF_X22_Y20_N25; Fanout = 2; REG Node = 'SRAM_Controller:SRAM_unit\|SRAM_LB_N_O'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "SRAM_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.358 ns ( 55.23 % ) " "Info: Total cell delay = 1.358 ns ( 55.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.101 ns ( 44.77 % ) " "Info: Total interconnect delay = 1.101 ns ( 44.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { CLOCK_50_I SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O {} } { 0.000ns 0.000ns 1.101ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 {} SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O {} } { 0.000ns 1.091ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { CLOCK_50_I SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O {} } { 0.000ns 0.000ns 1.101ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 12:03:51 2017 " "Info: Processing ended: Mon Nov 27 12:03:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
