#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 20 21:44:36 2023
# Process ID: 2984
# Current directory: D:/Code/Verilog/examination/examination.runs/synth_1
# Command line: vivado.exe -log digital_clk.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source digital_clk.tcl
# Log file: D:/Code/Verilog/examination/examination.runs/synth_1/digital_clk.vds
# Journal file: D:/Code/Verilog/examination/examination.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source digital_clk.tcl -notrace
