C nmos1v(MOS) nmos1v(MOS)
N D D
N G G
N S S
N B B

C pmos1v(MOS) pmos1v(MOS)
N D D
N G G
N S S
N B B

C "AND_GATE schematic 4_BIT_ALU" "AND_GATE layout 4_BIT_ALU"
N net1 avC7
N VDD VDD
N GND GND
N A A
N B B
N Y Y
I PM2 avD7_3
I PM1 avD7_2
I PM0 avD7_1
I NM2 avD1_3
I NM1 avD1_2
I NM0 avD1_1

