OpenROAD 6f9b2bb8b808b1bb5831d4525d868212ae50517a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/ram/runs/RUN_2023.12.24_10.45.30/tmp/routing/25-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/mechx/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   single_port_ram
Die area:                 ( 0 0 ) ( 236380 247100 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     6503
Number of terminals:      26
Number of snets:          2
Number of nets:           2847

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 150.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 106900.
[INFO DRT-0033] mcon shape region query size = 83909.
[INFO DRT-0033] met1 shape region query size = 18381.
[INFO DRT-0033] via shape region query size = 830.
[INFO DRT-0033] met2 shape region query size = 510.
[INFO DRT-0033] via2 shape region query size = 664.
[INFO DRT-0033] met3 shape region query size = 510.
[INFO DRT-0033] via3 shape region query size = 664.
[INFO DRT-0033] met4 shape region query size = 182.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0078]   Complete 455 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 132 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1590 groups.
#scanned instances     = 6503
#unique  instances     = 150
#stdCellGenAp          = 3500
#stdCellValidPlanarAp  = 28
#stdCellValidViaAp     = 2687
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 8501
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:33, memory = 130.79 (MB), peak = 131.95 (MB)

Number of guides:     19377

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 34 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 35 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 6937.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 5196.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2763.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 143.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 52.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 9752 vertical wires in 1 frboxes and 5339 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 947 vertical wires in 1 frboxes and 1640 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 163.04 (MB), peak = 163.04 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 163.04 (MB), peak = 163.04 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 200.64 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 237.51 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:08, memory = 275.13 (MB).
    Completing 40% with 200 violations.
    elapsed time = 00:00:12, memory = 227.65 (MB).
    Completing 50% with 200 violations.
    elapsed time = 00:00:18, memory = 257.92 (MB).
    Completing 60% with 200 violations.
    elapsed time = 00:00:20, memory = 262.42 (MB).
    Completing 70% with 379 violations.
    elapsed time = 00:00:25, memory = 246.05 (MB).
    Completing 80% with 379 violations.
    elapsed time = 00:00:28, memory = 277.05 (MB).
    Completing 90% with 654 violations.
    elapsed time = 00:00:40, memory = 265.15 (MB).
    Completing 100% with 889 violations.
    elapsed time = 00:00:52, memory = 221.83 (MB).
[INFO DRT-0199]   Number of violations = 1459.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0      4      0      0      0      0
Metal Spacing       14      0    165     40      0      0
Min Hole             0      0      3      0      0      0
Recheck              1      0    390    173      5      1
Short                0      0    578     85      0      0
[INFO DRT-0267] cpu time = 00:01:33, elapsed time = 00:00:54, memory = 519.45 (MB), peak = 519.45 (MB)
Total wire length = 74623 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34438 um.
Total wire length on LAYER met2 = 34712 um.
Total wire length on LAYER met3 = 2746 um.
Total wire length on LAYER met4 = 2724 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 17731.
Up-via summary (total 17731):.

------------------------
 FR_MASTERSLICE        0
            li1     8515
           met1     8913
           met2      213
           met3       90
           met4        0
------------------------
                   17731


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1459 violations.
    elapsed time = 00:00:01, memory = 535.95 (MB).
    Completing 20% with 1459 violations.
    elapsed time = 00:00:10, memory = 590.70 (MB).
    Completing 30% with 1184 violations.
    elapsed time = 00:00:11, memory = 534.38 (MB).
    Completing 40% with 1184 violations.
    elapsed time = 00:00:16, memory = 565.50 (MB).
    Completing 50% with 1184 violations.
    elapsed time = 00:00:19, memory = 580.88 (MB).
    Completing 60% with 898 violations.
    elapsed time = 00:00:22, memory = 551.73 (MB).
    Completing 70% with 898 violations.
    elapsed time = 00:00:28, memory = 577.06 (MB).
    Completing 80% with 668 violations.
    elapsed time = 00:00:33, memory = 554.44 (MB).
    Completing 90% with 668 violations.
    elapsed time = 00:00:37, memory = 583.82 (MB).
    Completing 100% with 420 violations.
    elapsed time = 00:00:42, memory = 513.71 (MB).
[INFO DRT-0199]   Number of violations = 420.
Viol/Layer        met1    via   met2
Metal Spacing       81      0     29
Short              284      1     25
[INFO DRT-0267] cpu time = 00:01:15, elapsed time = 00:00:42, memory = 519.21 (MB), peak = 590.70 (MB)
Total wire length = 73772 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34217 um.
Total wire length on LAYER met2 = 34053 um.
Total wire length on LAYER met3 = 2791 um.
Total wire length on LAYER met4 = 2710 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 17582.
Up-via summary (total 17582):.

------------------------
 FR_MASTERSLICE        0
            li1     8512
           met1     8758
           met2      222
           met3       90
           met4        0
------------------------
                   17582


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 420 violations.
    elapsed time = 00:00:00, memory = 519.21 (MB).
    Completing 20% with 420 violations.
    elapsed time = 00:00:09, memory = 573.84 (MB).
    Completing 30% with 424 violations.
    elapsed time = 00:00:10, memory = 514.31 (MB).
    Completing 40% with 424 violations.
    elapsed time = 00:00:14, memory = 555.44 (MB).
    Completing 50% with 424 violations.
    elapsed time = 00:00:20, memory = 573.66 (MB).
    Completing 60% with 453 violations.
    elapsed time = 00:00:24, memory = 575.51 (MB).
    Completing 70% with 453 violations.
    elapsed time = 00:00:29, memory = 579.66 (MB).
    Completing 80% with 464 violations.
    elapsed time = 00:00:30, memory = 513.68 (MB).
    Completing 90% with 464 violations.
    elapsed time = 00:00:35, memory = 577.18 (MB).
    Completing 100% with 469 violations.
    elapsed time = 00:00:42, memory = 526.46 (MB).
[INFO DRT-0199]   Number of violations = 469.
Viol/Layer        met1   met2
Metal Spacing       56     27
Short              362     24
[INFO DRT-0267] cpu time = 00:01:14, elapsed time = 00:00:42, memory = 526.71 (MB), peak = 590.70 (MB)
Total wire length = 73564 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34067 um.
Total wire length on LAYER met2 = 33972 um.
Total wire length on LAYER met3 = 2811 um.
Total wire length on LAYER met4 = 2712 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 17509.
Up-via summary (total 17509):.

------------------------
 FR_MASTERSLICE        0
            li1     8512
           met1     8681
           met2      225
           met3       91
           met4        0
------------------------
                   17509


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 469 violations.
    elapsed time = 00:00:00, memory = 543.58 (MB).
    Completing 20% with 469 violations.
    elapsed time = 00:00:01, memory = 558.33 (MB).
    Completing 30% with 469 violations.
    elapsed time = 00:00:02, memory = 576.64 (MB).
    Completing 40% with 373 violations.
    elapsed time = 00:00:06, memory = 545.69 (MB).
    Completing 50% with 373 violations.
    elapsed time = 00:00:09, memory = 573.82 (MB).
    Completing 60% with 373 violations.
    elapsed time = 00:00:09, memory = 581.95 (MB).
    Completing 70% with 311 violations.
    elapsed time = 00:00:12, memory = 562.23 (MB).
    Completing 80% with 311 violations.
    elapsed time = 00:00:17, memory = 577.73 (MB).
    Completing 90% with 159 violations.
    elapsed time = 00:00:20, memory = 575.52 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:23, memory = 514.77 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Metal Spacing        6
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:23, memory = 515.77 (MB), peak = 590.70 (MB)
Total wire length = 73481 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 32396 um.
Total wire length on LAYER met2 = 34087 um.
Total wire length on LAYER met3 = 4258 um.
Total wire length on LAYER met4 = 2740 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 17743.
Up-via summary (total 17743):.

------------------------
 FR_MASTERSLICE        0
            li1     8512
           met1     8751
           met2      390
           met3       90
           met4        0
------------------------
                   17743


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 515.77 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 515.77 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:01, memory = 515.77 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:01, memory = 515.77 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:01, memory = 515.77 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:02, memory = 515.77 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:02, memory = 515.77 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:03, memory = 515.77 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:03, memory = 515.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 515.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 515.77 (MB), peak = 590.70 (MB)
Total wire length = 73476 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 32389 um.
Total wire length on LAYER met2 = 34089 um.
Total wire length on LAYER met3 = 4258 um.
Total wire length on LAYER met4 = 2740 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 17755.
Up-via summary (total 17755):.

------------------------
 FR_MASTERSLICE        0
            li1     8512
           met1     8763
           met2      390
           met3       90
           met4        0
------------------------
                   17755


[INFO DRT-0198] Complete detail routing.
Total wire length = 73476 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 32389 um.
Total wire length on LAYER met2 = 34089 um.
Total wire length on LAYER met3 = 4258 um.
Total wire length on LAYER met4 = 2740 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 17755.
Up-via summary (total 17755):.

------------------------
 FR_MASTERSLICE        0
            li1     8512
           met1     8763
           met2      390
           met3       90
           met4        0
------------------------
                   17755


[INFO DRT-0267] cpu time = 00:04:49, elapsed time = 00:02:47, memory = 515.77 (MB), peak = 590.70 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/ram/runs/RUN_2023.12.24_10.45.30/results/routing/single_port_ram.odb'…
Writing netlist to '/openlane/designs/ram/runs/RUN_2023.12.24_10.45.30/results/routing/single_port_ram.nl.v'…
Writing powered netlist to '/openlane/designs/ram/runs/RUN_2023.12.24_10.45.30/results/routing/single_port_ram.pnl.v'…
Writing layout to '/openlane/designs/ram/runs/RUN_2023.12.24_10.45.30/results/routing/single_port_ram.def'…
