

================================================================
== Synthesis Summary Report of 'lab1_z2'
================================================================
+ General Information: 
    * Date:           Sat Oct  8 19:51:26 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab1_z2
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xa7a12t-csg325-1Q
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |      Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |          |     |
    |      & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ lab1_z2          |     -|  0.37|        7|  70.000|         -|        8|     -|        no|     -|   -|  42 (~0%)|  117 (1%)|    -|
    | o VITIS_LOOP_8_1  |     -|  9.00|        6|  60.000|         2|        -|     3|        no|     -|   -|         -|         -|    -|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+----------+
| Interface       | Bitwidth |
+-----------------+----------+
| inArr_address0  | 2        |
| inArr_q0        | 16       |
| outArr_address0 | 2        |
| outArr_d0       | 32       |
+-----------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| a         | ap_none | 16       |
| b         | ap_none | 16       |
| c         | ap_none | 16       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| inArr    | in        | short*   |
| a        | in        | short    |
| b        | in        | short    |
| c        | in        | short    |
| outArr   | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+---------+----------+
| Argument | HW Interface    | HW Type | HW Usage |
+----------+-----------------+---------+----------+
| inArr    | inArr_address0  | port    | offset   |
| inArr    | inArr_ce0       | port    |          |
| inArr    | inArr_q0        | port    |          |
| a        | a               | port    |          |
| b        | b               | port    |          |
| c        | c               | port    |          |
| outArr   | outArr_address0 | port    | offset   |
| outArr   | outArr_ce0      | port    |          |
| outArr   | outArr_we0      | port    |          |
| outArr   | outArr_d0       | port    |          |
+----------+-----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+------------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------+-----+--------+------------+-----+--------+---------+
| + lab1_z2              | 0   |        |            |     |        |         |
|   add_ln12_fu_108_p2   | -   |        | add_ln12   | add | fabric | 0       |
|   add_ln8_fu_137_p2    | -   |        | add_ln8    | add | fabric | 0       |
|   add_ln12_1_fu_152_p2 | -   |        | add_ln12_1 | add | fabric | 0       |
|   y_fu_161_p2          | -   |        | y          | add | fabric | 0       |
+------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+----------------------------------------+
| Type     | Options | Location                               |
+----------+---------+----------------------------------------+
| pipeline | off     | lab1_z2/source/lab1_z2.c:10 in lab1_z2 |
+----------+---------+----------------------------------------+


