/******************************************************************************
// (c) Copyright 2013 Xilinx, Inc. All rights reserved.
//
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
//
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
******************************************************************************/
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor             : Xilinx
// \   \   \/     Version            : 1.1
//  \   \         Application        : MIG
//  /   /         Filename           : ddr4_v2_2_4_hw_tg.sv
// /___/   /\     Date Last Modified : $Date: 2014/09/03 $
// \   \  /  \    Date Created       : Thu May 22 2014
//  \___\/\___\
//
// Device           : UltraScale
// Design Name      : Traffic Generator
// Purpose          : 
// This is Traffic Generator top level wrapper.
// Interface to communicated with APP interface.
// Reference        :
// Revision History :
//*****************************************************************************

`timescale 1ps / 1ps

module ddr4_v2_2_4_hw_tg #(
  parameter SIMULATION       = "FALSE",        
  parameter TCQ              = 100,
  parameter MEM_ARCH         = "ULTRASCALE", // Memory Architecture: ULTRASCALE, 7SERIES
  parameter MEM_TYPE         = "DDR3", // DDR3, DDR4, RLD2, RLD3, QDRIIP, QDRIV
  parameter APP_DATA_WIDTH   = 576,        // DDR data bus width.
  parameter APP_ADDR_WIDTH   = 28,        // Address bus width of the 
  //parameter RLD_BANK_WIDTH   = 4,         // RLD3 - 4, RLD2 - 3
  parameter APP_CMD_WIDTH    = 3,
  parameter NUM_DQ_PINS      = 72,        // DDR data bus width.
                                          //memory controller user interface.
  parameter DM_WIDTH = (MEM_TYPE == "RLD3" || MEM_TYPE == "RLD2") ? 18 : 8,
  parameter nCK_PER_CLK      = 4,
  parameter CMD_PER_CLK      = 1,
  parameter ECC              = "OFF",
			
  // Parameter for 2:1 controller in BL8 mode
  parameter EN_2_1_CONVERTER   = ((MEM_ARCH == "7SERIES") && ((MEM_TYPE == "DDR3") || (MEM_TYPE == "RLD2") || (MEM_TYPE == "RLD3")) && (nCK_PER_CLK == 2) && (CMD_PER_CLK == 1)) ? "TRUE" : "FALSE",
  parameter APP_DATA_WIDTH_2_1 = (EN_2_1_CONVERTER == "TRUE") ? (APP_DATA_WIDTH << 1) : APP_DATA_WIDTH,
  parameter CMD_PER_CLK_2_1    = (EN_2_1_CONVERTER == "TRUE") ? 1 : CMD_PER_CLK,
			
  parameter TG_PATTERN_MODE_PRBS_ADDR_SEED = 44'hba987654321,
  parameter TG_PATTERN_MODE_PRBS_DATA_WIDTH = 23,
  parameter [APP_DATA_WIDTH_2_1-1:0] TG_PATTERN_MODE_LINEAR_DATA_SEED = 1152'h777777777_777777777_666666666_666666666_555555555_555555555_444444444_444444444_333333333_333333333_222222222_222222222_111111111_111111111_000000000_000000000_777777777_777777777_666666666_666666666_555555555_555555555_444444444_444444444_333333333_333333333_222222222_222222222_111111111_111111111_000000000_000000000,
  parameter TG_WATCH_DOG_MAX_CNT = 16'd10000,
  parameter TG_INSTR_SM_WIDTH  = 4,
  parameter TG_INSTR_NUM_OF_ITER_WIDTH = 32,
  parameter DEFAULT_MODE = "2015_3" // Default model defines default behavior of TG
  )
  (
  // ********* ALL SIGNALS AT THIS INTERFACE ARE ACTIVE HIGH SIGNALS ********/
   input 				       clk, // memory controller (MC) user interface (UI) clock
   input 				       rst, // MC UI reset signal.
   input 				       init_calib_complete, // MC calibration done signal coming from MC UI.
   // DDR3/4, RLD3, QDRIIP Shared Interface
   input 				       app_rdy, // cmd fifo ready signal coming from MC UI.
   input 				       app_wdf_rdy, // write data fifo ready signal coming from MC UI.
   input [CMD_PER_CLK_2_1-1:0] 		       app_rd_data_valid, // read data valid signal coming from MC UI
   input [APP_DATA_WIDTH-1 : 0] 	       app_rd_data, // read data bus coming from MC UI
   output [APP_CMD_WIDTH-1 : 0] 	       app_cmd, // command bus to the MC UI
   output [APP_ADDR_WIDTH-1 : 0] 	       app_addr, // address bus to the MC UI
   output 				       app_en, // command enable signal to MC UI.
   output [(APP_DATA_WIDTH/DM_WIDTH)-1 : 0]    app_wdf_mask, // write data mask signal which
                                              // is tied to 0 in this example.
   output [APP_DATA_WIDTH-1: 0] 	       app_wdf_data, // write data bus to MC UI.
   output 				       app_wdf_end, // write burst end signal to MC UI
   output 				       app_wdf_wren, // write enable signal to MC UI

  // QDRIIP Interface
   output 				       app_wdf_en, // QDRIIP, write enable
   output [APP_ADDR_WIDTH-1:0] 		       app_wdf_addr, // QDRIIP, write address
   output [APP_CMD_WIDTH-1:0] 		       app_wdf_cmd, // QDRIIP write command

   output 				       compare_error, // Memory READ_DATA and example TB
                                              // WRITE_DATA compare error.

   input 				       vio_tg_rst, // TG reset TG
   input 				       vio_tg_start, // TG start enable TG
   input 				       vio_tg_restart, // TG restart
   input 				       vio_tg_pause, // TG pause (level signal)
   input 				       vio_tg_err_chk_en, // If Error check is enabled (level signal), 
                                                              //    TG will stop after first error. 
                                                              // Else, 
                                                              //    TG will continue on the rest of the programmed instructions
   input 				       vio_tg_err_clear, // Clear Error excluding sticky bit (pos edge triggered)
   input 				       vio_tg_err_clear_all, // Clear Error including sticky bit (pos edge triggered)
   input 				       vio_tg_err_continue, // Continue run after Error detected (pos edge triggered)
    // TG programming interface
    // - instruction table programming interface
   input 				       vio_tg_instr_program_en, // VIO to enable instruction programming
   input 				       vio_tg_direct_instr_en, // VIO to enable direct instruction
   input [4:0] 				       vio_tg_instr_num, // VIO to program instruction number
   input [3:0] 				       vio_tg_instr_addr_mode, // VIO to program address mode
   input [3:0] 				       vio_tg_instr_data_mode, // VIO to program data mode
   input [3:0] 				       vio_tg_instr_rw_mode, // VIO to program read/write mode
   input [1:0] 				       vio_tg_instr_rw_submode, // VIO to program read/write submode
   input [2:0] 				       vio_tg_instr_victim_mode, // VIO to program victim mode
   input [4:0] 				       vio_tg_instr_victim_aggr_delay, // Define aggressor pattern to be N-clk-delay of victim pattern
   input [2:0] 				       vio_tg_instr_victim_select, // VIO to program victim mode
   input [TG_INSTR_NUM_OF_ITER_WIDTH-1:0]      vio_tg_instr_num_of_iter, // VIO to program number of iteration per instruction
   input [9:0] 				       vio_tg_instr_m_nops_btw_n_burst_m, // VIO to program number of NOPs between BURSTs
   input [31:0] 			       vio_tg_instr_m_nops_btw_n_burst_n, // VIO to program number of BURSTs between NOPs
   input [5:0] 				       vio_tg_instr_nxt_instr, // VIO to program next instruction pointer
    // TG PRBS Data Seed programming interface
   input 				       vio_tg_seed_program_en, // VIO to enable prbs data seed programming
   input [7:0] 				       vio_tg_seed_num, // VIO to program prbs data seed number
   input [TG_PATTERN_MODE_PRBS_DATA_WIDTH-1:0] vio_tg_seed, // VIO to program prbs data seed
    // - global parameter register
   input [7:0] 				       vio_tg_glb_victim_bit, // Define Victim bit in data pattern
   input [APP_ADDR_WIDTH/CMD_PER_CLK-1:0]      vio_tg_glb_start_addr,
   input [1:0] 				       vio_tg_glb_qdriv_rw_submode, 
    // - status register
   output [TG_INSTR_SM_WIDTH-1:0] 	       vio_tg_status_state,
   output 				       vio_tg_status_err_bit_valid, // Intermediate error detected
   output [APP_DATA_WIDTH_2_1-1:0] 	       vio_tg_status_err_bit, // Intermediate error bit pattern
   output [31:0] 			       vio_tg_status_err_cnt, // immediate error count
   output [APP_ADDR_WIDTH-1:0] 		       vio_tg_status_err_addr, // Intermediate error address
   output 				       vio_tg_status_exp_bit_valid, // immediate expected bit
   output [APP_DATA_WIDTH_2_1-1:0] 	       vio_tg_status_exp_bit,
   output 				       vio_tg_status_read_bit_valid, // immediate read data bit
   output [APP_DATA_WIDTH_2_1-1:0] 	       vio_tg_status_read_bit,
   output 				       vio_tg_status_first_err_bit_valid, // first logged error bit and address
   output [APP_DATA_WIDTH_2_1-1:0] 	       vio_tg_status_first_err_bit,
   output [APP_ADDR_WIDTH-1:0] 		       vio_tg_status_first_err_addr,
   output 				       vio_tg_status_first_exp_bit_valid, // first logged error, expected data and address
   output [APP_DATA_WIDTH_2_1-1:0] 	       vio_tg_status_first_exp_bit,
   output 				       vio_tg_status_first_read_bit_valid, // first logged error, read data and address
   output [APP_DATA_WIDTH_2_1-1:0] 	       vio_tg_status_first_read_bit,
   output 				       vio_tg_status_err_bit_sticky_valid, // Accumulated error detected
   output [APP_DATA_WIDTH_2_1-1:0] 	       vio_tg_status_err_bit_sticky, // Accumulated error bit pattern
   output [31:0] 			       vio_tg_status_err_cnt_sticky, // Accumulated error count
   output 				       vio_tg_status_err_type_valid, // Read/Write error detected
   output 				       vio_tg_status_err_type, // Read/Write error type
    //output [31:0] 			   vio_tg_status_tot_rd_cnt,
    //output [31:0] 			   vio_tg_status_tot_wr_cnt,
    //output [31:0] 			   vio_tg_status_tot_rd_req_cyc_cnt,
    //output [31:0] 			   vio_tg_status_tot_wr_req_cyc_cnt,
   output 				       vio_tg_status_wr_done, // In Write Read mode, this signal will be pulsed after every Write/Read cycle
   output 				       vio_tg_status_done,
   output 				       vio_tg_status_watch_dog_hang, // Watch dog detected traffic stopped unexpectedly
   output [0:0] 			       tg_ila_debug, // place holder for ILA
   input 				       tg_qdriv_submode11_app_rd
  );

//*****************************************************************************
// Fixed constant parameters. 
// DO NOT CHANGE these values. 
// As they are meant to be fixed to those values by design.
//*****************************************************************************
// This is the starting address from which the transaction are addressed to
//localparam BEGIN_ADDRESS               = 32'h00000100 ;               
// Data mask width
//localparam MASK_SIZE                   = APP_DATA_WIDTH_2_1;              
   localparam NUM_DQ_PINS_ECC = (ECC == "ON") ? ((NUM_DQ_PINS/8)%8)*8 : 0;
   localparam NUM_DQ_PINS_POST_ECC = NUM_DQ_PINS - NUM_DQ_PINS_ECC;
   
// Internal signals
   reg 					       init_calib_complete_r;

   wire [1:0] 				       tg_rw_submode;
   wire 				       tg0_rdy;
   wire 				       tg0_wdf_rdy;
   wire [CMD_PER_CLK_2_1-1:0] 		       tg0_rd_data_valid;
   wire [APP_DATA_WIDTH_2_1-1 : 0] 	       tg0_rd_data;
   wire [CMD_PER_CLK_2_1-1:0] 		       tg0_rd_data_valid_rld3;
   wire [APP_DATA_WIDTH_2_1-1 : 0] 	       tg0_rd_data_rld3;
   reg [CMD_PER_CLK_2_1-1:0] 		       tg0_rd_data_valid_rld3_r;
   reg [APP_DATA_WIDTH_2_1-1 : 0] 	       tg0_rd_data_rld3_r;
   wire [APP_CMD_WIDTH-1:0] 		       tg0_cmd;
   wire [APP_ADDR_WIDTH-1:0] 		       tg0_addr;
   wire 				       tg0_en;
   wire [(APP_DATA_WIDTH_2_1/DM_WIDTH)-1:0]    tg0_wdf_mask;   
   wire [APP_DATA_WIDTH_2_1-1: 0] 	       tg0_wdf_data;
   wire 				       tg0_wdf_end;
   wire 				       tg0_wdf_wren;

   wire 				       tg0_wdf_en;
   wire [APP_ADDR_WIDTH-1:0] 		       tg0_wdf_addr;
   wire [APP_CMD_WIDTH-1:0] 		       tg0_wdf_cmd;
   
   wire 				       tg1_rdy;
   wire 				       tg1_wdf_rdy;
   wire [CMD_PER_CLK_2_1-1:0] 		       tg1_rd_data_valid;
   wire [APP_DATA_WIDTH_2_1-1 : 0] 	       tg1_rd_data;
   wire [APP_CMD_WIDTH-1:0] 		       tg1_cmd;
   wire [APP_ADDR_WIDTH-1:0] 		       tg1_addr;
   wire 				       tg1_en;
   wire [(APP_DATA_WIDTH_2_1/DM_WIDTH)-1:0]    tg1_wdf_mask;   
   wire [APP_DATA_WIDTH_2_1-1: 0] 	       tg1_wdf_data;
   wire 				       tg1_wdf_end;
   wire 				       tg1_wdf_wren;

   wire 				       tg1_wdf_en;
   wire [APP_ADDR_WIDTH-1:0] 		       tg1_wdf_addr;
   wire [APP_CMD_WIDTH-1:0] 		       tg1_wdf_cmd;

//*****************************************************************************
//Init calib complete has to be asserted before any command can be driven out.
//Registering init_calib_complete to meet timing
//*****************************************************************************
always @ (posedge clk)  
  init_calib_complete_r <= #TCQ init_calib_complete;

//   assign app_en       = tg_en;
//   assign app_cmd      = tg_cmd;
//   assign app_addr     = tg_addr;
//   assign app_wdf_mask = tg_wdf_mask;
//   assign app_wdf_data = tg_wdf_data;
//   assign app_wdf_end  = tg_wdf_end;
//   assign app_wdf_wren = tg_wdf_wren;
   assign compare_error = vio_tg_status_err_bit_sticky_valid;
   

//*******************************************************************************
// TG top
   ddr4_v2_2_4_tg_top
     #(
       .SIMULATION (SIMULATION),
       .MEM_ARCH(MEM_ARCH),
       .MEM_TYPE(MEM_TYPE),
       .TCQ(TCQ),
       .APP_DATA_WIDTH(APP_DATA_WIDTH_2_1),
       .APP_ADDR_WIDTH(APP_ADDR_WIDTH),
       .APP_CMD_WIDTH(APP_CMD_WIDTH),
       .NUM_DQ_PINS(NUM_DQ_PINS_POST_ECC),
       .DM_WIDTH(DM_WIDTH),
       .nCK_PER_CLK((EN_2_1_CONVERTER == "TRUE") ? 4 : nCK_PER_CLK),
       .CMD_PER_CLK(CMD_PER_CLK_2_1),
       .TG_PATTERN_MODE_PRBS_DATA_WIDTH(TG_PATTERN_MODE_PRBS_DATA_WIDTH),
       .TG_PATTERN_MODE_PRBS_ADDR_SEED (TG_PATTERN_MODE_PRBS_ADDR_SEED),
       .TG_PATTERN_MODE_LINEAR_DATA_SEED (TG_PATTERN_MODE_LINEAR_DATA_SEED),
       .TG_WATCH_DOG_MAX_CNT(TG_WATCH_DOG_MAX_CNT),
       .TG_INSTR_SM_WIDTH(TG_INSTR_SM_WIDTH),
       .TG_INSTR_NUM_OF_ITER_WIDTH(TG_INSTR_NUM_OF_ITER_WIDTH),
       .DEFAULT_MODE(DEFAULT_MODE)
       )
   u_ddr4_v2_2_4_tg_top
     (
      .tg_clk(clk),
      .tg_rst(rst),
      .tg_calib_complete(init_calib_complete_r),
      .vio_tg_rst(vio_tg_rst),
      .vio_tg_start(vio_tg_start),
      .vio_tg_restart(vio_tg_restart),
      .vio_tg_pause(vio_tg_pause),
      .vio_tg_err_chk_en(vio_tg_err_chk_en),
      .vio_tg_err_clear(vio_tg_err_clear),
      .vio_tg_err_clear_all(vio_tg_err_clear_all),
      .vio_tg_err_continue(vio_tg_err_continue),
      .vio_tg_direct_instr_en(vio_tg_direct_instr_en),
      .vio_tg_instr_program_en(vio_tg_instr_program_en),
      .vio_tg_instr_num(vio_tg_instr_num),
      .vio_tg_instr_addr_mode(vio_tg_instr_addr_mode),
      .vio_tg_instr_data_mode(vio_tg_instr_data_mode),
      .vio_tg_instr_rw_mode(vio_tg_instr_rw_mode),
      .vio_tg_instr_rw_submode(vio_tg_instr_rw_submode),
      .vio_tg_instr_victim_mode(vio_tg_instr_victim_mode),
      .vio_tg_instr_victim_aggr_delay(vio_tg_instr_victim_aggr_delay),
      .vio_tg_instr_victim_select(vio_tg_instr_victim_select),
      .vio_tg_instr_num_of_iter(vio_tg_instr_num_of_iter),
      .vio_tg_instr_m_nops_btw_n_burst_m(vio_tg_instr_m_nops_btw_n_burst_m),
      .vio_tg_instr_m_nops_btw_n_burst_n(vio_tg_instr_m_nops_btw_n_burst_n),
      .vio_tg_instr_nxt_instr(vio_tg_instr_nxt_instr),
      
      .vio_tg_seed_program_en(vio_tg_seed_program_en),
      .vio_tg_seed_num(vio_tg_seed_num),
      .vio_tg_seed(vio_tg_seed),
      
      .vio_tg_glb_victim_bit(vio_tg_glb_victim_bit),		    
      .vio_tg_glb_start_addr(vio_tg_glb_start_addr),
      .vio_tg_glb_qdriv_rw_submode(vio_tg_glb_qdriv_rw_submode),
      
      .vio_tg_status_state(vio_tg_status_state),
      .vio_tg_status_err_bit_valid(vio_tg_status_err_bit_valid),
      .vio_tg_status_err_bit(vio_tg_status_err_bit), 	    
      .vio_tg_status_err_cnt(vio_tg_status_err_cnt),
      .vio_tg_status_err_addr(vio_tg_status_err_addr),
      .vio_tg_status_exp_bit_valid(vio_tg_status_exp_bit_valid),
      .vio_tg_status_exp_bit(vio_tg_status_exp_bit),
      .vio_tg_status_read_bit_valid(vio_tg_status_read_bit_valid),
      .vio_tg_status_read_bit(vio_tg_status_read_bit),
      .vio_tg_status_first_err_bit_valid(vio_tg_status_first_err_bit_valid),
      .vio_tg_status_first_err_bit(vio_tg_status_first_err_bit),
      .vio_tg_status_first_err_addr(vio_tg_status_first_err_addr),
      .vio_tg_status_first_exp_bit_valid(vio_tg_status_first_exp_bit_valid),
      .vio_tg_status_first_exp_bit(vio_tg_status_first_exp_bit),
      .vio_tg_status_first_read_bit_valid(vio_tg_status_first_read_bit_valid),
      .vio_tg_status_first_read_bit(vio_tg_status_first_read_bit),
      .vio_tg_status_err_bit_sticky_valid(vio_tg_status_err_bit_sticky_valid),
      .vio_tg_status_err_bit_sticky(vio_tg_status_err_bit_sticky),          
      .vio_tg_status_err_cnt_sticky(vio_tg_status_err_cnt_sticky),
      .vio_tg_status_err_type_valid(vio_tg_status_err_type_valid),
      .vio_tg_status_err_type(vio_tg_status_err_type),
      //.vio_tg_status_tot_rd_cnt(vio_tg_status_tot_rd_cnt),	          
      //.vio_tg_status_tot_wr_cnt(vio_tg_status_tot_wr_cnt),	    
      //.vio_tg_status_tot_rd_req_cyc_cnt(vio_tg_status_tot_rd_req_cyc_cnt),
      //.vio_tg_status_tot_wr_req_cyc_cnt(vio_tg_status_tot_wr_req_cyc_cnt),
      .vio_tg_status_wr_done(vio_tg_status_wr_done),
      .vio_tg_status_done(vio_tg_status_done),
      .vio_tg_status_watch_dog_hang(vio_tg_status_watch_dog_hang),
      .app_rdy(tg0_rdy),
      .app_wdf_rdy(tg0_wdf_rdy),
      .app_rd_data_valid(tg0_rd_data_valid),
      .app_rd_data(tg0_rd_data),
      .app_cmd(tg0_cmd),
      .app_addr(tg0_addr),
      .app_en(tg0_en),
      .app_wdf_mask(tg0_wdf_mask),
      .app_wdf_data(tg0_wdf_data),
      .app_wdf_end(tg0_wdf_end),
      .app_wdf_wren(tg0_wdf_wren),
      // QDRIIP
      .app_wdf_en(tg0_wdf_en),
      .app_wdf_addr(tg0_wdf_addr),
      .app_wdf_cmd(tg0_wdf_cmd),
      
      .tg_rw_submode(tg_rw_submode),
      .tg_qdriv_submode11_app_rd(tg_qdriv_submode11_app_rd),
      .tg_ila_debug(tg_ila_debug)
      );

   // Arbiter between Read/Write request
   ddr4_v2_2_4_tg_arbiter
     #(
       .TCQ(TCQ),
       .MEM_ARCH(MEM_ARCH),
       .MEM_TYPE(MEM_TYPE),
       .APP_DATA_WIDTH(APP_DATA_WIDTH_2_1),
       .APP_ADDR_WIDTH(APP_ADDR_WIDTH),
       .APP_CMD_WIDTH(APP_CMD_WIDTH),
       .DM_WIDTH(DM_WIDTH)
       )
   u_ddr4_v2_2_4_tg_arbiter
     (
      .clk(clk),
      .rst(rst),
      .init_calib_complete_r(init_calib_complete_r),
      .tg_rw_submode(tg_rw_submode),

      .tg1_rdy(tg1_rdy),
      .tg1_wdf_rdy(tg1_wdf_rdy),
      .tg1_cmd(tg1_cmd),
      .tg1_addr(tg1_addr),
      .tg1_en(tg1_en),
      .tg1_wdf_mask(tg1_wdf_mask),
      .tg1_wdf_data(tg1_wdf_data),
      .tg1_wdf_end(tg1_wdf_end),
      .tg1_wdf_wren(tg1_wdf_wren),
      .tg1_wdf_en(tg1_wdf_en),
      .tg1_wdf_addr(tg1_wdf_addr),
      .tg1_wdf_cmd(tg1_wdf_cmd),

      .tg0_rdy(tg0_rdy),
      .tg0_wdf_rdy(tg0_wdf_rdy),
      .tg0_cmd(tg0_cmd),
      .tg0_addr(tg0_addr),
      .tg0_en(tg0_en),
      .tg0_wdf_mask(tg0_wdf_mask),
      .tg0_wdf_data(tg0_wdf_data),
      .tg0_wdf_end(tg0_wdf_end),
      .tg0_wdf_wren(tg0_wdf_wren),
      .tg0_wdf_en(tg0_wdf_en),
      .tg0_wdf_addr(tg0_wdf_addr),
      .tg0_wdf_cmd(tg0_wdf_cmd)
      );

generate
   if (MEM_ARCH == "ULTRASCALE" && MEM_TYPE == "RLD3") begin
      localparam READ_REQUEST_FIFO_DEPTH = 1024*2;
      localparam LOG2READ_REQUEST_FIFO_DEPTH = 10+1; //clogb2(READ_REQUEST_FIFO_DEPTH);
      localparam LOG2CMD_PER_CLK_2_1         = (CMD_PER_CLK_2_1 == 4) ? 2 : 1;
   
      reg 			 app_en_rld3_r;
      reg [APP_CMD_WIDTH-1 : 0]  app_cmd_rld3_r;
      reg 			 app_rdy_rld3_r;
      reg 			 app_wdf_wren_rld3_r;

      reg [CMD_PER_CLK_2_1-1:0]  tg1_rd_data_valid_rld3;
      reg [APP_DATA_WIDTH_2_1-1 : 0] tg1_rd_data_rld3;      

   wire 				       read_request_fifo_full;
   wire 				       read_request_fifo_empty;
   wire [CMD_PER_CLK_2_1-1:0] 		       read_request_fifo_dout;
   reg [CMD_PER_CLK_2_1-1:0] 		       read_request_fifo_din;
   
   reg 					       read_request_read;
   reg [2:0] 				       read_request_cnt;

   reg [CMD_PER_CLK_2_1-1:0] 		       read_request_fifo_dout_r;
   reg 					       read_request_read_r;
   reg [2:0] 				       read_request_cnt_r;

      reg 				       read_request_accept;
      
   wire [3:0]				       read_request_mpfifo_cnt;
   wire [3:0] 				       read_request_mpfifo_space;
   wire 				       read_request_mpfifo_full;
   wire 				       read_request_mpfifo_empty;
   wire [APP_DATA_WIDTH_2_1-1:0] 	       read_request_mpfifo_dout;

   integer 				       i;
   
      always@(posedge clk) begin
	 if (rst) begin
	    app_en_rld3_r	     <= #TCQ 1'b0;
	    app_rdy_rld3_r	     <= #TCQ 1'b0;     
	    app_wdf_wren_rld3_r	     <= #TCQ 1'b0;
	    tg0_rd_data_valid_rld3_r <= #TCQ 'h0;
	    tg1_rd_data_valid_rld3   <= #TCQ 'h0;
	    //tg1_rd_data_rld3         <= #TCQ 'h0;
	 end
	 else begin
	    app_en_rld3_r	     <= #TCQ app_en;	     	     
	    app_cmd_rld3_r	     <= #TCQ app_cmd;          
	    app_rdy_rld3_r	     <= #TCQ app_rdy;          
	    app_wdf_wren_rld3_r	     <= #TCQ app_wdf_wren;
	    tg0_rd_data_valid_rld3_r <= #TCQ tg0_rd_data_valid_rld3;
	    tg0_rd_data_rld3_r       <= #TCQ tg0_rd_data_rld3;
	    tg1_rd_data_valid_rld3   <= #TCQ tg1_rd_data_valid;
	    tg1_rd_data_rld3         <= #TCQ tg1_rd_data;
	 end
      end
   always@(*) begin
      read_request_cnt = 'h0;
      for (i=0; i<CMD_PER_CLK_2_1; i=i+1) begin
	 //read_request_fifo_din[i] = app_en & app_rdy & (app_cmd[(APP_CMD_WIDTH/CMD_PER_CLK_2_1)*i+:(APP_CMD_WIDTH/CMD_PER_CLK_2_1)] == {(APP_CMD_WIDTH/CMD_PER_CLK_2_1-1){1'b0}, 1'h1});
	 read_request_fifo_din[i] = app_en_rld3_r & app_rdy_rld3_r & (app_cmd_rld3_r[i*(APP_CMD_WIDTH/CMD_PER_CLK_2_1)+:(APP_CMD_WIDTH/CMD_PER_CLK_2_1)] == 'h1);
	 read_request_cnt         = read_request_cnt + ((~read_request_fifo_empty && read_request_fifo_dout[i]) ? 'h1 : 'h0);
      end
   end

      ddr4_v2_2_4_tg_fifo 
	#(
	  .WIDTH(CMD_PER_CLK_2_1),
	  .DEPTH(READ_REQUEST_FIFO_DEPTH),
	  .LOG2DEPTH(LOG2READ_REQUEST_FIFO_DEPTH)
	  )
      u_ddr4_v2_2_4_tg_fifo
	(
	 .clk(clk),
	 .rst(rst),
	 .wren(app_en_rld3_r && app_rdy_rld3_r && ~app_wdf_wren_rld3_r),
	 .rden(read_request_read),
	 .din(read_request_fifo_din),
	 .dout(read_request_fifo_dout),
	 .full(read_request_fifo_full),
	 .empty(read_request_fifo_empty)
	 );   

      always @(*) begin
	    if ((~read_request_fifo_empty && /* ~read_request_accept &&*/ ~read_request_read_r) ||
		(~read_request_fifo_empty &&     read_request_accept &&    read_request_read_r)) 
	      begin
		 read_request_read = 1'b1;
	      end
	    else //if (~read_request_fifo_empty && ~read_request_accept && read_request_read_r) 
	      //if (read_request_fifo_empty && ~read_request_accept && ~read_request_read_r)
	      //if(read_request_fifo_empty && ~read_request_accept && read_request_read_r)
	      //if (read_request_fifo_empty && read_request_accept && ~read_request_read_r)
	      //if (read_request_fifo_empty && read_request_accept && read_request_read_r)
	      begin
		 read_request_read = 1'b0;
	      end
      end
      
      always @(posedge clk) begin
	 if (rst) begin
	    read_request_read_r      <= #TCQ 1'b0;
	    read_request_cnt_r       <= #TCQ 'b0;
	    read_request_fifo_dout_r <= #TCQ 'b0;
	 end
	 else begin
	    if ((~read_request_fifo_empty && /*~read_request_accept &&*/ ~read_request_read_r) ||
		(~read_request_fifo_empty &&    read_request_accept &&    read_request_read_r)) 
	      begin
		 // get data from read fifo
		 read_request_read_r      <= #TCQ 1'b1;
		 read_request_cnt_r       <= #TCQ read_request_cnt;
		 read_request_fifo_dout_r <= #TCQ read_request_fifo_dout;
	      end
	    else if ((~read_request_fifo_empty && ~read_request_accept   &&  read_request_read_r    ) ||
		     ( read_request_fifo_empty && ~read_request_accept /*&& ~read_request_read_r*/  ) ||
		     ( read_request_fifo_empty && read_request_accept    && ~read_request_read_r    ))   // NA
	      begin 
		 // Retain data
		 read_request_read_r      <= #TCQ read_request_read_r;
		 read_request_cnt_r       <= #TCQ read_request_cnt_r;
		 read_request_fifo_dout_r <= #TCQ read_request_fifo_dout_r;
	      end
	    else // (read_request_fifo_empty && read_request_accept && read_request_read_r)
	      begin
		 // retire data
		 read_request_read_r      <= #TCQ 1'b0;
		 read_request_cnt_r       <= #TCQ read_request_cnt_r;
		 read_request_fifo_dout_r <= #TCQ read_request_fifo_dout_r;
	      end
	 end
      end
      
      assign read_request_accept      = read_request_read_r && ~read_request_mpfifo_empty && (read_request_cnt_r <= read_request_mpfifo_cnt);
   
      ddr4_v2_2_4_tg_mpfifo 
	#(
	  .WIDTH(APP_DATA_WIDTH_2_1/CMD_PER_CLK_2_1),
	  .DEPTH(8),
	  .LOG2DEPTH(3),
	  .NUM_PORT(CMD_PER_CLK_2_1),
	  .LOG2NUM_PORT(LOG2CMD_PER_CLK_2_1)
	  )
      u_ddr4_v2_2_4_tg_mpfifo
	(
	 .clk(clk),
	 .rst(rst),
	 .wren(tg1_rd_data_valid_rld3),
	 .rden({CMD_PER_CLK_2_1{read_request_accept}} & read_request_fifo_dout_r),
	 .din(tg1_rd_data_rld3),
	 .dout(read_request_mpfifo_dout),
	 .full(read_request_mpfifo_full),
	 .empty(read_request_mpfifo_empty),
	 .cnt(read_request_mpfifo_cnt),
	 .space(read_request_mpfifo_space)
	 );
      assign tg0_rd_data_valid_rld3 = {CMD_PER_CLK_2_1{read_request_accept}} & read_request_fifo_dout_r;
      assign tg0_rd_data_rld3       = read_request_mpfifo_dout;
      assign tg0_rd_data_valid      = tg0_rd_data_valid_rld3_r;
      assign tg0_rd_data            = tg0_rd_data_rld3_r;
   end else begin
      assign tg0_rd_data_valid = tg1_rd_data_valid;
      assign tg0_rd_data       = tg1_rd_data;   
   end

   
endgenerate
   
   generate
      if (EN_2_1_CONVERTER == "FALSE") begin
	 assign tg1_rdy           = app_rdy;
	 assign tg1_wdf_rdy       = app_wdf_rdy;
	 assign tg1_rd_data_valid = app_rd_data_valid & {CMD_PER_CLK_2_1{init_calib_complete}};
	 assign tg1_rd_data       = app_rd_data;
	 
	 assign app_cmd          = tg1_cmd;
	 assign app_addr         = tg1_addr;
	 assign app_en           = tg1_en;
	 assign app_wdf_mask     = tg1_wdf_mask;
	 assign app_wdf_data     = tg1_wdf_data;
	 assign app_wdf_end      = tg1_wdf_end;
	 assign app_wdf_wren     = tg1_wdf_wren;
	 
	 assign app_wdf_en       = tg1_wdf_en;
	 assign app_wdf_addr     = tg1_wdf_addr;
	 assign app_wdf_cmd      = tg1_wdf_cmd;
      end
      else begin
	 ddr4_v2_2_4_tg_2to1_converter
	   #(
	     //.MEM_TYPE(MEM_TYPE),
	     .TCQ(TCQ),
	     .APP_DATA_WIDTH(APP_DATA_WIDTH),
	     .APP_ADDR_WIDTH(APP_ADDR_WIDTH),
	     .APP_CMD_WIDTH(APP_CMD_WIDTH),
	     //.CMD_PER_CLK(CMD_PER_CLK_2_1),
	     .NUM_DQ_PINS(NUM_DQ_PINS_POST_ECC)
	     )
	 u_ddr4_v2_2_4_tg_2to1_converter
	   (
	    .clk(clk),
	    .rst(rst|vio_tg_rst),
	    .app_rdy(app_rdy),
	    .app_wdf_rdy(app_wdf_rdy),
	    .app_rd_data_valid(| (app_rd_data_valid & {CMD_PER_CLK_2_1{init_calib_complete}})),
	    .app_rd_data(app_rd_data),
	    .app_cmd(app_cmd),
	    .app_addr(app_addr),
	    .app_en(app_en),
	    .app_wdf_mask(app_wdf_mask),
	    .app_wdf_data(app_wdf_data),
	    .app_wdf_end(app_wdf_end),
	    .app_wdf_wren(app_wdf_wren),
	    
	    .tg_rdy(tg1_rdy),
	    .tg_wdf_rdy(tg1_wdf_rdy),
	    .tg_rd_data_valid(tg1_rd_data_valid),
	    .tg_rd_data(tg1_rd_data),
	    .tg_cmd(tg1_cmd),
	    .tg_addr(tg1_addr),
	    .tg_en(tg1_en),
	    .tg_wdf_mask(tg1_wdf_mask),
	    .tg_wdf_data(tg1_wdf_data),
	    .tg_wdf_end(tg1_wdf_end),
	    .tg_wdf_wren(tg1_wdf_wren)
	    );

	 assign app_wdf_en       = tg1_wdf_en;
	 assign app_wdf_addr     = tg1_wdf_addr;
	 assign app_wdf_cmd      = tg1_wdf_cmd;
      end
   endgenerate

  //***************************************************************************
  // Reporting the test case status
  //***************************************************************************
//synthesis translate_off
generate
   if (MEM_TYPE != "QDRIV") begin
      initial
	begin : Logging
	   fork
              begin : calibration_done
		 wait (init_calib_complete);
		 wait (vio_tg_status_done);
		 if (!compare_error) begin
		    $display("TEST PASSED");
        $display("Test Completed Successfully");
		 end
		 else begin
		    $display("TEST FAILED: DATA ERROR");
		 end
		 repeat (10) @(posedge clk); #TCQ
		   $finish;
              end
	   join
	end
   end
endgenerate
//synthesis translate_on

endmodule


