

================================================================
== Vivado HLS Report for 'MadgwickAHRSupdateIM'
================================================================
* Date:           Fri Dec 15 16:22:19 2017

* Version:        2017.3.1 (Build 2033595 on Fri Oct 20 14:40:16 MDT 2017)
* Project:        MadgwickAHRSoriginal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.25|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   74|  204|   74|  204|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 205
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / (!or_cond1)
	151  / (or_cond1)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%q1_load = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:150]
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%q0_load = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:151]

 <State 2> : 0.00ns
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%q2_load = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:150]
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%q0_load_1 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:152]
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%q1_load_1 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:152]

 <State 3> : 6.56ns
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%gz_read = call float @_ssdm_op_Read.ap_auto.float(float %gz) nounwind"
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%gy_read = call float @_ssdm_op_Read.ap_auto.float(float %gy) nounwind"
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%gx_read = call float @_ssdm_op_Read.ap_auto.float(float %gx) nounwind"
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_to_int = bitcast float %q1_load to i32" [MadgwickAHRS.cpp:150]
ST_3 : Operation 215 [1/1] (0.86ns)   --->   "%tmp_neg = xor i32 %tmp_to_int, -2147483648" [MadgwickAHRS.cpp:150]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %tmp_neg to float" [MadgwickAHRS.cpp:150]
ST_3 : Operation 217 [4/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp, %gx_read" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [4/4] (5.70ns)   --->   "%tmp_7 = fmul float %q2_load, %gy_read" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %q0_load, %gx_read" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%q2_load_1 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:151]
ST_3 : Operation 221 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %q2_load_1, %gz_read" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [4/4] (5.70ns)   --->   "%tmp_10 = fmul float %q0_load_1, %gy_read" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [4/4] (5.70ns)   --->   "%tmp_11 = fmul float %q1_load_1, %gz_read" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%q0_load_2 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:153]
ST_3 : Operation 225 [4/4] (5.70ns)   --->   "%tmp_15 = fmul float %q0_load_2, %gz_read" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%q1_load_2 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:153]
ST_3 : Operation 227 [4/4] (5.70ns)   --->   "%tmp_16 = fmul float %q1_load_2, %gy_read" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 5.70ns
ST_4 : Operation 228 [3/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp, %gx_read" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [3/4] (5.70ns)   --->   "%tmp_7 = fmul float %q2_load, %gy_read" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %q0_load, %gx_read" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %q2_load_1, %gz_read" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [3/4] (5.70ns)   --->   "%tmp_10 = fmul float %q0_load_1, %gy_read" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [3/4] (5.70ns)   --->   "%tmp_11 = fmul float %q1_load_1, %gz_read" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [3/4] (5.70ns)   --->   "%tmp_15 = fmul float %q0_load_2, %gz_read" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [3/4] (5.70ns)   --->   "%tmp_16 = fmul float %q1_load_2, %gy_read" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 5.70ns
ST_5 : Operation 236 [2/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp, %gx_read" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [2/4] (5.70ns)   --->   "%tmp_7 = fmul float %q2_load, %gy_read" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %q0_load, %gx_read" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %q2_load_1, %gz_read" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [2/4] (5.70ns)   --->   "%tmp_10 = fmul float %q0_load_1, %gy_read" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [2/4] (5.70ns)   --->   "%tmp_11 = fmul float %q1_load_1, %gz_read" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [2/4] (5.70ns)   --->   "%tmp_15 = fmul float %q0_load_2, %gz_read" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [2/4] (5.70ns)   --->   "%tmp_16 = fmul float %q1_load_2, %gy_read" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 5.70ns
ST_6 : Operation 244 [1/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp, %gx_read" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/4] (5.70ns)   --->   "%tmp_7 = fmul float %q2_load, %gy_read" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%q3_load = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:150]
ST_6 : Operation 247 [4/4] (5.70ns)   --->   "%tmp_9 = fmul float %q3_load, %gz_read" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %q0_load, %gx_read" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %q2_load_1, %gz_read" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/4] (5.70ns)   --->   "%tmp_10 = fmul float %q0_load_1, %gy_read" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/4] (5.70ns)   --->   "%tmp_11 = fmul float %q1_load_1, %gz_read" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/4] (5.70ns)   --->   "%tmp_15 = fmul float %q0_load_2, %gz_read" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/4] (5.70ns)   --->   "%tmp_16 = fmul float %q1_load_2, %gy_read" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 7.26ns
ST_7 : Operation 254 [5/5] (7.25ns)   --->   "%tmp_8 = fsub float %tmp_6, %tmp_7" [MadgwickAHRS.cpp:150]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [3/4] (5.70ns)   --->   "%tmp_9 = fmul float %q3_load, %gz_read" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 256 [5/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_1, %tmp_2" [MadgwickAHRS.cpp:151]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%q3_load_1 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:151]
ST_7 : Operation 258 [4/4] (5.70ns)   --->   "%tmp_4 = fmul float %q3_load_1, %gy_read" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [5/5] (7.25ns)   --->   "%tmp_12 = fsub float %tmp_10, %tmp_11" [MadgwickAHRS.cpp:152]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [5/5] (7.25ns)   --->   "%tmp_17 = fadd float %tmp_15, %tmp_16" [MadgwickAHRS.cpp:153]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 7.26ns
ST_8 : Operation 261 [4/5] (7.25ns)   --->   "%tmp_8 = fsub float %tmp_6, %tmp_7" [MadgwickAHRS.cpp:150]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [2/4] (5.70ns)   --->   "%tmp_9 = fmul float %q3_load, %gz_read" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_1, %tmp_2" [MadgwickAHRS.cpp:151]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %q3_load_1, %gy_read" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [4/5] (7.25ns)   --->   "%tmp_12 = fsub float %tmp_10, %tmp_11" [MadgwickAHRS.cpp:152]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%q3_load_2 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:152]
ST_8 : Operation 267 [4/4] (5.70ns)   --->   "%tmp_13 = fmul float %q3_load_2, %gx_read" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 268 [4/5] (7.25ns)   --->   "%tmp_17 = fadd float %tmp_15, %tmp_16" [MadgwickAHRS.cpp:153]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%q2_load_2 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:153]
ST_8 : Operation 270 [4/4] (5.70ns)   --->   "%tmp_18 = fmul float %q2_load_2, %gx_read" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 7.26ns
ST_9 : Operation 271 [3/5] (7.25ns)   --->   "%tmp_8 = fsub float %tmp_6, %tmp_7" [MadgwickAHRS.cpp:150]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 272 [1/4] (5.70ns)   --->   "%tmp_9 = fmul float %q3_load, %gz_read" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_1, %tmp_2" [MadgwickAHRS.cpp:151]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %q3_load_1, %gy_read" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [3/5] (7.25ns)   --->   "%tmp_12 = fsub float %tmp_10, %tmp_11" [MadgwickAHRS.cpp:152]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [3/4] (5.70ns)   --->   "%tmp_13 = fmul float %q3_load_2, %gx_read" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [3/5] (7.25ns)   --->   "%tmp_17 = fadd float %tmp_15, %tmp_16" [MadgwickAHRS.cpp:153]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [3/4] (5.70ns)   --->   "%tmp_18 = fmul float %q2_load_2, %gx_read" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 7.26ns
ST_10 : Operation 279 [2/5] (7.25ns)   --->   "%tmp_8 = fsub float %tmp_6, %tmp_7" [MadgwickAHRS.cpp:150]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_1, %tmp_2" [MadgwickAHRS.cpp:151]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 281 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %q3_load_1, %gy_read" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [2/5] (7.25ns)   --->   "%tmp_12 = fsub float %tmp_10, %tmp_11" [MadgwickAHRS.cpp:152]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 283 [2/4] (5.70ns)   --->   "%tmp_13 = fmul float %q3_load_2, %gx_read" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [2/5] (7.25ns)   --->   "%tmp_17 = fadd float %tmp_15, %tmp_16" [MadgwickAHRS.cpp:153]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [2/4] (5.70ns)   --->   "%tmp_18 = fmul float %q2_load_2, %gx_read" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 7.26ns
ST_11 : Operation 286 [1/5] (7.25ns)   --->   "%tmp_8 = fsub float %tmp_6, %tmp_7" [MadgwickAHRS.cpp:150]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_1, %tmp_2" [MadgwickAHRS.cpp:151]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [1/5] (7.25ns)   --->   "%tmp_12 = fsub float %tmp_10, %tmp_11" [MadgwickAHRS.cpp:152]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [1/4] (5.70ns)   --->   "%tmp_13 = fmul float %q3_load_2, %gx_read" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [1/5] (7.25ns)   --->   "%tmp_17 = fadd float %tmp_15, %tmp_16" [MadgwickAHRS.cpp:153]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [1/4] (5.70ns)   --->   "%tmp_18 = fmul float %q2_load_2, %gx_read" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 7.26ns
ST_12 : Operation 292 [5/5] (7.25ns)   --->   "%tmp_s = fsub float %tmp_8, %tmp_9" [MadgwickAHRS.cpp:150]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [5/5] (7.25ns)   --->   "%tmp_5 = fsub float %tmp_3, %tmp_4" [MadgwickAHRS.cpp:151]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [5/5] (7.25ns)   --->   "%tmp_14 = fadd float %tmp_12, %tmp_13" [MadgwickAHRS.cpp:152]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [5/5] (7.25ns)   --->   "%tmp_19 = fsub float %tmp_17, %tmp_18" [MadgwickAHRS.cpp:153]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 7.26ns
ST_13 : Operation 296 [4/5] (7.25ns)   --->   "%tmp_s = fsub float %tmp_8, %tmp_9" [MadgwickAHRS.cpp:150]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 297 [4/5] (7.25ns)   --->   "%tmp_5 = fsub float %tmp_3, %tmp_4" [MadgwickAHRS.cpp:151]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 298 [4/5] (7.25ns)   --->   "%tmp_14 = fadd float %tmp_12, %tmp_13" [MadgwickAHRS.cpp:152]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 299 [4/5] (7.25ns)   --->   "%tmp_19 = fsub float %tmp_17, %tmp_18" [MadgwickAHRS.cpp:153]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 7.26ns
ST_14 : Operation 300 [3/5] (7.25ns)   --->   "%tmp_s = fsub float %tmp_8, %tmp_9" [MadgwickAHRS.cpp:150]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 301 [3/5] (7.25ns)   --->   "%tmp_5 = fsub float %tmp_3, %tmp_4" [MadgwickAHRS.cpp:151]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 302 [3/5] (7.25ns)   --->   "%tmp_14 = fadd float %tmp_12, %tmp_13" [MadgwickAHRS.cpp:152]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 303 [3/5] (7.25ns)   --->   "%tmp_19 = fsub float %tmp_17, %tmp_18" [MadgwickAHRS.cpp:153]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 7.26ns
ST_15 : Operation 304 [2/5] (7.25ns)   --->   "%tmp_s = fsub float %tmp_8, %tmp_9" [MadgwickAHRS.cpp:150]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 305 [2/5] (7.25ns)   --->   "%tmp_5 = fsub float %tmp_3, %tmp_4" [MadgwickAHRS.cpp:151]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 306 [2/5] (7.25ns)   --->   "%tmp_14 = fadd float %tmp_12, %tmp_13" [MadgwickAHRS.cpp:152]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 307 [2/5] (7.25ns)   --->   "%tmp_19 = fsub float %tmp_17, %tmp_18" [MadgwickAHRS.cpp:153]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 7.26ns
ST_16 : Operation 308 [1/5] (7.25ns)   --->   "%tmp_s = fsub float %tmp_8, %tmp_9" [MadgwickAHRS.cpp:150]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 309 [1/5] (7.25ns)   --->   "%tmp_5 = fsub float %tmp_3, %tmp_4" [MadgwickAHRS.cpp:151]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 310 [1/5] (7.25ns)   --->   "%tmp_14 = fadd float %tmp_12, %tmp_13" [MadgwickAHRS.cpp:152]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 311 [1/5] (7.25ns)   --->   "%tmp_19 = fsub float %tmp_17, %tmp_18" [MadgwickAHRS.cpp:153]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 5.70ns
ST_17 : Operation 312 [4/4] (5.70ns)   --->   "%qDot1 = fmul float %tmp_s, 5.000000e-01" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 313 [4/4] (5.70ns)   --->   "%qDot2 = fmul float %tmp_5, 5.000000e-01" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 314 [4/4] (5.70ns)   --->   "%qDot3 = fmul float %tmp_14, 5.000000e-01" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 315 [4/4] (5.70ns)   --->   "%qDot4 = fmul float %tmp_19, 5.000000e-01" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 5.70ns
ST_18 : Operation 316 [3/4] (5.70ns)   --->   "%qDot1 = fmul float %tmp_s, 5.000000e-01" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 317 [3/4] (5.70ns)   --->   "%qDot2 = fmul float %tmp_5, 5.000000e-01" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 318 [3/4] (5.70ns)   --->   "%qDot3 = fmul float %tmp_14, 5.000000e-01" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 319 [3/4] (5.70ns)   --->   "%qDot4 = fmul float %tmp_19, 5.000000e-01" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 6.79ns
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%az_read = call float @_ssdm_op_Read.ap_auto.float(float %az) nounwind"
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%ay_read = call float @_ssdm_op_Read.ap_auto.float(float %ay) nounwind"
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%ax_read = call float @_ssdm_op_Read.ap_auto.float(float %ax) nounwind"
ST_19 : Operation 323 [2/4] (5.70ns)   --->   "%qDot1 = fmul float %tmp_s, 5.000000e-01" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 324 [2/4] (5.70ns)   --->   "%qDot2 = fmul float %tmp_5, 5.000000e-01" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 325 [2/4] (5.70ns)   --->   "%qDot3 = fmul float %tmp_14, 5.000000e-01" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 326 [2/4] (5.70ns)   --->   "%qDot4 = fmul float %tmp_19, 5.000000e-01" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 327 [1/1] (6.78ns)   --->   "%tmp_27 = fcmp oeq float %ax_read, 0.000000e+00" [MadgwickAHRS.cpp:156]   --->   Core 103 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 328 [1/1] (6.78ns)   --->   "%tmp_101 = fcmp oeq float %ay_read, 0.000000e+00" [MadgwickAHRS.cpp:156]   --->   Core 103 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 329 [1/1] (6.78ns)   --->   "%tmp_106 = fcmp oeq float %az_read, 0.000000e+00" [MadgwickAHRS.cpp:156]   --->   Core 103 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 7.47ns
ST_20 : Operation 330 [1/4] (5.70ns)   --->   "%qDot1 = fmul float %tmp_s, 5.000000e-01" [MadgwickAHRS.cpp:150]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 331 [1/4] (5.70ns)   --->   "%qDot2 = fmul float %tmp_5, 5.000000e-01" [MadgwickAHRS.cpp:151]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 332 [1/4] (5.70ns)   --->   "%qDot3 = fmul float %tmp_14, 5.000000e-01" [MadgwickAHRS.cpp:152]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 333 [1/4] (5.70ns)   --->   "%qDot4 = fmul float %tmp_19, 5.000000e-01" [MadgwickAHRS.cpp:153]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%ax_to_int = bitcast float %ax_read to i32"
ST_20 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ax_to_int, i32 23, i32 30)"
ST_20 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i32 %ax_to_int to i23"
ST_20 : Operation 337 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_20, -1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 338 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_21, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node or_cond1)   --->   "%tmp_22 = or i1 %notrhs, %notlhs"   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node or_cond1)   --->   "%tmp_75 = and i1 %tmp_22, %tmp_27" [MadgwickAHRS.cpp:156]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 341 [1/1] (0.00ns)   --->   "%ay_to_int = bitcast float %ay_read to i32"
ST_20 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ay_to_int, i32 23, i32 30)"
ST_20 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_99 = trunc i32 %ay_to_int to i23"
ST_20 : Operation 344 [1/1] (1.55ns)   --->   "%notlhs4 = icmp ne i8 %tmp_94, -1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 345 [1/1] (2.44ns)   --->   "%notrhs5 = icmp eq i23 %tmp_99, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_100 = or i1 %notrhs5, %notlhs4"   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_102 = and i1 %tmp_100, %tmp_101" [MadgwickAHRS.cpp:156]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%az_to_int = bitcast float %az_read to i32"
ST_20 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %az_to_int, i32 23, i32 30)"
ST_20 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_104 = trunc i32 %az_to_int to i23"
ST_20 : Operation 351 [1/1] (1.55ns)   --->   "%notlhs6 = icmp ne i8 %tmp_103, -1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 352 [1/1] (2.44ns)   --->   "%notrhs7 = icmp eq i23 %tmp_104, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_105 = or i1 %notrhs7, %notlhs6"   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_107 = and i1 %tmp_105, %tmp_106" [MadgwickAHRS.cpp:156]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 355 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp1 = and i1 %tmp_102, %tmp_107" [MadgwickAHRS.cpp:156]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 356 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond1 = and i1 %tmp1, %tmp_75" [MadgwickAHRS.cpp:156]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 357 [1/1] (1.76ns)   --->   "br i1 %or_cond1, label %._crit_edge, label %1" [MadgwickAHRS.cpp:156]
ST_20 : Operation 358 [4/4] (5.70ns)   --->   "%tmp_23 = fmul float %ax_read, %ax_read" [MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 359 [4/4] (5.70ns)   --->   "%tmp_24 = fmul float %ay_read, %ay_read" [MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 5.70ns
ST_21 : Operation 360 [3/4] (5.70ns)   --->   "%tmp_23 = fmul float %ax_read, %ax_read" [MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 361 [3/4] (5.70ns)   --->   "%tmp_24 = fmul float %ay_read, %ay_read" [MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 5.70ns
ST_22 : Operation 362 [2/4] (5.70ns)   --->   "%tmp_23 = fmul float %ax_read, %ax_read" [MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 363 [2/4] (5.70ns)   --->   "%tmp_24 = fmul float %ay_read, %ay_read" [MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 5.70ns
ST_23 : Operation 364 [1/4] (5.70ns)   --->   "%tmp_23 = fmul float %ax_read, %ax_read" [MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 365 [1/4] (5.70ns)   --->   "%tmp_24 = fmul float %ay_read, %ay_read" [MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 7.26ns
ST_24 : Operation 366 [5/5] (7.25ns)   --->   "%tmp_25 = fadd float %tmp_23, %tmp_24" [MadgwickAHRS.cpp:159]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 7.26ns
ST_25 : Operation 367 [4/5] (7.25ns)   --->   "%tmp_25 = fadd float %tmp_23, %tmp_24" [MadgwickAHRS.cpp:159]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 368 [4/4] (5.70ns)   --->   "%tmp_26 = fmul float %az_read, %az_read" [MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 7.26ns
ST_26 : Operation 369 [3/5] (7.25ns)   --->   "%tmp_25 = fadd float %tmp_23, %tmp_24" [MadgwickAHRS.cpp:159]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 370 [3/4] (5.70ns)   --->   "%tmp_26 = fmul float %az_read, %az_read" [MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 7.26ns
ST_27 : Operation 371 [2/5] (7.25ns)   --->   "%tmp_25 = fadd float %tmp_23, %tmp_24" [MadgwickAHRS.cpp:159]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 372 [2/4] (5.70ns)   --->   "%tmp_26 = fmul float %az_read, %az_read" [MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 7.26ns
ST_28 : Operation 373 [1/5] (7.25ns)   --->   "%tmp_25 = fadd float %tmp_23, %tmp_24" [MadgwickAHRS.cpp:159]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 374 [1/4] (5.70ns)   --->   "%tmp_26 = fmul float %az_read, %az_read" [MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 7.26ns
ST_29 : Operation 375 [5/5] (7.25ns)   --->   "%x_assign = fadd float %tmp_25, %tmp_26" [MadgwickAHRS.cpp:159]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 7.26ns
ST_30 : Operation 376 [4/5] (7.25ns)   --->   "%x_assign = fadd float %tmp_25, %tmp_26" [MadgwickAHRS.cpp:159]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 7.26ns
ST_31 : Operation 377 [3/5] (7.25ns)   --->   "%x_assign = fadd float %tmp_25, %tmp_26" [MadgwickAHRS.cpp:159]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 7.26ns
ST_32 : Operation 378 [2/5] (7.25ns)   --->   "%x_assign = fadd float %tmp_25, %tmp_26" [MadgwickAHRS.cpp:159]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 7.26ns
ST_33 : Operation 379 [1/5] (7.25ns)   --->   "%x_assign = fadd float %tmp_25, %tmp_26" [MadgwickAHRS.cpp:159]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 5.70ns
ST_34 : Operation 380 [4/4] (5.70ns)   --->   "%halfx = fmul float %x_assign, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 381 [1/1] (0.00ns)   --->   "%y = bitcast float %x_assign to i32" [MadgwickAHRS.cpp:217->MadgwickAHRS.cpp:159]
ST_34 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %y, i32 1, i32 31)" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:159]

 <State 35> : 5.70ns
ST_35 : Operation 383 [3/4] (5.70ns)   --->   "%halfx = fmul float %x_assign, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 5.70ns
ST_36 : Operation 384 [2/4] (5.70ns)   --->   "%halfx = fmul float %x_assign, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 5.70ns
ST_37 : Operation 385 [1/4] (5.70ns)   --->   "%halfx = fmul float %x_assign, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 8.25ns
ST_38 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_108 = zext i31 %tmp_i to i32" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:159]
ST_38 : Operation 387 [1/1] (2.55ns)   --->   "%y_1 = sub i32 1597463007, %tmp_108" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:159]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_1_i = bitcast i32 %y_1 to float" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]
ST_38 : Operation 389 [4/4] (5.70ns)   --->   "%tmp_2_i = fmul float %halfx, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 5.70ns
ST_39 : Operation 390 [3/4] (5.70ns)   --->   "%tmp_2_i = fmul float %halfx, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 5.70ns
ST_40 : Operation 391 [2/4] (5.70ns)   --->   "%tmp_2_i = fmul float %halfx, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 5.70ns
ST_41 : Operation 392 [1/4] (5.70ns)   --->   "%tmp_2_i = fmul float %halfx, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 5.70ns
ST_42 : Operation 393 [4/4] (5.70ns)   --->   "%tmp_3_i = fmul float %tmp_2_i, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 5.70ns
ST_43 : Operation 394 [3/4] (5.70ns)   --->   "%tmp_3_i = fmul float %tmp_2_i, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 5.70ns
ST_44 : Operation 395 [2/4] (5.70ns)   --->   "%tmp_3_i = fmul float %tmp_2_i, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 5.70ns
ST_45 : Operation 396 [1/4] (5.70ns)   --->   "%tmp_3_i = fmul float %tmp_2_i, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 7.26ns
ST_46 : Operation 397 [5/5] (7.25ns)   --->   "%tmp_4_i = fsub float 1.500000e+00, %tmp_3_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 47> : 7.26ns
ST_47 : Operation 398 [4/5] (7.25ns)   --->   "%tmp_4_i = fsub float 1.500000e+00, %tmp_3_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 48> : 7.26ns
ST_48 : Operation 399 [3/5] (7.25ns)   --->   "%tmp_4_i = fsub float 1.500000e+00, %tmp_3_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 7.26ns
ST_49 : Operation 400 [2/5] (7.25ns)   --->   "%tmp_4_i = fsub float 1.500000e+00, %tmp_3_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 7.26ns
ST_50 : Operation 401 [1/5] (7.25ns)   --->   "%tmp_4_i = fsub float 1.500000e+00, %tmp_3_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 5.70ns
ST_51 : Operation 402 [4/4] (5.70ns)   --->   "%recipNorm = fmul float %tmp_1_i, %tmp_4_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 52> : 5.70ns
ST_52 : Operation 403 [3/4] (5.70ns)   --->   "%recipNorm = fmul float %tmp_1_i, %tmp_4_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 53> : 5.70ns
ST_53 : Operation 404 [2/4] (5.70ns)   --->   "%recipNorm = fmul float %tmp_1_i, %tmp_4_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 405 [1/1] (0.00ns)   --->   "%q0_load_3 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:165]
ST_53 : Operation 406 [1/1] (0.00ns)   --->   "%q3_load_3 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:168]

 <State 54> : 5.70ns
ST_54 : Operation 407 [1/4] (5.70ns)   --->   "%recipNorm = fmul float %tmp_1_i, %tmp_4_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 408 [1/1] (0.00ns)   --->   "%q1_load_3 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:166]
ST_54 : Operation 409 [1/1] (0.00ns)   --->   "%q0_load_4 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:169]
ST_54 : Operation 410 [1/1] (0.00ns)   --->   "%q3_load_4 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:177]

 <State 55> : 5.70ns
ST_55 : Operation 411 [4/4] (5.70ns)   --->   "%ax_assign = fmul float %recipNorm, %ax_read" [MadgwickAHRS.cpp:160]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 412 [4/4] (5.70ns)   --->   "%ay_assign = fmul float %recipNorm, %ay_read" [MadgwickAHRS.cpp:161]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 413 [4/4] (5.70ns)   --->   "%az_assign = fmul float %recipNorm, %az_read" [MadgwickAHRS.cpp:162]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 414 [4/4] (5.70ns)   --->   "%p_2q3 = fmul float %q3_load_3, 2.000000e+00" [MadgwickAHRS.cpp:168]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 415 [1/1] (0.00ns)   --->   "%q1_load_4 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:170]
ST_55 : Operation 416 [4/4] (5.70ns)   --->   "%p_4q1 = fmul float %q1_load_4, 4.000000e+00" [MadgwickAHRS.cpp:170]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 417 [1/1] (0.00ns)   --->   "%q0_load_5 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:174]
ST_55 : Operation 418 [1/1] (0.00ns)   --->   "%q3_load_5 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:177]
ST_55 : Operation 419 [4/4] (5.70ns)   --->   "%q3q3 = fmul float %q3_load_4, %q3_load_5" [MadgwickAHRS.cpp:177]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 56> : 5.70ns
ST_56 : Operation 420 [3/4] (5.70ns)   --->   "%ax_assign = fmul float %recipNorm, %ax_read" [MadgwickAHRS.cpp:160]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 421 [3/4] (5.70ns)   --->   "%ay_assign = fmul float %recipNorm, %ay_read" [MadgwickAHRS.cpp:161]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 422 [3/4] (5.70ns)   --->   "%az_assign = fmul float %recipNorm, %az_read" [MadgwickAHRS.cpp:162]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 423 [3/4] (5.70ns)   --->   "%p_2q3 = fmul float %q3_load_3, 2.000000e+00" [MadgwickAHRS.cpp:168]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 424 [3/4] (5.70ns)   --->   "%p_4q1 = fmul float %q1_load_4, 4.000000e+00" [MadgwickAHRS.cpp:170]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 425 [1/1] (0.00ns)   --->   "%q0_load_6 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:174]
ST_56 : Operation 426 [4/4] (5.70ns)   --->   "%q0q0 = fmul float %q0_load_5, %q0_load_6" [MadgwickAHRS.cpp:174]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 427 [3/4] (5.70ns)   --->   "%q3q3 = fmul float %q3_load_4, %q3_load_5" [MadgwickAHRS.cpp:177]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 57> : 5.70ns
ST_57 : Operation 428 [2/4] (5.70ns)   --->   "%ax_assign = fmul float %recipNorm, %ax_read" [MadgwickAHRS.cpp:160]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 429 [2/4] (5.70ns)   --->   "%ay_assign = fmul float %recipNorm, %ay_read" [MadgwickAHRS.cpp:161]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 430 [2/4] (5.70ns)   --->   "%az_assign = fmul float %recipNorm, %az_read" [MadgwickAHRS.cpp:162]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 431 [2/4] (5.70ns)   --->   "%p_2q3 = fmul float %q3_load_3, 2.000000e+00" [MadgwickAHRS.cpp:168]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 432 [2/4] (5.70ns)   --->   "%p_4q1 = fmul float %q1_load_4, 4.000000e+00" [MadgwickAHRS.cpp:170]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 433 [3/4] (5.70ns)   --->   "%q0q0 = fmul float %q0_load_5, %q0_load_6" [MadgwickAHRS.cpp:174]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 434 [2/4] (5.70ns)   --->   "%q3q3 = fmul float %q3_load_4, %q3_load_5" [MadgwickAHRS.cpp:177]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 58> : 5.70ns
ST_58 : Operation 435 [1/4] (5.70ns)   --->   "%ax_assign = fmul float %recipNorm, %ax_read" [MadgwickAHRS.cpp:160]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 436 [1/4] (5.70ns)   --->   "%ay_assign = fmul float %recipNorm, %ay_read" [MadgwickAHRS.cpp:161]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 437 [1/4] (5.70ns)   --->   "%az_assign = fmul float %recipNorm, %az_read" [MadgwickAHRS.cpp:162]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 438 [1/4] (5.70ns)   --->   "%p_2q3 = fmul float %q3_load_3, 2.000000e+00" [MadgwickAHRS.cpp:168]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 439 [1/4] (5.70ns)   --->   "%p_4q1 = fmul float %q1_load_4, 4.000000e+00" [MadgwickAHRS.cpp:170]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 440 [2/4] (5.70ns)   --->   "%q0q0 = fmul float %q0_load_5, %q0_load_6" [MadgwickAHRS.cpp:174]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 441 [1/4] (5.70ns)   --->   "%q3q3 = fmul float %q3_load_4, %q3_load_5" [MadgwickAHRS.cpp:177]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 59> : 5.70ns
ST_59 : Operation 442 [1/1] (0.00ns)   --->   "%q2_load_3 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:167]
ST_59 : Operation 443 [1/4] (5.70ns)   --->   "%q0q0 = fmul float %q0_load_5, %q0_load_6" [MadgwickAHRS.cpp:174]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 444 [4/4] (5.70ns)   --->   "%tmp_34 = fmul float %p_4q1, %q3q3" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 445 [4/4] (5.70ns)   --->   "%tmp_35 = fmul float %p_2q3, %ax_assign" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 60> : 5.70ns
ST_60 : Operation 446 [4/4] (5.70ns)   --->   "%p_2q0 = fmul float %q0_load_3, 2.000000e+00" [MadgwickAHRS.cpp:165]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 447 [1/1] (0.00ns)   --->   "%q2_load_4 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:171]
ST_60 : Operation 448 [3/4] (5.70ns)   --->   "%tmp_34 = fmul float %p_4q1, %q3q3" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 449 [3/4] (5.70ns)   --->   "%tmp_35 = fmul float %p_2q3, %ax_assign" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 450 [4/4] (5.70ns)   --->   "%tmp_37 = fmul float %q0q0, 4.000000e+00" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 5.70ns
ST_61 : Operation 451 [3/4] (5.70ns)   --->   "%p_2q0 = fmul float %q0_load_3, 2.000000e+00" [MadgwickAHRS.cpp:165]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 452 [1/1] (0.00ns)   --->   "%q1_load_5 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:172]
ST_61 : Operation 453 [1/1] (0.00ns)   --->   "%q2_load_5 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:173]
ST_61 : Operation 454 [2/4] (5.70ns)   --->   "%tmp_34 = fmul float %p_4q1, %q3q3" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 455 [2/4] (5.70ns)   --->   "%tmp_35 = fmul float %p_2q3, %ax_assign" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 456 [3/4] (5.70ns)   --->   "%tmp_37 = fmul float %q0q0, 4.000000e+00" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 62> : 5.70ns
ST_62 : Operation 457 [2/4] (5.70ns)   --->   "%p_2q0 = fmul float %q0_load_3, 2.000000e+00" [MadgwickAHRS.cpp:165]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 458 [1/1] (0.00ns)   --->   "%q1_load_6 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:175]
ST_62 : Operation 459 [1/1] (0.00ns)   --->   "%q2_load_6 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:176]
ST_62 : Operation 460 [1/4] (5.70ns)   --->   "%tmp_34 = fmul float %p_4q1, %q3q3" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 461 [1/4] (5.70ns)   --->   "%tmp_35 = fmul float %p_2q3, %ax_assign" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 462 [2/4] (5.70ns)   --->   "%tmp_37 = fmul float %q0q0, 4.000000e+00" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 63> : 7.26ns
ST_63 : Operation 463 [1/4] (5.70ns)   --->   "%p_2q0 = fmul float %q0_load_3, 2.000000e+00" [MadgwickAHRS.cpp:165]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 464 [4/4] (5.70ns)   --->   "%p_2q1 = fmul float %q1_load_3, 2.000000e+00" [MadgwickAHRS.cpp:166]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 465 [4/4] (5.70ns)   --->   "%p_2q2 = fmul float %q2_load_3, 2.000000e+00" [MadgwickAHRS.cpp:167]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 466 [4/4] (5.70ns)   --->   "%p_4q0 = fmul float %q0_load_4, 4.000000e+00" [MadgwickAHRS.cpp:169]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 467 [1/1] (0.00ns)   --->   "%q1_load_7 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:175]
ST_63 : Operation 468 [4/4] (5.70ns)   --->   "%q1q1 = fmul float %q1_load_6, %q1_load_7" [MadgwickAHRS.cpp:175]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 469 [1/1] (0.00ns)   --->   "%q2_load_7 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:176]
ST_63 : Operation 470 [4/4] (5.70ns)   --->   "%q2q2 = fmul float %q2_load_6, %q2_load_7" [MadgwickAHRS.cpp:176]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 471 [5/5] (7.25ns)   --->   "%tmp_36 = fsub float %tmp_34, %tmp_35" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 472 [1/4] (5.70ns)   --->   "%tmp_37 = fmul float %q0q0, 4.000000e+00" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 64> : 7.26ns
ST_64 : Operation 473 [3/4] (5.70ns)   --->   "%p_2q1 = fmul float %q1_load_3, 2.000000e+00" [MadgwickAHRS.cpp:166]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 474 [3/4] (5.70ns)   --->   "%p_2q2 = fmul float %q2_load_3, 2.000000e+00" [MadgwickAHRS.cpp:167]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 475 [3/4] (5.70ns)   --->   "%p_4q0 = fmul float %q0_load_4, 4.000000e+00" [MadgwickAHRS.cpp:169]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 476 [3/4] (5.70ns)   --->   "%q1q1 = fmul float %q1_load_6, %q1_load_7" [MadgwickAHRS.cpp:175]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 477 [3/4] (5.70ns)   --->   "%q2q2 = fmul float %q2_load_6, %q2_load_7" [MadgwickAHRS.cpp:176]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 478 [4/5] (7.25ns)   --->   "%tmp_36 = fsub float %tmp_34, %tmp_35" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 479 [1/1] (0.00ns)   --->   "%q1_load_8 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:181]
ST_64 : Operation 480 [4/4] (5.70ns)   --->   "%tmp_38 = fmul float %tmp_37, %q1_load_8" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 481 [1/1] (0.00ns)   --->   "%q2_load_8 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:182]
ST_64 : Operation 482 [4/4] (5.70ns)   --->   "%tmp_48 = fmul float %tmp_37, %q2_load_8" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 483 [4/4] (5.70ns)   --->   "%tmp_49 = fmul float %p_2q0, %ax_assign" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 65> : 7.26ns
ST_65 : Operation 484 [2/4] (5.70ns)   --->   "%p_2q1 = fmul float %q1_load_3, 2.000000e+00" [MadgwickAHRS.cpp:166]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 485 [2/4] (5.70ns)   --->   "%p_2q2 = fmul float %q2_load_3, 2.000000e+00" [MadgwickAHRS.cpp:167]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 486 [2/4] (5.70ns)   --->   "%p_4q0 = fmul float %q0_load_4, 4.000000e+00" [MadgwickAHRS.cpp:169]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 487 [4/4] (5.70ns)   --->   "%p_4q2 = fmul float %q2_load_4, 4.000000e+00" [MadgwickAHRS.cpp:171]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 488 [2/4] (5.70ns)   --->   "%q1q1 = fmul float %q1_load_6, %q1_load_7" [MadgwickAHRS.cpp:175]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 489 [2/4] (5.70ns)   --->   "%q2q2 = fmul float %q2_load_6, %q2_load_7" [MadgwickAHRS.cpp:176]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 490 [3/5] (7.25ns)   --->   "%tmp_36 = fsub float %tmp_34, %tmp_35" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 491 [3/4] (5.70ns)   --->   "%tmp_38 = fmul float %tmp_37, %q1_load_8" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 492 [3/4] (5.70ns)   --->   "%tmp_48 = fmul float %tmp_37, %q2_load_8" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 493 [3/4] (5.70ns)   --->   "%tmp_49 = fmul float %p_2q0, %ax_assign" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 66> : 7.26ns
ST_66 : Operation 494 [1/4] (5.70ns)   --->   "%p_2q1 = fmul float %q1_load_3, 2.000000e+00" [MadgwickAHRS.cpp:166]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 495 [1/4] (5.70ns)   --->   "%p_2q2 = fmul float %q2_load_3, 2.000000e+00" [MadgwickAHRS.cpp:167]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 496 [1/4] (5.70ns)   --->   "%p_4q0 = fmul float %q0_load_4, 4.000000e+00" [MadgwickAHRS.cpp:169]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 497 [3/4] (5.70ns)   --->   "%p_4q2 = fmul float %q2_load_4, 4.000000e+00" [MadgwickAHRS.cpp:171]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 498 [1/4] (5.70ns)   --->   "%q1q1 = fmul float %q1_load_6, %q1_load_7" [MadgwickAHRS.cpp:175]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 499 [1/4] (5.70ns)   --->   "%q2q2 = fmul float %q2_load_6, %q2_load_7" [MadgwickAHRS.cpp:176]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 500 [2/5] (7.25ns)   --->   "%tmp_36 = fsub float %tmp_34, %tmp_35" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 501 [2/4] (5.70ns)   --->   "%tmp_38 = fmul float %tmp_37, %q1_load_8" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 502 [2/4] (5.70ns)   --->   "%tmp_48 = fmul float %tmp_37, %q2_load_8" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 503 [2/4] (5.70ns)   --->   "%tmp_49 = fmul float %p_2q0, %ax_assign" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 67> : 7.26ns
ST_67 : Operation 504 [2/4] (5.70ns)   --->   "%p_4q2 = fmul float %q2_load_4, 4.000000e+00" [MadgwickAHRS.cpp:171]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 505 [4/4] (5.70ns)   --->   "%tmp_28 = fmul float %p_4q0, %q2q2" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 506 [4/4] (5.70ns)   --->   "%tmp_29 = fmul float %p_2q2, %ax_assign" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 507 [4/4] (5.70ns)   --->   "%tmp_33 = fmul float %p_2q1, %ay_assign" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 508 [1/5] (7.25ns)   --->   "%tmp_36 = fsub float %tmp_34, %tmp_35" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 509 [1/4] (5.70ns)   --->   "%tmp_38 = fmul float %tmp_37, %q1_load_8" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 510 [4/4] (5.70ns)   --->   "%tmp_40 = fmul float %p_2q0, %ay_assign" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 511 [1/4] (5.70ns)   --->   "%tmp_48 = fmul float %tmp_37, %q2_load_8" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 512 [1/4] (5.70ns)   --->   "%tmp_49 = fmul float %p_2q0, %ax_assign" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 513 [4/4] (5.70ns)   --->   "%tmp_53 = fmul float %p_2q3, %ay_assign" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 514 [4/4] (5.70ns)   --->   "%tmp_61 = fmul float %q1q1, 4.000000e+00" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 515 [4/4] (5.70ns)   --->   "%tmp_63 = fmul float %p_2q1, %ax_assign" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 516 [4/4] (5.70ns)   --->   "%tmp_68 = fmul float %p_2q2, %ay_assign" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 68> : 7.26ns
ST_68 : Operation 517 [1/4] (5.70ns)   --->   "%p_4q2 = fmul float %q2_load_4, 4.000000e+00" [MadgwickAHRS.cpp:171]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 518 [3/4] (5.70ns)   --->   "%tmp_28 = fmul float %p_4q0, %q2q2" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 519 [3/4] (5.70ns)   --->   "%tmp_29 = fmul float %p_2q2, %ax_assign" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 520 [3/4] (5.70ns)   --->   "%tmp_33 = fmul float %p_2q1, %ay_assign" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 521 [5/5] (7.25ns)   --->   "%tmp_39 = fadd float %tmp_36, %tmp_38" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 522 [3/4] (5.70ns)   --->   "%tmp_40 = fmul float %p_2q0, %ay_assign" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 523 [5/5] (7.25ns)   --->   "%tmp_50 = fadd float %tmp_48, %tmp_49" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 524 [3/4] (5.70ns)   --->   "%tmp_53 = fmul float %p_2q3, %ay_assign" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 525 [3/4] (5.70ns)   --->   "%tmp_61 = fmul float %q1q1, 4.000000e+00" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 526 [3/4] (5.70ns)   --->   "%tmp_63 = fmul float %p_2q1, %ax_assign" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 527 [3/4] (5.70ns)   --->   "%tmp_68 = fmul float %p_2q2, %ay_assign" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 69> : 7.26ns
ST_69 : Operation 528 [2/4] (5.70ns)   --->   "%tmp_28 = fmul float %p_4q0, %q2q2" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 529 [2/4] (5.70ns)   --->   "%tmp_29 = fmul float %p_2q2, %ax_assign" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 530 [2/4] (5.70ns)   --->   "%tmp_33 = fmul float %p_2q1, %ay_assign" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 531 [4/5] (7.25ns)   --->   "%tmp_39 = fadd float %tmp_36, %tmp_38" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 532 [2/4] (5.70ns)   --->   "%tmp_40 = fmul float %p_2q0, %ay_assign" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 533 [4/5] (7.25ns)   --->   "%tmp_50 = fadd float %tmp_48, %tmp_49" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 534 [4/4] (5.70ns)   --->   "%tmp_51 = fmul float %p_4q2, %q3q3" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 535 [2/4] (5.70ns)   --->   "%tmp_53 = fmul float %p_2q3, %ay_assign" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 536 [2/4] (5.70ns)   --->   "%tmp_61 = fmul float %q1q1, 4.000000e+00" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 537 [2/4] (5.70ns)   --->   "%tmp_63 = fmul float %p_2q1, %ax_assign" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 538 [2/4] (5.70ns)   --->   "%tmp_68 = fmul float %p_2q2, %ay_assign" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 70> : 7.26ns
ST_70 : Operation 539 [1/4] (5.70ns)   --->   "%tmp_28 = fmul float %p_4q0, %q2q2" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 540 [1/4] (5.70ns)   --->   "%tmp_29 = fmul float %p_2q2, %ax_assign" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 541 [1/4] (5.70ns)   --->   "%tmp_33 = fmul float %p_2q1, %ay_assign" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 542 [3/5] (7.25ns)   --->   "%tmp_39 = fadd float %tmp_36, %tmp_38" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 543 [1/4] (5.70ns)   --->   "%tmp_40 = fmul float %p_2q0, %ay_assign" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 544 [3/5] (7.25ns)   --->   "%tmp_50 = fadd float %tmp_48, %tmp_49" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 545 [3/4] (5.70ns)   --->   "%tmp_51 = fmul float %p_4q2, %q3q3" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 546 [1/4] (5.70ns)   --->   "%tmp_53 = fmul float %p_2q3, %ay_assign" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 547 [1/4] (5.70ns)   --->   "%tmp_61 = fmul float %q1q1, 4.000000e+00" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 548 [1/4] (5.70ns)   --->   "%tmp_63 = fmul float %p_2q1, %ax_assign" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 549 [1/4] (5.70ns)   --->   "%tmp_68 = fmul float %p_2q2, %ay_assign" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 71> : 7.26ns
ST_71 : Operation 550 [5/5] (7.25ns)   --->   "%tmp_30 = fadd float %tmp_28, %tmp_29" [MadgwickAHRS.cpp:180]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 551 [2/5] (7.25ns)   --->   "%tmp_39 = fadd float %tmp_36, %tmp_38" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 552 [2/5] (7.25ns)   --->   "%tmp_50 = fadd float %tmp_48, %tmp_49" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 553 [2/4] (5.70ns)   --->   "%tmp_51 = fmul float %p_4q2, %q3q3" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 554 [1/1] (0.00ns)   --->   "%q3_load_6 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:183]
ST_71 : Operation 555 [4/4] (5.70ns)   --->   "%tmp_62 = fmul float %tmp_61, %q3_load_6" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 72> : 7.26ns
ST_72 : Operation 556 [4/5] (7.25ns)   --->   "%tmp_30 = fadd float %tmp_28, %tmp_29" [MadgwickAHRS.cpp:180]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 557 [4/4] (5.70ns)   --->   "%tmp_31 = fmul float %p_4q0, %q1q1" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 558 [1/5] (7.25ns)   --->   "%tmp_39 = fadd float %tmp_36, %tmp_38" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 559 [1/5] (7.25ns)   --->   "%tmp_50 = fadd float %tmp_48, %tmp_49" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 560 [1/4] (5.70ns)   --->   "%tmp_51 = fmul float %p_4q2, %q3q3" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 561 [3/4] (5.70ns)   --->   "%tmp_62 = fmul float %tmp_61, %q3_load_6" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 562 [4/4] (5.70ns)   --->   "%tmp_65 = fmul float %q2q2, 4.000000e+00" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 73> : 7.26ns
ST_73 : Operation 563 [3/5] (7.25ns)   --->   "%tmp_30 = fadd float %tmp_28, %tmp_29" [MadgwickAHRS.cpp:180]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 564 [3/4] (5.70ns)   --->   "%tmp_31 = fmul float %p_4q0, %q1q1" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 565 [5/5] (7.25ns)   --->   "%tmp_41 = fsub float %tmp_39, %tmp_40" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 566 [5/5] (7.25ns)   --->   "%tmp_52 = fadd float %tmp_50, %tmp_51" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 567 [2/4] (5.70ns)   --->   "%tmp_62 = fmul float %tmp_61, %q3_load_6" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 568 [3/4] (5.70ns)   --->   "%tmp_65 = fmul float %q2q2, 4.000000e+00" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 74> : 7.26ns
ST_74 : Operation 569 [2/5] (7.25ns)   --->   "%tmp_30 = fadd float %tmp_28, %tmp_29" [MadgwickAHRS.cpp:180]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 570 [2/4] (5.70ns)   --->   "%tmp_31 = fmul float %p_4q0, %q1q1" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 571 [4/5] (7.25ns)   --->   "%tmp_41 = fsub float %tmp_39, %tmp_40" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 572 [4/5] (7.25ns)   --->   "%tmp_52 = fadd float %tmp_50, %tmp_51" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 573 [1/4] (5.70ns)   --->   "%tmp_62 = fmul float %tmp_61, %q3_load_6" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 574 [2/4] (5.70ns)   --->   "%tmp_65 = fmul float %q2q2, 4.000000e+00" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 75> : 7.26ns
ST_75 : Operation 575 [4/4] (5.70ns)   --->   "%p_8q1 = fmul float %q1_load_5, 8.000000e+00" [MadgwickAHRS.cpp:172]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 576 [4/4] (5.70ns)   --->   "%p_8q2 = fmul float %q2_load_5, 8.000000e+00" [MadgwickAHRS.cpp:173]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 577 [1/5] (7.25ns)   --->   "%tmp_30 = fadd float %tmp_28, %tmp_29" [MadgwickAHRS.cpp:180]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 578 [1/4] (5.70ns)   --->   "%tmp_31 = fmul float %p_4q0, %q1q1" [MadgwickAHRS.cpp:180]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 579 [3/5] (7.25ns)   --->   "%tmp_41 = fsub float %tmp_39, %tmp_40" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 580 [3/5] (7.25ns)   --->   "%tmp_52 = fadd float %tmp_50, %tmp_51" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 581 [5/5] (7.25ns)   --->   "%tmp_64 = fsub float %tmp_62, %tmp_63" [MadgwickAHRS.cpp:183]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 582 [1/4] (5.70ns)   --->   "%tmp_65 = fmul float %q2q2, 4.000000e+00" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 76> : 7.26ns
ST_76 : Operation 583 [3/4] (5.70ns)   --->   "%p_8q1 = fmul float %q1_load_5, 8.000000e+00" [MadgwickAHRS.cpp:172]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 584 [3/4] (5.70ns)   --->   "%p_8q2 = fmul float %q2_load_5, 8.000000e+00" [MadgwickAHRS.cpp:173]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 585 [5/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_30, %tmp_31" [MadgwickAHRS.cpp:180]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 586 [2/5] (7.25ns)   --->   "%tmp_41 = fsub float %tmp_39, %tmp_40" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 587 [2/5] (7.25ns)   --->   "%tmp_52 = fadd float %tmp_50, %tmp_51" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 588 [4/5] (7.25ns)   --->   "%tmp_64 = fsub float %tmp_62, %tmp_63" [MadgwickAHRS.cpp:183]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 589 [1/1] (0.00ns)   --->   "%q3_load_7 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:183]
ST_76 : Operation 590 [4/4] (5.70ns)   --->   "%tmp_66 = fmul float %tmp_65, %q3_load_7" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 77> : 7.26ns
ST_77 : Operation 591 [2/4] (5.70ns)   --->   "%p_8q1 = fmul float %q1_load_5, 8.000000e+00" [MadgwickAHRS.cpp:172]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 592 [2/4] (5.70ns)   --->   "%p_8q2 = fmul float %q2_load_5, 8.000000e+00" [MadgwickAHRS.cpp:173]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 593 [4/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_30, %tmp_31" [MadgwickAHRS.cpp:180]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 594 [1/5] (7.25ns)   --->   "%tmp_41 = fsub float %tmp_39, %tmp_40" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 595 [1/5] (7.25ns)   --->   "%tmp_52 = fadd float %tmp_50, %tmp_51" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 596 [3/5] (7.25ns)   --->   "%tmp_64 = fsub float %tmp_62, %tmp_63" [MadgwickAHRS.cpp:183]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 597 [3/4] (5.70ns)   --->   "%tmp_66 = fmul float %tmp_65, %q3_load_7" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 78> : 7.26ns
ST_78 : Operation 598 [1/4] (5.70ns)   --->   "%p_8q1 = fmul float %q1_load_5, 8.000000e+00" [MadgwickAHRS.cpp:172]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 599 [1/4] (5.70ns)   --->   "%p_8q2 = fmul float %q2_load_5, 8.000000e+00" [MadgwickAHRS.cpp:173]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 600 [3/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_30, %tmp_31" [MadgwickAHRS.cpp:180]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 601 [5/5] (7.25ns)   --->   "%tmp_42 = fsub float %tmp_41, %p_4q1" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 602 [5/5] (7.25ns)   --->   "%tmp_54 = fsub float %tmp_52, %tmp_53" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 603 [2/5] (7.25ns)   --->   "%tmp_64 = fsub float %tmp_62, %tmp_63" [MadgwickAHRS.cpp:183]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 604 [2/4] (5.70ns)   --->   "%tmp_66 = fmul float %tmp_65, %q3_load_7" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 79> : 7.26ns
ST_79 : Operation 605 [2/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_30, %tmp_31" [MadgwickAHRS.cpp:180]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 606 [4/5] (7.25ns)   --->   "%tmp_42 = fsub float %tmp_41, %p_4q1" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 607 [4/4] (5.70ns)   --->   "%tmp_43 = fmul float %p_8q1, %q1q1" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 608 [4/4] (5.70ns)   --->   "%tmp_45 = fmul float %p_8q1, %q2q2" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 609 [4/5] (7.25ns)   --->   "%tmp_54 = fsub float %tmp_52, %tmp_53" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 610 [4/4] (5.70ns)   --->   "%tmp_56 = fmul float %p_8q2, %q1q1" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 611 [4/4] (5.70ns)   --->   "%tmp_58 = fmul float %p_8q2, %q2q2" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 612 [1/5] (7.25ns)   --->   "%tmp_64 = fsub float %tmp_62, %tmp_63" [MadgwickAHRS.cpp:183]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 613 [1/4] (5.70ns)   --->   "%tmp_66 = fmul float %tmp_65, %q3_load_7" [MadgwickAHRS.cpp:183]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 80> : 7.26ns
ST_80 : Operation 614 [1/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_30, %tmp_31" [MadgwickAHRS.cpp:180]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 615 [3/5] (7.25ns)   --->   "%tmp_42 = fsub float %tmp_41, %p_4q1" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 616 [3/4] (5.70ns)   --->   "%tmp_43 = fmul float %p_8q1, %q1q1" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 617 [3/4] (5.70ns)   --->   "%tmp_45 = fmul float %p_8q1, %q2q2" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 618 [3/5] (7.25ns)   --->   "%tmp_54 = fsub float %tmp_52, %tmp_53" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 619 [3/4] (5.70ns)   --->   "%tmp_56 = fmul float %p_8q2, %q1q1" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 620 [3/4] (5.70ns)   --->   "%tmp_58 = fmul float %p_8q2, %q2q2" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 621 [5/5] (7.25ns)   --->   "%tmp_67 = fadd float %tmp_64, %tmp_66" [MadgwickAHRS.cpp:183]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 81> : 7.26ns
ST_81 : Operation 622 [5/5] (7.25ns)   --->   "%s0 = fsub float %tmp_32, %tmp_33" [MadgwickAHRS.cpp:180]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 623 [2/5] (7.25ns)   --->   "%tmp_42 = fsub float %tmp_41, %p_4q1" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 624 [2/4] (5.70ns)   --->   "%tmp_43 = fmul float %p_8q1, %q1q1" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 625 [2/4] (5.70ns)   --->   "%tmp_45 = fmul float %p_8q1, %q2q2" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 626 [2/5] (7.25ns)   --->   "%tmp_54 = fsub float %tmp_52, %tmp_53" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 627 [2/4] (5.70ns)   --->   "%tmp_56 = fmul float %p_8q2, %q1q1" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 628 [2/4] (5.70ns)   --->   "%tmp_58 = fmul float %p_8q2, %q2q2" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 629 [4/5] (7.25ns)   --->   "%tmp_67 = fadd float %tmp_64, %tmp_66" [MadgwickAHRS.cpp:183]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 82> : 7.26ns
ST_82 : Operation 630 [4/5] (7.25ns)   --->   "%s0 = fsub float %tmp_32, %tmp_33" [MadgwickAHRS.cpp:180]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 631 [1/5] (7.25ns)   --->   "%tmp_42 = fsub float %tmp_41, %p_4q1" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 632 [1/4] (5.70ns)   --->   "%tmp_43 = fmul float %p_8q1, %q1q1" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 633 [1/4] (5.70ns)   --->   "%tmp_45 = fmul float %p_8q1, %q2q2" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 634 [1/5] (7.25ns)   --->   "%tmp_54 = fsub float %tmp_52, %tmp_53" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 635 [1/4] (5.70ns)   --->   "%tmp_56 = fmul float %p_8q2, %q1q1" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 636 [1/4] (5.70ns)   --->   "%tmp_58 = fmul float %p_8q2, %q2q2" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 637 [3/5] (7.25ns)   --->   "%tmp_67 = fadd float %tmp_64, %tmp_66" [MadgwickAHRS.cpp:183]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 83> : 7.26ns
ST_83 : Operation 638 [3/5] (7.25ns)   --->   "%s0 = fsub float %tmp_32, %tmp_33" [MadgwickAHRS.cpp:180]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 639 [5/5] (7.25ns)   --->   "%tmp_44 = fadd float %tmp_42, %tmp_43" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 640 [4/4] (5.70ns)   --->   "%tmp_47 = fmul float %p_4q1, %az_assign" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 641 [5/5] (7.25ns)   --->   "%tmp_55 = fsub float %tmp_54, %p_4q2" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 642 [4/4] (5.70ns)   --->   "%tmp_60 = fmul float %p_4q2, %az_assign" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 643 [2/5] (7.25ns)   --->   "%tmp_67 = fadd float %tmp_64, %tmp_66" [MadgwickAHRS.cpp:183]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 84> : 7.26ns
ST_84 : Operation 644 [2/5] (7.25ns)   --->   "%s0 = fsub float %tmp_32, %tmp_33" [MadgwickAHRS.cpp:180]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 645 [4/5] (7.25ns)   --->   "%tmp_44 = fadd float %tmp_42, %tmp_43" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 646 [3/4] (5.70ns)   --->   "%tmp_47 = fmul float %p_4q1, %az_assign" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 647 [4/5] (7.25ns)   --->   "%tmp_55 = fsub float %tmp_54, %p_4q2" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 648 [3/4] (5.70ns)   --->   "%tmp_60 = fmul float %p_4q2, %az_assign" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 649 [1/5] (7.25ns)   --->   "%tmp_67 = fadd float %tmp_64, %tmp_66" [MadgwickAHRS.cpp:183]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 85> : 7.26ns
ST_85 : Operation 650 [1/5] (7.25ns)   --->   "%s0 = fsub float %tmp_32, %tmp_33" [MadgwickAHRS.cpp:180]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 651 [3/5] (7.25ns)   --->   "%tmp_44 = fadd float %tmp_42, %tmp_43" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 652 [2/4] (5.70ns)   --->   "%tmp_47 = fmul float %p_4q1, %az_assign" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 653 [3/5] (7.25ns)   --->   "%tmp_55 = fsub float %tmp_54, %p_4q2" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 654 [2/4] (5.70ns)   --->   "%tmp_60 = fmul float %p_4q2, %az_assign" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 655 [5/5] (7.25ns)   --->   "%s3 = fsub float %tmp_67, %tmp_68" [MadgwickAHRS.cpp:183]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 86> : 7.26ns
ST_86 : Operation 656 [2/5] (7.25ns)   --->   "%tmp_44 = fadd float %tmp_42, %tmp_43" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 657 [1/4] (5.70ns)   --->   "%tmp_47 = fmul float %p_4q1, %az_assign" [MadgwickAHRS.cpp:181]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 658 [2/5] (7.25ns)   --->   "%tmp_55 = fsub float %tmp_54, %p_4q2" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 659 [1/4] (5.70ns)   --->   "%tmp_60 = fmul float %p_4q2, %az_assign" [MadgwickAHRS.cpp:182]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 660 [4/5] (7.25ns)   --->   "%s3 = fsub float %tmp_67, %tmp_68" [MadgwickAHRS.cpp:183]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 87> : 7.26ns
ST_87 : Operation 661 [1/5] (7.25ns)   --->   "%tmp_44 = fadd float %tmp_42, %tmp_43" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 662 [1/5] (7.25ns)   --->   "%tmp_55 = fsub float %tmp_54, %p_4q2" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 663 [3/5] (7.25ns)   --->   "%s3 = fsub float %tmp_67, %tmp_68" [MadgwickAHRS.cpp:183]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 88> : 7.26ns
ST_88 : Operation 664 [5/5] (7.25ns)   --->   "%tmp_46 = fadd float %tmp_44, %tmp_45" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 665 [5/5] (7.25ns)   --->   "%tmp_57 = fadd float %tmp_55, %tmp_56" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 666 [2/5] (7.25ns)   --->   "%s3 = fsub float %tmp_67, %tmp_68" [MadgwickAHRS.cpp:183]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 89> : 7.26ns
ST_89 : Operation 667 [4/5] (7.25ns)   --->   "%tmp_46 = fadd float %tmp_44, %tmp_45" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 668 [4/5] (7.25ns)   --->   "%tmp_57 = fadd float %tmp_55, %tmp_56" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 669 [1/5] (7.25ns)   --->   "%s3 = fsub float %tmp_67, %tmp_68" [MadgwickAHRS.cpp:183]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 90> : 7.26ns
ST_90 : Operation 670 [3/5] (7.25ns)   --->   "%tmp_46 = fadd float %tmp_44, %tmp_45" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 671 [3/5] (7.25ns)   --->   "%tmp_57 = fadd float %tmp_55, %tmp_56" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 91> : 7.26ns
ST_91 : Operation 672 [2/5] (7.25ns)   --->   "%tmp_46 = fadd float %tmp_44, %tmp_45" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 673 [2/5] (7.25ns)   --->   "%tmp_57 = fadd float %tmp_55, %tmp_56" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 92> : 7.26ns
ST_92 : Operation 674 [1/5] (7.25ns)   --->   "%tmp_46 = fadd float %tmp_44, %tmp_45" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 675 [1/5] (7.25ns)   --->   "%tmp_57 = fadd float %tmp_55, %tmp_56" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 93> : 7.26ns
ST_93 : Operation 676 [5/5] (7.25ns)   --->   "%s1 = fadd float %tmp_46, %tmp_47" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 677 [5/5] (7.25ns)   --->   "%tmp_59 = fadd float %tmp_57, %tmp_58" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 94> : 7.26ns
ST_94 : Operation 678 [4/5] (7.25ns)   --->   "%s1 = fadd float %tmp_46, %tmp_47" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 679 [4/5] (7.25ns)   --->   "%tmp_59 = fadd float %tmp_57, %tmp_58" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 95> : 7.26ns
ST_95 : Operation 680 [3/5] (7.25ns)   --->   "%s1 = fadd float %tmp_46, %tmp_47" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 681 [3/5] (7.25ns)   --->   "%tmp_59 = fadd float %tmp_57, %tmp_58" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 96> : 7.26ns
ST_96 : Operation 682 [2/5] (7.25ns)   --->   "%s1 = fadd float %tmp_46, %tmp_47" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 683 [2/5] (7.25ns)   --->   "%tmp_59 = fadd float %tmp_57, %tmp_58" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 97> : 7.26ns
ST_97 : Operation 684 [1/5] (7.25ns)   --->   "%s1 = fadd float %tmp_46, %tmp_47" [MadgwickAHRS.cpp:181]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 685 [1/5] (7.25ns)   --->   "%tmp_59 = fadd float %tmp_57, %tmp_58" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 98> : 7.26ns
ST_98 : Operation 686 [5/5] (7.25ns)   --->   "%s2 = fadd float %tmp_59, %tmp_60" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 687 [4/4] (5.70ns)   --->   "%tmp_69 = fmul float %s0, %s0" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 688 [4/4] (5.70ns)   --->   "%tmp_70 = fmul float %s1, %s1" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 99> : 7.26ns
ST_99 : Operation 689 [4/5] (7.25ns)   --->   "%s2 = fadd float %tmp_59, %tmp_60" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 690 [3/4] (5.70ns)   --->   "%tmp_69 = fmul float %s0, %s0" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 691 [3/4] (5.70ns)   --->   "%tmp_70 = fmul float %s1, %s1" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 100> : 7.26ns
ST_100 : Operation 692 [3/5] (7.25ns)   --->   "%s2 = fadd float %tmp_59, %tmp_60" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 693 [2/4] (5.70ns)   --->   "%tmp_69 = fmul float %s0, %s0" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 694 [2/4] (5.70ns)   --->   "%tmp_70 = fmul float %s1, %s1" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 101> : 7.26ns
ST_101 : Operation 695 [2/5] (7.25ns)   --->   "%s2 = fadd float %tmp_59, %tmp_60" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 696 [1/4] (5.70ns)   --->   "%tmp_69 = fmul float %s0, %s0" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 697 [1/4] (5.70ns)   --->   "%tmp_70 = fmul float %s1, %s1" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 102> : 7.26ns
ST_102 : Operation 698 [1/5] (7.25ns)   --->   "%s2 = fadd float %tmp_59, %tmp_60" [MadgwickAHRS.cpp:182]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 699 [5/5] (7.25ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 103> : 7.26ns
ST_103 : Operation 700 [4/5] (7.25ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 701 [4/4] (5.70ns)   --->   "%tmp_72 = fmul float %s2, %s2" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 104> : 7.26ns
ST_104 : Operation 702 [3/5] (7.25ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 703 [3/4] (5.70ns)   --->   "%tmp_72 = fmul float %s2, %s2" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 105> : 7.26ns
ST_105 : Operation 704 [2/5] (7.25ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 705 [2/4] (5.70ns)   --->   "%tmp_72 = fmul float %s2, %s2" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 106> : 7.26ns
ST_106 : Operation 706 [1/5] (7.25ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 707 [1/4] (5.70ns)   --->   "%tmp_72 = fmul float %s2, %s2" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 107> : 7.26ns
ST_107 : Operation 708 [5/5] (7.25ns)   --->   "%tmp_73 = fadd float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 108> : 7.26ns
ST_108 : Operation 709 [4/5] (7.25ns)   --->   "%tmp_73 = fadd float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 710 [4/4] (5.70ns)   --->   "%tmp_74 = fmul float %s3, %s3" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 109> : 7.26ns
ST_109 : Operation 711 [3/5] (7.25ns)   --->   "%tmp_73 = fadd float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 712 [3/4] (5.70ns)   --->   "%tmp_74 = fmul float %s3, %s3" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 110> : 7.26ns
ST_110 : Operation 713 [2/5] (7.25ns)   --->   "%tmp_73 = fadd float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 714 [2/4] (5.70ns)   --->   "%tmp_74 = fmul float %s3, %s3" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 111> : 7.26ns
ST_111 : Operation 715 [1/5] (7.25ns)   --->   "%tmp_73 = fadd float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 716 [1/4] (5.70ns)   --->   "%tmp_74 = fmul float %s3, %s3" [MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 112> : 7.26ns
ST_112 : Operation 717 [5/5] (7.25ns)   --->   "%x_assign_1 = fadd float %tmp_73, %tmp_74" [MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 113> : 7.26ns
ST_113 : Operation 718 [4/5] (7.25ns)   --->   "%x_assign_1 = fadd float %tmp_73, %tmp_74" [MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 114> : 7.26ns
ST_114 : Operation 719 [3/5] (7.25ns)   --->   "%x_assign_1 = fadd float %tmp_73, %tmp_74" [MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 115> : 7.26ns
ST_115 : Operation 720 [2/5] (7.25ns)   --->   "%x_assign_1 = fadd float %tmp_73, %tmp_74" [MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 116> : 7.26ns
ST_116 : Operation 721 [1/5] (7.25ns)   --->   "%x_assign_1 = fadd float %tmp_73, %tmp_74" [MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 117> : 5.70ns
ST_117 : Operation 722 [4/4] (5.70ns)   --->   "%halfx_1 = fmul float %x_assign_1, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 723 [1/1] (0.00ns)   --->   "%y_2 = bitcast float %x_assign_1 to i32" [MadgwickAHRS.cpp:217->MadgwickAHRS.cpp:184]
ST_117 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_i3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %y_2, i32 1, i32 31)" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:184]

 <State 118> : 5.70ns
ST_118 : Operation 725 [3/4] (5.70ns)   --->   "%halfx_1 = fmul float %x_assign_1, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 119> : 5.70ns
ST_119 : Operation 726 [2/4] (5.70ns)   --->   "%halfx_1 = fmul float %x_assign_1, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 120> : 5.70ns
ST_120 : Operation 727 [1/4] (5.70ns)   --->   "%halfx_1 = fmul float %x_assign_1, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 121> : 8.25ns
ST_121 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_109 = zext i31 %tmp_i3 to i32" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:184]
ST_121 : Operation 729 [1/1] (2.55ns)   --->   "%y_3 = sub i32 1597463007, %tmp_109" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:184]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_1_i5 = bitcast i32 %y_3 to float" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]
ST_121 : Operation 731 [4/4] (5.70ns)   --->   "%tmp_2_i6 = fmul float %halfx_1, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 122> : 5.70ns
ST_122 : Operation 732 [3/4] (5.70ns)   --->   "%tmp_2_i6 = fmul float %halfx_1, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 123> : 5.70ns
ST_123 : Operation 733 [2/4] (5.70ns)   --->   "%tmp_2_i6 = fmul float %halfx_1, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 124> : 5.70ns
ST_124 : Operation 734 [1/4] (5.70ns)   --->   "%tmp_2_i6 = fmul float %halfx_1, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 125> : 5.70ns
ST_125 : Operation 735 [4/4] (5.70ns)   --->   "%tmp_3_i7 = fmul float %tmp_2_i6, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 126> : 5.70ns
ST_126 : Operation 736 [3/4] (5.70ns)   --->   "%tmp_3_i7 = fmul float %tmp_2_i6, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 127> : 5.70ns
ST_127 : Operation 737 [2/4] (5.70ns)   --->   "%tmp_3_i7 = fmul float %tmp_2_i6, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 128> : 5.70ns
ST_128 : Operation 738 [1/4] (5.70ns)   --->   "%tmp_3_i7 = fmul float %tmp_2_i6, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 129> : 7.26ns
ST_129 : Operation 739 [5/5] (7.25ns)   --->   "%tmp_4_i8 = fsub float 1.500000e+00, %tmp_3_i7" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 130> : 7.26ns
ST_130 : Operation 740 [4/5] (7.25ns)   --->   "%tmp_4_i8 = fsub float 1.500000e+00, %tmp_3_i7" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 131> : 7.26ns
ST_131 : Operation 741 [3/5] (7.25ns)   --->   "%tmp_4_i8 = fsub float 1.500000e+00, %tmp_3_i7" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 132> : 7.26ns
ST_132 : Operation 742 [2/5] (7.25ns)   --->   "%tmp_4_i8 = fsub float 1.500000e+00, %tmp_3_i7" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 133> : 7.26ns
ST_133 : Operation 743 [1/5] (7.25ns)   --->   "%tmp_4_i8 = fsub float 1.500000e+00, %tmp_3_i7" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 134> : 5.70ns
ST_134 : Operation 744 [4/4] (5.70ns)   --->   "%recipNorm_1 = fmul float %tmp_1_i5, %tmp_4_i8" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 135> : 5.70ns
ST_135 : Operation 745 [3/4] (5.70ns)   --->   "%recipNorm_1 = fmul float %tmp_1_i5, %tmp_4_i8" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 136> : 5.70ns
ST_136 : Operation 746 [2/4] (5.70ns)   --->   "%recipNorm_1 = fmul float %tmp_1_i5, %tmp_4_i8" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 137> : 5.70ns
ST_137 : Operation 747 [1/4] (5.70ns)   --->   "%recipNorm_1 = fmul float %tmp_1_i5, %tmp_4_i8" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 138> : 5.70ns
ST_138 : Operation 748 [4/4] (5.70ns)   --->   "%s0_1 = fmul float %s0, %recipNorm_1" [MadgwickAHRS.cpp:185]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 749 [4/4] (5.70ns)   --->   "%s1_1 = fmul float %s1, %recipNorm_1" [MadgwickAHRS.cpp:186]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 750 [4/4] (5.70ns)   --->   "%s2_1 = fmul float %s2, %recipNorm_1" [MadgwickAHRS.cpp:187]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 751 [4/4] (5.70ns)   --->   "%s3_1 = fmul float %s3, %recipNorm_1" [MadgwickAHRS.cpp:188]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 139> : 5.70ns
ST_139 : Operation 752 [3/4] (5.70ns)   --->   "%s0_1 = fmul float %s0, %recipNorm_1" [MadgwickAHRS.cpp:185]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 753 [3/4] (5.70ns)   --->   "%s1_1 = fmul float %s1, %recipNorm_1" [MadgwickAHRS.cpp:186]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 754 [3/4] (5.70ns)   --->   "%s2_1 = fmul float %s2, %recipNorm_1" [MadgwickAHRS.cpp:187]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 755 [3/4] (5.70ns)   --->   "%s3_1 = fmul float %s3, %recipNorm_1" [MadgwickAHRS.cpp:188]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 756 [1/1] (0.00ns)   --->   "%beta_load = load volatile float* @beta, align 4" [MadgwickAHRS.cpp:191]

 <State 140> : 5.70ns
ST_140 : Operation 757 [2/4] (5.70ns)   --->   "%s0_1 = fmul float %s0, %recipNorm_1" [MadgwickAHRS.cpp:185]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 758 [2/4] (5.70ns)   --->   "%s1_1 = fmul float %s1, %recipNorm_1" [MadgwickAHRS.cpp:186]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 759 [2/4] (5.70ns)   --->   "%s2_1 = fmul float %s2, %recipNorm_1" [MadgwickAHRS.cpp:187]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 760 [2/4] (5.70ns)   --->   "%s3_1 = fmul float %s3, %recipNorm_1" [MadgwickAHRS.cpp:188]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 761 [1/1] (0.00ns)   --->   "%beta_load_1 = load volatile float* @beta, align 4" [MadgwickAHRS.cpp:192]

 <State 141> : 5.70ns
ST_141 : Operation 762 [1/4] (5.70ns)   --->   "%s0_1 = fmul float %s0, %recipNorm_1" [MadgwickAHRS.cpp:185]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 763 [1/4] (5.70ns)   --->   "%s1_1 = fmul float %s1, %recipNorm_1" [MadgwickAHRS.cpp:186]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 764 [1/4] (5.70ns)   --->   "%s2_1 = fmul float %s2, %recipNorm_1" [MadgwickAHRS.cpp:187]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 765 [1/4] (5.70ns)   --->   "%s3_1 = fmul float %s3, %recipNorm_1" [MadgwickAHRS.cpp:188]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 766 [1/1] (0.00ns)   --->   "%beta_load_2 = load volatile float* @beta, align 4" [MadgwickAHRS.cpp:193]

 <State 142> : 5.70ns
ST_142 : Operation 767 [4/4] (5.70ns)   --->   "%tmp_76 = fmul float %beta_load, %s0_1" [MadgwickAHRS.cpp:191]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 768 [4/4] (5.70ns)   --->   "%tmp_77 = fmul float %beta_load_1, %s1_1" [MadgwickAHRS.cpp:192]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 769 [4/4] (5.70ns)   --->   "%tmp_78 = fmul float %beta_load_2, %s2_1" [MadgwickAHRS.cpp:193]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 770 [1/1] (0.00ns)   --->   "%beta_load_3 = load volatile float* @beta, align 4" [MadgwickAHRS.cpp:194]
ST_142 : Operation 771 [4/4] (5.70ns)   --->   "%tmp_79 = fmul float %beta_load_3, %s3_1" [MadgwickAHRS.cpp:194]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 143> : 5.70ns
ST_143 : Operation 772 [3/4] (5.70ns)   --->   "%tmp_76 = fmul float %beta_load, %s0_1" [MadgwickAHRS.cpp:191]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 773 [3/4] (5.70ns)   --->   "%tmp_77 = fmul float %beta_load_1, %s1_1" [MadgwickAHRS.cpp:192]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 774 [3/4] (5.70ns)   --->   "%tmp_78 = fmul float %beta_load_2, %s2_1" [MadgwickAHRS.cpp:193]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 775 [3/4] (5.70ns)   --->   "%tmp_79 = fmul float %beta_load_3, %s3_1" [MadgwickAHRS.cpp:194]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 144> : 5.70ns
ST_144 : Operation 776 [2/4] (5.70ns)   --->   "%tmp_76 = fmul float %beta_load, %s0_1" [MadgwickAHRS.cpp:191]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 777 [2/4] (5.70ns)   --->   "%tmp_77 = fmul float %beta_load_1, %s1_1" [MadgwickAHRS.cpp:192]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 778 [2/4] (5.70ns)   --->   "%tmp_78 = fmul float %beta_load_2, %s2_1" [MadgwickAHRS.cpp:193]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 779 [2/4] (5.70ns)   --->   "%tmp_79 = fmul float %beta_load_3, %s3_1" [MadgwickAHRS.cpp:194]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 145> : 5.70ns
ST_145 : Operation 780 [1/4] (5.70ns)   --->   "%tmp_76 = fmul float %beta_load, %s0_1" [MadgwickAHRS.cpp:191]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 781 [1/4] (5.70ns)   --->   "%tmp_77 = fmul float %beta_load_1, %s1_1" [MadgwickAHRS.cpp:192]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 782 [1/4] (5.70ns)   --->   "%tmp_78 = fmul float %beta_load_2, %s2_1" [MadgwickAHRS.cpp:193]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 783 [1/4] (5.70ns)   --->   "%tmp_79 = fmul float %beta_load_3, %s3_1" [MadgwickAHRS.cpp:194]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 146> : 7.26ns
ST_146 : Operation 784 [5/5] (7.25ns)   --->   "%qDot1_1 = fsub float %qDot1, %tmp_76" [MadgwickAHRS.cpp:191]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 785 [5/5] (7.25ns)   --->   "%qDot2_1 = fsub float %qDot2, %tmp_77" [MadgwickAHRS.cpp:192]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 786 [5/5] (7.25ns)   --->   "%qDot3_1 = fsub float %qDot3, %tmp_78" [MadgwickAHRS.cpp:193]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 787 [5/5] (7.25ns)   --->   "%qDot4_1 = fsub float %qDot4, %tmp_79" [MadgwickAHRS.cpp:194]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 147> : 7.26ns
ST_147 : Operation 788 [4/5] (7.25ns)   --->   "%qDot1_1 = fsub float %qDot1, %tmp_76" [MadgwickAHRS.cpp:191]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 789 [4/5] (7.25ns)   --->   "%qDot2_1 = fsub float %qDot2, %tmp_77" [MadgwickAHRS.cpp:192]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 790 [4/5] (7.25ns)   --->   "%qDot3_1 = fsub float %qDot3, %tmp_78" [MadgwickAHRS.cpp:193]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 791 [4/5] (7.25ns)   --->   "%qDot4_1 = fsub float %qDot4, %tmp_79" [MadgwickAHRS.cpp:194]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 148> : 7.26ns
ST_148 : Operation 792 [3/5] (7.25ns)   --->   "%qDot1_1 = fsub float %qDot1, %tmp_76" [MadgwickAHRS.cpp:191]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 793 [3/5] (7.25ns)   --->   "%qDot2_1 = fsub float %qDot2, %tmp_77" [MadgwickAHRS.cpp:192]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 794 [3/5] (7.25ns)   --->   "%qDot3_1 = fsub float %qDot3, %tmp_78" [MadgwickAHRS.cpp:193]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 795 [3/5] (7.25ns)   --->   "%qDot4_1 = fsub float %qDot4, %tmp_79" [MadgwickAHRS.cpp:194]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 149> : 7.26ns
ST_149 : Operation 796 [2/5] (7.25ns)   --->   "%qDot1_1 = fsub float %qDot1, %tmp_76" [MadgwickAHRS.cpp:191]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 797 [2/5] (7.25ns)   --->   "%qDot2_1 = fsub float %qDot2, %tmp_77" [MadgwickAHRS.cpp:192]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 798 [2/5] (7.25ns)   --->   "%qDot3_1 = fsub float %qDot3, %tmp_78" [MadgwickAHRS.cpp:193]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 799 [2/5] (7.25ns)   --->   "%qDot4_1 = fsub float %qDot4, %tmp_79" [MadgwickAHRS.cpp:194]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 150> : 7.26ns
ST_150 : Operation 800 [1/5] (7.25ns)   --->   "%qDot1_1 = fsub float %qDot1, %tmp_76" [MadgwickAHRS.cpp:191]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 801 [1/5] (7.25ns)   --->   "%qDot2_1 = fsub float %qDot2, %tmp_77" [MadgwickAHRS.cpp:192]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 802 [1/5] (7.25ns)   --->   "%qDot3_1 = fsub float %qDot3, %tmp_78" [MadgwickAHRS.cpp:193]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 803 [1/5] (7.25ns)   --->   "%qDot4_1 = fsub float %qDot4, %tmp_79" [MadgwickAHRS.cpp:194]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 151> : 7.47ns
ST_151 : Operation 804 [1/1] (1.76ns)   --->   "br label %._crit_edge" [MadgwickAHRS.cpp:195]
ST_151 : Operation 805 [1/1] (0.00ns)   --->   "%qDot = phi float [ %qDot1_1, %1 ], [ %qDot1, %0 ]"
ST_151 : Operation 806 [1/1] (0.00ns)   --->   "%qDot5 = phi float [ %qDot2_1, %1 ], [ %qDot2, %0 ]"
ST_151 : Operation 807 [4/4] (5.70ns)   --->   "%tmp_80 = fmul float %qDot, 1.953125e-03" [MadgwickAHRS.cpp:198]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 808 [4/4] (5.70ns)   --->   "%tmp_82 = fmul float %qDot5, 1.953125e-03" [MadgwickAHRS.cpp:199]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 152> : 5.70ns
ST_152 : Operation 809 [1/1] (0.00ns)   --->   "%qDot6 = phi float [ %qDot3_1, %1 ], [ %qDot3, %0 ]"
ST_152 : Operation 810 [1/1] (0.00ns)   --->   "%qDot7 = phi float [ %qDot4_1, %1 ], [ %qDot4, %0 ]"
ST_152 : Operation 811 [3/4] (5.70ns)   --->   "%tmp_80 = fmul float %qDot, 1.953125e-03" [MadgwickAHRS.cpp:198]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 812 [3/4] (5.70ns)   --->   "%tmp_82 = fmul float %qDot5, 1.953125e-03" [MadgwickAHRS.cpp:199]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 813 [4/4] (5.70ns)   --->   "%tmp_84 = fmul float %qDot6, 1.953125e-03" [MadgwickAHRS.cpp:200]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 814 [4/4] (5.70ns)   --->   "%tmp_86 = fmul float %qDot7, 1.953125e-03" [MadgwickAHRS.cpp:201]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 153> : 5.70ns
ST_153 : Operation 815 [2/4] (5.70ns)   --->   "%tmp_80 = fmul float %qDot, 1.953125e-03" [MadgwickAHRS.cpp:198]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 816 [2/4] (5.70ns)   --->   "%tmp_82 = fmul float %qDot5, 1.953125e-03" [MadgwickAHRS.cpp:199]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 817 [3/4] (5.70ns)   --->   "%tmp_84 = fmul float %qDot6, 1.953125e-03" [MadgwickAHRS.cpp:200]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 818 [3/4] (5.70ns)   --->   "%tmp_86 = fmul float %qDot7, 1.953125e-03" [MadgwickAHRS.cpp:201]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 154> : 5.70ns
ST_154 : Operation 819 [1/4] (5.70ns)   --->   "%tmp_80 = fmul float %qDot, 1.953125e-03" [MadgwickAHRS.cpp:198]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 820 [1/4] (5.70ns)   --->   "%tmp_82 = fmul float %qDot5, 1.953125e-03" [MadgwickAHRS.cpp:199]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 821 [2/4] (5.70ns)   --->   "%tmp_84 = fmul float %qDot6, 1.953125e-03" [MadgwickAHRS.cpp:200]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 822 [2/4] (5.70ns)   --->   "%tmp_86 = fmul float %qDot7, 1.953125e-03" [MadgwickAHRS.cpp:201]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 155> : 7.26ns
ST_155 : Operation 823 [1/1] (0.00ns)   --->   "%q0_load_7 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:198]
ST_155 : Operation 824 [5/5] (7.25ns)   --->   "%tmp_81 = fadd float %q0_load_7, %tmp_80" [MadgwickAHRS.cpp:198]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 825 [1/1] (0.00ns)   --->   "%q1_load_9 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:199]
ST_155 : Operation 826 [5/5] (7.25ns)   --->   "%tmp_83 = fadd float %q1_load_9, %tmp_82" [MadgwickAHRS.cpp:199]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 827 [1/4] (5.70ns)   --->   "%tmp_84 = fmul float %qDot6, 1.953125e-03" [MadgwickAHRS.cpp:200]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 828 [1/4] (5.70ns)   --->   "%tmp_86 = fmul float %qDot7, 1.953125e-03" [MadgwickAHRS.cpp:201]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 156> : 7.26ns
ST_156 : Operation 829 [4/5] (7.25ns)   --->   "%tmp_81 = fadd float %q0_load_7, %tmp_80" [MadgwickAHRS.cpp:198]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 830 [4/5] (7.25ns)   --->   "%tmp_83 = fadd float %q1_load_9, %tmp_82" [MadgwickAHRS.cpp:199]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 831 [1/1] (0.00ns)   --->   "%q2_load_9 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:200]
ST_156 : Operation 832 [5/5] (7.25ns)   --->   "%tmp_85 = fadd float %q2_load_9, %tmp_84" [MadgwickAHRS.cpp:200]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 833 [1/1] (0.00ns)   --->   "%q3_load_8 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:201]
ST_156 : Operation 834 [5/5] (7.25ns)   --->   "%tmp_87 = fadd float %q3_load_8, %tmp_86" [MadgwickAHRS.cpp:201]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 157> : 7.26ns
ST_157 : Operation 835 [3/5] (7.25ns)   --->   "%tmp_81 = fadd float %q0_load_7, %tmp_80" [MadgwickAHRS.cpp:198]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 836 [3/5] (7.25ns)   --->   "%tmp_83 = fadd float %q1_load_9, %tmp_82" [MadgwickAHRS.cpp:199]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 837 [4/5] (7.25ns)   --->   "%tmp_85 = fadd float %q2_load_9, %tmp_84" [MadgwickAHRS.cpp:200]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 838 [4/5] (7.25ns)   --->   "%tmp_87 = fadd float %q3_load_8, %tmp_86" [MadgwickAHRS.cpp:201]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 158> : 7.26ns
ST_158 : Operation 839 [2/5] (7.25ns)   --->   "%tmp_81 = fadd float %q0_load_7, %tmp_80" [MadgwickAHRS.cpp:198]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 840 [2/5] (7.25ns)   --->   "%tmp_83 = fadd float %q1_load_9, %tmp_82" [MadgwickAHRS.cpp:199]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 841 [3/5] (7.25ns)   --->   "%tmp_85 = fadd float %q2_load_9, %tmp_84" [MadgwickAHRS.cpp:200]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 842 [3/5] (7.25ns)   --->   "%tmp_87 = fadd float %q3_load_8, %tmp_86" [MadgwickAHRS.cpp:201]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 159> : 7.26ns
ST_159 : Operation 843 [1/5] (7.25ns)   --->   "%tmp_81 = fadd float %q0_load_7, %tmp_80" [MadgwickAHRS.cpp:198]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 844 [1/5] (7.25ns)   --->   "%tmp_83 = fadd float %q1_load_9, %tmp_82" [MadgwickAHRS.cpp:199]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 845 [2/5] (7.25ns)   --->   "%tmp_85 = fadd float %q2_load_9, %tmp_84" [MadgwickAHRS.cpp:200]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 846 [2/5] (7.25ns)   --->   "%tmp_87 = fadd float %q3_load_8, %tmp_86" [MadgwickAHRS.cpp:201]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 160> : 7.26ns
ST_160 : Operation 847 [1/1] (1.76ns)   --->   "store volatile float %tmp_81, float* @q0, align 4" [MadgwickAHRS.cpp:198]
ST_160 : Operation 848 [1/1] (1.76ns)   --->   "store volatile float %tmp_83, float* @q1, align 4" [MadgwickAHRS.cpp:199]
ST_160 : Operation 849 [1/5] (7.25ns)   --->   "%tmp_85 = fadd float %q2_load_9, %tmp_84" [MadgwickAHRS.cpp:200]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 850 [1/5] (7.25ns)   --->   "%tmp_87 = fadd float %q3_load_8, %tmp_86" [MadgwickAHRS.cpp:201]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 161> : 1.77ns
ST_161 : Operation 851 [1/1] (1.76ns)   --->   "store volatile float %tmp_85, float* @q2, align 4" [MadgwickAHRS.cpp:200]
ST_161 : Operation 852 [1/1] (1.76ns)   --->   "store volatile float %tmp_87, float* @q3, align 4" [MadgwickAHRS.cpp:201]
ST_161 : Operation 853 [1/1] (0.00ns)   --->   "%q0_load_8 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:204]
ST_161 : Operation 854 [1/1] (0.00ns)   --->   "%q1_load_10 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:204]

 <State 162> : 5.70ns
ST_162 : Operation 855 [1/1] (0.00ns)   --->   "%q0_load_9 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:204]
ST_162 : Operation 856 [4/4] (5.70ns)   --->   "%tmp_88 = fmul float %q0_load_8, %q0_load_9" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 857 [1/1] (0.00ns)   --->   "%q1_load_11 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:204]
ST_162 : Operation 858 [4/4] (5.70ns)   --->   "%tmp_89 = fmul float %q1_load_10, %q1_load_11" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 163> : 5.70ns
ST_163 : Operation 859 [3/4] (5.70ns)   --->   "%tmp_88 = fmul float %q0_load_8, %q0_load_9" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 860 [3/4] (5.70ns)   --->   "%tmp_89 = fmul float %q1_load_10, %q1_load_11" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 164> : 5.70ns
ST_164 : Operation 861 [2/4] (5.70ns)   --->   "%tmp_88 = fmul float %q0_load_8, %q0_load_9" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 862 [2/4] (5.70ns)   --->   "%tmp_89 = fmul float %q1_load_10, %q1_load_11" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 165> : 5.70ns
ST_165 : Operation 863 [1/4] (5.70ns)   --->   "%tmp_88 = fmul float %q0_load_8, %q0_load_9" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 864 [1/4] (5.70ns)   --->   "%tmp_89 = fmul float %q1_load_10, %q1_load_11" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 166> : 7.26ns
ST_166 : Operation 865 [5/5] (7.25ns)   --->   "%tmp_90 = fadd float %tmp_88, %tmp_89" [MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 866 [1/1] (0.00ns)   --->   "%q2_load_10 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:204]

 <State 167> : 7.26ns
ST_167 : Operation 867 [4/5] (7.25ns)   --->   "%tmp_90 = fadd float %tmp_88, %tmp_89" [MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 868 [1/1] (0.00ns)   --->   "%q2_load_11 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:204]
ST_167 : Operation 869 [4/4] (5.70ns)   --->   "%tmp_91 = fmul float %q2_load_10, %q2_load_11" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 168> : 7.26ns
ST_168 : Operation 870 [3/5] (7.25ns)   --->   "%tmp_90 = fadd float %tmp_88, %tmp_89" [MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 871 [3/4] (5.70ns)   --->   "%tmp_91 = fmul float %q2_load_10, %q2_load_11" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 169> : 7.26ns
ST_169 : Operation 872 [2/5] (7.25ns)   --->   "%tmp_90 = fadd float %tmp_88, %tmp_89" [MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 873 [2/4] (5.70ns)   --->   "%tmp_91 = fmul float %q2_load_10, %q2_load_11" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 170> : 7.26ns
ST_170 : Operation 874 [1/5] (7.25ns)   --->   "%tmp_90 = fadd float %tmp_88, %tmp_89" [MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 875 [1/4] (5.70ns)   --->   "%tmp_91 = fmul float %q2_load_10, %q2_load_11" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 171> : 7.26ns
ST_171 : Operation 876 [5/5] (7.25ns)   --->   "%tmp_92 = fadd float %tmp_90, %tmp_91" [MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 877 [1/1] (0.00ns)   --->   "%q3_load_9 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:204]

 <State 172> : 7.26ns
ST_172 : Operation 878 [4/5] (7.25ns)   --->   "%tmp_92 = fadd float %tmp_90, %tmp_91" [MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 879 [1/1] (0.00ns)   --->   "%q3_load_10 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:204]
ST_172 : Operation 880 [4/4] (5.70ns)   --->   "%tmp_93 = fmul float %q3_load_9, %q3_load_10" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 173> : 7.26ns
ST_173 : Operation 881 [3/5] (7.25ns)   --->   "%tmp_92 = fadd float %tmp_90, %tmp_91" [MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 882 [3/4] (5.70ns)   --->   "%tmp_93 = fmul float %q3_load_9, %q3_load_10" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 174> : 7.26ns
ST_174 : Operation 883 [2/5] (7.25ns)   --->   "%tmp_92 = fadd float %tmp_90, %tmp_91" [MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 884 [2/4] (5.70ns)   --->   "%tmp_93 = fmul float %q3_load_9, %q3_load_10" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 175> : 7.26ns
ST_175 : Operation 885 [1/5] (7.25ns)   --->   "%tmp_92 = fadd float %tmp_90, %tmp_91" [MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 886 [1/4] (5.70ns)   --->   "%tmp_93 = fmul float %q3_load_9, %q3_load_10" [MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 176> : 7.26ns
ST_176 : Operation 887 [5/5] (7.25ns)   --->   "%x_assign_2 = fadd float %tmp_92, %tmp_93" [MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 177> : 7.26ns
ST_177 : Operation 888 [4/5] (7.25ns)   --->   "%x_assign_2 = fadd float %tmp_92, %tmp_93" [MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 178> : 7.26ns
ST_178 : Operation 889 [3/5] (7.25ns)   --->   "%x_assign_2 = fadd float %tmp_92, %tmp_93" [MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 179> : 7.26ns
ST_179 : Operation 890 [2/5] (7.25ns)   --->   "%x_assign_2 = fadd float %tmp_92, %tmp_93" [MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 180> : 7.26ns
ST_180 : Operation 891 [1/5] (7.25ns)   --->   "%x_assign_2 = fadd float %tmp_92, %tmp_93" [MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 181> : 5.70ns
ST_181 : Operation 892 [4/4] (5.70ns)   --->   "%halfx_2 = fmul float %x_assign_2, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 893 [1/1] (0.00ns)   --->   "%y_4 = bitcast float %x_assign_2 to i32" [MadgwickAHRS.cpp:217->MadgwickAHRS.cpp:204]
ST_181 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_i1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %y_4, i32 1, i32 31)" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:204]

 <State 182> : 5.70ns
ST_182 : Operation 895 [3/4] (5.70ns)   --->   "%halfx_2 = fmul float %x_assign_2, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 183> : 5.70ns
ST_183 : Operation 896 [2/4] (5.70ns)   --->   "%halfx_2 = fmul float %x_assign_2, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 184> : 5.70ns
ST_184 : Operation 897 [1/4] (5.70ns)   --->   "%halfx_2 = fmul float %x_assign_2, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 185> : 8.25ns
ST_185 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_110 = zext i31 %tmp_i1 to i32" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:204]
ST_185 : Operation 899 [1/1] (2.55ns)   --->   "%y_5 = sub i32 1597463007, %tmp_110" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:204]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_1_i1 = bitcast i32 %y_5 to float" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]
ST_185 : Operation 901 [4/4] (5.70ns)   --->   "%tmp_2_i1 = fmul float %halfx_2, %tmp_1_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 186> : 5.70ns
ST_186 : Operation 902 [3/4] (5.70ns)   --->   "%tmp_2_i1 = fmul float %halfx_2, %tmp_1_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 187> : 5.70ns
ST_187 : Operation 903 [2/4] (5.70ns)   --->   "%tmp_2_i1 = fmul float %halfx_2, %tmp_1_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 188> : 5.70ns
ST_188 : Operation 904 [1/4] (5.70ns)   --->   "%tmp_2_i1 = fmul float %halfx_2, %tmp_1_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 189> : 5.70ns
ST_189 : Operation 905 [4/4] (5.70ns)   --->   "%tmp_3_i1 = fmul float %tmp_2_i1, %tmp_1_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 190> : 5.70ns
ST_190 : Operation 906 [3/4] (5.70ns)   --->   "%tmp_3_i1 = fmul float %tmp_2_i1, %tmp_1_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 191> : 5.70ns
ST_191 : Operation 907 [2/4] (5.70ns)   --->   "%tmp_3_i1 = fmul float %tmp_2_i1, %tmp_1_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 192> : 5.70ns
ST_192 : Operation 908 [1/4] (5.70ns)   --->   "%tmp_3_i1 = fmul float %tmp_2_i1, %tmp_1_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 193> : 7.26ns
ST_193 : Operation 909 [5/5] (7.25ns)   --->   "%tmp_4_i1 = fsub float 1.500000e+00, %tmp_3_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 194> : 7.26ns
ST_194 : Operation 910 [4/5] (7.25ns)   --->   "%tmp_4_i1 = fsub float 1.500000e+00, %tmp_3_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 195> : 7.26ns
ST_195 : Operation 911 [3/5] (7.25ns)   --->   "%tmp_4_i1 = fsub float 1.500000e+00, %tmp_3_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 196> : 7.26ns
ST_196 : Operation 912 [2/5] (7.25ns)   --->   "%tmp_4_i1 = fsub float 1.500000e+00, %tmp_3_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 197> : 7.26ns
ST_197 : Operation 913 [1/5] (7.25ns)   --->   "%tmp_4_i1 = fsub float 1.500000e+00, %tmp_3_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 198> : 5.70ns
ST_198 : Operation 914 [4/4] (5.70ns)   --->   "%recipNorm_2 = fmul float %tmp_1_i1, %tmp_4_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 199> : 5.70ns
ST_199 : Operation 915 [3/4] (5.70ns)   --->   "%recipNorm_2 = fmul float %tmp_1_i1, %tmp_4_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 200> : 5.70ns
ST_200 : Operation 916 [2/4] (5.70ns)   --->   "%recipNorm_2 = fmul float %tmp_1_i1, %tmp_4_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 201> : 5.70ns
ST_201 : Operation 917 [1/4] (5.70ns)   --->   "%recipNorm_2 = fmul float %tmp_1_i1, %tmp_4_i1" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 202> : 5.70ns
ST_202 : Operation 918 [1/1] (0.00ns)   --->   "%q0_load_10 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:205]
ST_202 : Operation 919 [4/4] (5.70ns)   --->   "%tmp_95 = fmul float %q0_load_10, %recipNorm_2" [MadgwickAHRS.cpp:205]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 920 [1/1] (0.00ns)   --->   "%q1_load_12 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:206]
ST_202 : Operation 921 [4/4] (5.70ns)   --->   "%tmp_96 = fmul float %q1_load_12, %recipNorm_2" [MadgwickAHRS.cpp:206]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 922 [1/1] (0.00ns)   --->   "%q2_load_12 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:207]
ST_202 : Operation 923 [4/4] (5.70ns)   --->   "%tmp_97 = fmul float %q2_load_12, %recipNorm_2" [MadgwickAHRS.cpp:207]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 924 [1/1] (0.00ns)   --->   "%q3_load_11 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:208]
ST_202 : Operation 925 [4/4] (5.70ns)   --->   "%tmp_98 = fmul float %q3_load_11, %recipNorm_2" [MadgwickAHRS.cpp:208]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 203> : 5.70ns
ST_203 : Operation 926 [3/4] (5.70ns)   --->   "%tmp_95 = fmul float %q0_load_10, %recipNorm_2" [MadgwickAHRS.cpp:205]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 927 [3/4] (5.70ns)   --->   "%tmp_96 = fmul float %q1_load_12, %recipNorm_2" [MadgwickAHRS.cpp:206]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 928 [3/4] (5.70ns)   --->   "%tmp_97 = fmul float %q2_load_12, %recipNorm_2" [MadgwickAHRS.cpp:207]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 929 [3/4] (5.70ns)   --->   "%tmp_98 = fmul float %q3_load_11, %recipNorm_2" [MadgwickAHRS.cpp:208]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 204> : 5.70ns
ST_204 : Operation 930 [2/4] (5.70ns)   --->   "%tmp_95 = fmul float %q0_load_10, %recipNorm_2" [MadgwickAHRS.cpp:205]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 931 [2/4] (5.70ns)   --->   "%tmp_96 = fmul float %q1_load_12, %recipNorm_2" [MadgwickAHRS.cpp:206]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 932 [2/4] (5.70ns)   --->   "%tmp_97 = fmul float %q2_load_12, %recipNorm_2" [MadgwickAHRS.cpp:207]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 933 [2/4] (5.70ns)   --->   "%tmp_98 = fmul float %q3_load_11, %recipNorm_2" [MadgwickAHRS.cpp:208]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 205> : 7.47ns
ST_205 : Operation 934 [1/4] (5.70ns)   --->   "%tmp_95 = fmul float %q0_load_10, %recipNorm_2" [MadgwickAHRS.cpp:205]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 935 [1/1] (1.76ns)   --->   "store volatile float %tmp_95, float* @q0, align 4" [MadgwickAHRS.cpp:205]
ST_205 : Operation 936 [1/4] (5.70ns)   --->   "%tmp_96 = fmul float %q1_load_12, %recipNorm_2" [MadgwickAHRS.cpp:206]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 937 [1/1] (1.76ns)   --->   "store volatile float %tmp_96, float* @q1, align 4" [MadgwickAHRS.cpp:206]
ST_205 : Operation 938 [1/4] (5.70ns)   --->   "%tmp_97 = fmul float %q2_load_12, %recipNorm_2" [MadgwickAHRS.cpp:207]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 939 [1/1] (1.76ns)   --->   "store volatile float %tmp_97, float* @q2, align 4" [MadgwickAHRS.cpp:207]
ST_205 : Operation 940 [1/4] (5.70ns)   --->   "%tmp_98 = fmul float %q3_load_11, %recipNorm_2" [MadgwickAHRS.cpp:208]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 941 [1/1] (1.76ns)   --->   "store volatile float %tmp_98, float* @q3, align 4" [MadgwickAHRS.cpp:208]
ST_205 : Operation 942 [1/1] (0.00ns)   --->   "ret void" [MadgwickAHRS.cpp:209]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 6.56ns
The critical path consists of the following:
	'xor' operation ('tmp_neg', MadgwickAHRS.cpp:150) [20]  (0.86 ns)
	'fmul' operation ('tmp_6', MadgwickAHRS.cpp:150) [22]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', MadgwickAHRS.cpp:150) [22]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', MadgwickAHRS.cpp:150) [22]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', MadgwickAHRS.cpp:150) [22]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_8', MadgwickAHRS.cpp:150) [25]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_8', MadgwickAHRS.cpp:150) [25]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_8', MadgwickAHRS.cpp:150) [25]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_8', MadgwickAHRS.cpp:150) [25]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_8', MadgwickAHRS.cpp:150) [25]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', MadgwickAHRS.cpp:150) [28]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', MadgwickAHRS.cpp:150) [28]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', MadgwickAHRS.cpp:150) [28]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', MadgwickAHRS.cpp:150) [28]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', MadgwickAHRS.cpp:150) [28]  (7.26 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('qDot1', MadgwickAHRS.cpp:150) [29]  (5.7 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('qDot1', MadgwickAHRS.cpp:150) [29]  (5.7 ns)

 <State 19>: 6.79ns
The critical path consists of the following:
	wire read on port 'az' [12]  (0 ns)
	'fcmp' operation ('tmp_106', MadgwickAHRS.cpp:156) [79]  (6.79 ns)

 <State 20>: 7.47ns
The critical path consists of the following:
	'fmul' operation ('qDot1', MadgwickAHRS.cpp:150) [29]  (5.7 ns)
	multiplexor before 'phi' operation ('qDot1') with incoming values : ('qDot1', MadgwickAHRS.cpp:150) ('qDot1', MadgwickAHRS.cpp:191) [217]  (1.77 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_23', MadgwickAHRS.cpp:159) [85]  (5.7 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_23', MadgwickAHRS.cpp:159) [85]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_23', MadgwickAHRS.cpp:159) [85]  (5.7 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_25', MadgwickAHRS.cpp:159) [87]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_25', MadgwickAHRS.cpp:159) [87]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_25', MadgwickAHRS.cpp:159) [87]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_25', MadgwickAHRS.cpp:159) [87]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_25', MadgwickAHRS.cpp:159) [87]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:159) [89]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:159) [89]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:159) [89]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:159) [89]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:159) [89]  (7.26 ns)

 <State 34>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:159) [90]  (5.7 ns)

 <State 35>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:159) [90]  (5.7 ns)

 <State 36>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:159) [90]  (5.7 ns)

 <State 37>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:159) [90]  (5.7 ns)

 <State 38>: 8.25ns
The critical path consists of the following:
	'sub' operation ('y', MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:159) [94]  (2.55 ns)
	'fmul' operation ('tmp_2_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [96]  (5.7 ns)

 <State 39>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [96]  (5.7 ns)

 <State 40>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [96]  (5.7 ns)

 <State 41>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [96]  (5.7 ns)

 <State 42>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [97]  (5.7 ns)

 <State 43>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [97]  (5.7 ns)

 <State 44>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [97]  (5.7 ns)

 <State 45>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [97]  (5.7 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [98]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [98]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [98]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [98]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [98]  (7.26 ns)

 <State 51>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [99]  (5.7 ns)

 <State 52>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [99]  (5.7 ns)

 <State 53>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [99]  (5.7 ns)

 <State 54>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:159) [99]  (5.7 ns)

 <State 55>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('ax', MadgwickAHRS.cpp:160) [100]  (5.7 ns)

 <State 56>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('ax', MadgwickAHRS.cpp:160) [100]  (5.7 ns)

 <State 57>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('ax', MadgwickAHRS.cpp:160) [100]  (5.7 ns)

 <State 58>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('ax', MadgwickAHRS.cpp:160) [100]  (5.7 ns)

 <State 59>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('q0q0', MadgwickAHRS.cpp:174) [123]  (5.7 ns)

 <State 60>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('_2q0', MadgwickAHRS.cpp:165) [104]  (5.7 ns)

 <State 61>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('_2q0', MadgwickAHRS.cpp:165) [104]  (5.7 ns)

 <State 62>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('_2q0', MadgwickAHRS.cpp:165) [104]  (5.7 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_36', MadgwickAHRS.cpp:181) [142]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_36', MadgwickAHRS.cpp:181) [142]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_36', MadgwickAHRS.cpp:181) [142]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_36', MadgwickAHRS.cpp:181) [142]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_36', MadgwickAHRS.cpp:181) [142]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_39', MadgwickAHRS.cpp:181) [146]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_39', MadgwickAHRS.cpp:181) [146]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_39', MadgwickAHRS.cpp:181) [146]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_30', MadgwickAHRS.cpp:180) [135]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_30', MadgwickAHRS.cpp:180) [135]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_30', MadgwickAHRS.cpp:180) [135]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_30', MadgwickAHRS.cpp:180) [135]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_30', MadgwickAHRS.cpp:180) [135]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_32', MadgwickAHRS.cpp:180) [137]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_32', MadgwickAHRS.cpp:180) [137]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_32', MadgwickAHRS.cpp:180) [137]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_32', MadgwickAHRS.cpp:180) [137]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_32', MadgwickAHRS.cpp:180) [137]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('s0', MadgwickAHRS.cpp:180) [139]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('s0', MadgwickAHRS.cpp:180) [139]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('s0', MadgwickAHRS.cpp:180) [139]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('s0', MadgwickAHRS.cpp:180) [139]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('s0', MadgwickAHRS.cpp:180) [139]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_44', MadgwickAHRS.cpp:181) [151]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_44', MadgwickAHRS.cpp:181) [151]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_46', MadgwickAHRS.cpp:181) [153]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_46', MadgwickAHRS.cpp:181) [153]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_46', MadgwickAHRS.cpp:181) [153]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_46', MadgwickAHRS.cpp:181) [153]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_46', MadgwickAHRS.cpp:181) [153]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s1', MadgwickAHRS.cpp:181) [155]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s1', MadgwickAHRS.cpp:181) [155]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s1', MadgwickAHRS.cpp:181) [155]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s1', MadgwickAHRS.cpp:181) [155]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s1', MadgwickAHRS.cpp:181) [155]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s2', MadgwickAHRS.cpp:182) [170]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s2', MadgwickAHRS.cpp:182) [170]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s2', MadgwickAHRS.cpp:182) [170]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s2', MadgwickAHRS.cpp:182) [170]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s2', MadgwickAHRS.cpp:182) [170]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_71', MadgwickAHRS.cpp:184) [184]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_71', MadgwickAHRS.cpp:184) [184]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_71', MadgwickAHRS.cpp:184) [184]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_71', MadgwickAHRS.cpp:184) [184]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_73', MadgwickAHRS.cpp:184) [186]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_73', MadgwickAHRS.cpp:184) [186]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_73', MadgwickAHRS.cpp:184) [186]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_73', MadgwickAHRS.cpp:184) [186]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_73', MadgwickAHRS.cpp:184) [186]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:184) [188]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:184) [188]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:184) [188]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:184) [188]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:184) [188]  (7.26 ns)

 <State 117>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:184) [189]  (5.7 ns)

 <State 118>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:184) [189]  (5.7 ns)

 <State 119>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:184) [189]  (5.7 ns)

 <State 120>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:184) [189]  (5.7 ns)

 <State 121>: 8.25ns
The critical path consists of the following:
	'sub' operation ('y', MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:184) [193]  (2.55 ns)
	'fmul' operation ('tmp_2_i6', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [195]  (5.7 ns)

 <State 122>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i6', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [195]  (5.7 ns)

 <State 123>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i6', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [195]  (5.7 ns)

 <State 124>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i6', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [195]  (5.7 ns)

 <State 125>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i7', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [196]  (5.7 ns)

 <State 126>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i7', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [196]  (5.7 ns)

 <State 127>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i7', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [196]  (5.7 ns)

 <State 128>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i7', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [196]  (5.7 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i8', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [197]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i8', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [197]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i8', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [197]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i8', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [197]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i8', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [197]  (7.26 ns)

 <State 134>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [198]  (5.7 ns)

 <State 135>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [198]  (5.7 ns)

 <State 136>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [198]  (5.7 ns)

 <State 137>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:184) [198]  (5.7 ns)

 <State 138>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('s0', MadgwickAHRS.cpp:185) [199]  (5.7 ns)

 <State 139>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('s0', MadgwickAHRS.cpp:185) [199]  (5.7 ns)

 <State 140>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('s0', MadgwickAHRS.cpp:185) [199]  (5.7 ns)

 <State 141>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('s0', MadgwickAHRS.cpp:185) [199]  (5.7 ns)

 <State 142>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_76', MadgwickAHRS.cpp:191) [204]  (5.7 ns)

 <State 143>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_76', MadgwickAHRS.cpp:191) [204]  (5.7 ns)

 <State 144>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_76', MadgwickAHRS.cpp:191) [204]  (5.7 ns)

 <State 145>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_76', MadgwickAHRS.cpp:191) [204]  (5.7 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('qDot1', MadgwickAHRS.cpp:191) [205]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('qDot1', MadgwickAHRS.cpp:191) [205]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('qDot1', MadgwickAHRS.cpp:191) [205]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('qDot1', MadgwickAHRS.cpp:191) [205]  (7.26 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('qDot1', MadgwickAHRS.cpp:191) [205]  (7.26 ns)

 <State 151>: 7.47ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('qDot1') with incoming values : ('qDot1', MadgwickAHRS.cpp:150) ('qDot1', MadgwickAHRS.cpp:191) [217]  (1.77 ns)
	'phi' operation ('qDot1') with incoming values : ('qDot1', MadgwickAHRS.cpp:150) ('qDot1', MadgwickAHRS.cpp:191) [217]  (0 ns)
	'fmul' operation ('tmp_80', MadgwickAHRS.cpp:198) [221]  (5.7 ns)

 <State 152>: 5.7ns
The critical path consists of the following:
	'phi' operation ('qDot3') with incoming values : ('qDot3', MadgwickAHRS.cpp:152) ('qDot3', MadgwickAHRS.cpp:193) [219]  (0 ns)
	'fmul' operation ('tmp_84', MadgwickAHRS.cpp:200) [229]  (5.7 ns)

 <State 153>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_80', MadgwickAHRS.cpp:198) [221]  (5.7 ns)

 <State 154>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_80', MadgwickAHRS.cpp:198) [221]  (5.7 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'load' operation ('q0_load_7', MadgwickAHRS.cpp:198) on global variable 'q0' [222]  (0 ns)
	'fadd' operation ('tmp_81', MadgwickAHRS.cpp:198) [223]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_81', MadgwickAHRS.cpp:198) [223]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_81', MadgwickAHRS.cpp:198) [223]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_81', MadgwickAHRS.cpp:198) [223]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_81', MadgwickAHRS.cpp:198) [223]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_85', MadgwickAHRS.cpp:200) [231]  (7.26 ns)

 <State 161>: 1.77ns
The critical path consists of the following:
	'store' operation (MadgwickAHRS.cpp:200) of variable 'tmp_85', MadgwickAHRS.cpp:200 on global variable 'q2' [232]  (1.77 ns)

 <State 162>: 5.7ns
The critical path consists of the following:
	'load' operation ('q0_load_9', MadgwickAHRS.cpp:204) on global variable 'q0' [238]  (0 ns)
	'fmul' operation ('tmp_88', MadgwickAHRS.cpp:204) [239]  (5.7 ns)

 <State 163>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_88', MadgwickAHRS.cpp:204) [239]  (5.7 ns)

 <State 164>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_88', MadgwickAHRS.cpp:204) [239]  (5.7 ns)

 <State 165>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_88', MadgwickAHRS.cpp:204) [239]  (5.7 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_90', MadgwickAHRS.cpp:204) [243]  (7.26 ns)

 <State 167>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_90', MadgwickAHRS.cpp:204) [243]  (7.26 ns)

 <State 168>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_90', MadgwickAHRS.cpp:204) [243]  (7.26 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_90', MadgwickAHRS.cpp:204) [243]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_90', MadgwickAHRS.cpp:204) [243]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_92', MadgwickAHRS.cpp:204) [247]  (7.26 ns)

 <State 172>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_92', MadgwickAHRS.cpp:204) [247]  (7.26 ns)

 <State 173>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_92', MadgwickAHRS.cpp:204) [247]  (7.26 ns)

 <State 174>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_92', MadgwickAHRS.cpp:204) [247]  (7.26 ns)

 <State 175>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_92', MadgwickAHRS.cpp:204) [247]  (7.26 ns)

 <State 176>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:204) [251]  (7.26 ns)

 <State 177>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:204) [251]  (7.26 ns)

 <State 178>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:204) [251]  (7.26 ns)

 <State 179>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:204) [251]  (7.26 ns)

 <State 180>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:204) [251]  (7.26 ns)

 <State 181>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:204) [252]  (5.7 ns)

 <State 182>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:204) [252]  (5.7 ns)

 <State 183>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:204) [252]  (5.7 ns)

 <State 184>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:204) [252]  (5.7 ns)

 <State 185>: 8.25ns
The critical path consists of the following:
	'sub' operation ('y', MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:204) [256]  (2.55 ns)
	'fmul' operation ('tmp_2_i1', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [258]  (5.7 ns)

 <State 186>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i1', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [258]  (5.7 ns)

 <State 187>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i1', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [258]  (5.7 ns)

 <State 188>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i1', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [258]  (5.7 ns)

 <State 189>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i1', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [259]  (5.7 ns)

 <State 190>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i1', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [259]  (5.7 ns)

 <State 191>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i1', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [259]  (5.7 ns)

 <State 192>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i1', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [259]  (5.7 ns)

 <State 193>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i1', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [260]  (7.26 ns)

 <State 194>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i1', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [260]  (7.26 ns)

 <State 195>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i1', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [260]  (7.26 ns)

 <State 196>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i1', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [260]  (7.26 ns)

 <State 197>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i1', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [260]  (7.26 ns)

 <State 198>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [261]  (5.7 ns)

 <State 199>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [261]  (5.7 ns)

 <State 200>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [261]  (5.7 ns)

 <State 201>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:204) [261]  (5.7 ns)

 <State 202>: 5.7ns
The critical path consists of the following:
	'load' operation ('q0_load_10', MadgwickAHRS.cpp:205) on global variable 'q0' [262]  (0 ns)
	'fmul' operation ('tmp_95', MadgwickAHRS.cpp:205) [263]  (5.7 ns)

 <State 203>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_95', MadgwickAHRS.cpp:205) [263]  (5.7 ns)

 <State 204>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_95', MadgwickAHRS.cpp:205) [263]  (5.7 ns)

 <State 205>: 7.47ns
The critical path consists of the following:
	'fmul' operation ('tmp_95', MadgwickAHRS.cpp:205) [263]  (5.7 ns)
	'store' operation (MadgwickAHRS.cpp:205) of variable 'tmp_95', MadgwickAHRS.cpp:205 on global variable 'q0' [264]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
