$date
	Wed Nov 23 03:43:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ir_tb $end
$var wire 16 ! tstd_out [15:0] $end
$var reg 1 " tstclk $end
$var reg 16 # tstd_in [15:0] $end
$var reg 1 $ tsten_ir $end
$var reg 1 % tstrst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 16 & d_in [15:0] $end
$var wire 1 $ en_ir $end
$var wire 1 % rst $end
$var reg 16 ' d_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b10111100110001 &
0%
1$
b10111100110001 #
1"
b0 !
$end
#5
0"
#10
1%
b1001111010110001 #
b1001111010110001 &
1"
#15
0"
#20
b1001111010110001 !
b1001111010110001 '
b100010000110001 #
b100010000110001 &
1"
#25
0"
#30
b100010000110001 !
b100010000110001 '
0$
b1100010000110001 #
b1100010000110001 &
1"
#35
0"
#40
b1101000000110001 #
b1101000000110001 &
1"
#45
0"
#50
1$
b111011101110001 #
b111011101110001 &
1"
#55
0"
#60
b111011101110001 !
b111011101110001 '
b1001111010110001 #
b1001111010110001 &
1"
#65
0"
#70
b1001111010110001 !
b1001111010110001 '
1"
#75
0"
#80
1"
#85
0"
#90
1"
#95
0"
#100
1"
#105
0"
#110
1"
#115
0"
#120
1"
#125
0"
#130
1"
#135
0"
#140
1"
#145
0"
#150
1"
#155
0"
#160
1"
