// Seed: 1932405605
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri0 id_4
);
  assign id_2 = -1;
  assign id_1 = id_4;
  wire id_6;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    output uwire id_5,
    input wand id_6,
    input supply0 id_7,
    input supply0 id_8,
    input tri id_9,
    output wire id_10
);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_9,
      id_7
  );
  assign modCall_1.id_1 = 0;
  wire id_12;
  ;
  always @(posedge id_6) begin : LABEL_0
    id_0 = id_7;
  end
endmodule
