
---------- Begin Simulation Statistics ----------
final_tick                                57676118500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 169671                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481056                       # Number of bytes of host memory used
host_op_rate                                   343951                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    89.49                       # Real time elapsed on the host
host_tick_rate                              644466221                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15184551                       # Number of instructions simulated
sim_ops                                      30781729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057676                       # Number of seconds simulated
sim_ticks                                 57676118500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    5184551                       # Number of instructions committed
system.cpu0.committedOps                      9804187                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             22.249215                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3250535                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     815474                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2029                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4989762                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        19047                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       98965450                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.044945                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2053521                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          188                       # TLB misses on write requests
system.cpu0.numCycles                       115352189                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4607084     46.99%     47.01% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     47.02% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     47.03% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     47.03% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     47.03% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     47.04% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     47.04% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     47.04% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     47.04% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     47.04% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     47.04% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     47.04% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     47.04% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     47.05% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     47.05% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     47.07% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     47.08% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      2.04%     49.12% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      1.36%     50.48% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.02%     50.49% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4853739     49.51%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9804187                       # Class of committed instruction
system.cpu0.tickCycles                       16386739                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              289                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             56                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              56                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    289                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           38                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.535224                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5683785                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2459287                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35056                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1492973                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          534                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       74717666                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086691                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5339573                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          615                       # TLB misses on write requests
system.cpu1.numCycles                       115352237                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40634571                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1021801                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2044644                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2151732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9193                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4303530                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9193                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             384214                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       645678                       # Transaction distribution
system.membus.trans_dist::CleanEvict           376123                       # Transaction distribution
system.membus.trans_dist::ReadExReq            638629                       # Transaction distribution
system.membus.trans_dist::ReadExResp           638628                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        384214                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3067486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3067486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3067486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    106785280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    106785280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               106785280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1022843                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1022843    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1022843                       # Request fanout histogram
system.membus.reqLayer4.occupancy          4980885000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               8.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5454159750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2044591                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2044591                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2044591                       # number of overall hits
system.cpu0.icache.overall_hits::total        2044591                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8887                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8887                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8887                       # number of overall misses
system.cpu0.icache.overall_misses::total         8887                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    226802500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    226802500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    226802500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    226802500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2053478                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2053478                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2053478                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2053478                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004328                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004328                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004328                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004328                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25520.704400                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25520.704400                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25520.704400                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25520.704400                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8871                       # number of writebacks
system.cpu0.icache.writebacks::total             8871                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8887                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8887                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8887                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8887                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    217915500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    217915500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    217915500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    217915500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004328                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004328                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004328                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004328                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24520.704400                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24520.704400                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24520.704400                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24520.704400                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8871                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2044591                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2044591                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8887                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8887                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    226802500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    226802500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2053478                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2053478                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004328                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004328                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25520.704400                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25520.704400                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8887                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8887                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    217915500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    217915500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24520.704400                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24520.704400                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999763                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2053478                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8887                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           231.065376                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999763                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16436711                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16436711                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4549236                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4549236                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4549236                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4549236                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1241375                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1241375                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1241375                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1241375                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 103154177000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 103154177000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 103154177000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 103154177000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5790611                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5790611                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5790611                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5790611                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.214377                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.214377                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.214377                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.214377                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83096.708891                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83096.708891                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83096.708891                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83096.708891                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       616080                       # number of writebacks
system.cpu0.dcache.writebacks::total           616080                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       611474                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       611474                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       611474                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       611474                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       629901                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       629901                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       629901                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       629901                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  51132151500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  51132151500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  51132151500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  51132151500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.108780                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.108780                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.108780                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.108780                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81174.901294                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81174.901294                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81174.901294                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81174.901294                       # average overall mshr miss latency
system.cpu0.dcache.replacements                629884                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       796550                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         796550                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16387                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16387                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    414314500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    414314500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       812937                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       812937                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.020158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25283.120766                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25283.120766                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          302                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16085                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16085                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    384226500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    384226500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.019786                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.019786                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23887.255207                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23887.255207                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3752686                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3752686                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1224988                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1224988                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 102739862500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 102739862500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4977674                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4977674                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.246096                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.246096                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83870.097095                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83870.097095                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       611172                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       611172                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       613816                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       613816                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  50747925000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  50747925000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.123314                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.123314                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82676.119554                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82676.119554                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999778                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5179136                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           629900                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.222156                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999778                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         46954788                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        46954788                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4212787                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4212787                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4212787                       # number of overall hits
system.cpu1.icache.overall_hits::total        4212787                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1126628                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1126628                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1126628                       # number of overall misses
system.cpu1.icache.overall_misses::total      1126628                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  36626210000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  36626210000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  36626210000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  36626210000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5339415                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5339415                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5339415                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5339415                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.211002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.211002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.211002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.211002                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32509.586128                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32509.586128                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32509.586128                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32509.586128                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1126611                       # number of writebacks
system.cpu1.icache.writebacks::total          1126611                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1126628                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1126628                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1126628                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1126628                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  35499583000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  35499583000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  35499583000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  35499583000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.211002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.211002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.211002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.211002                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31509.587015                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31509.587015                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31509.587015                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31509.587015                       # average overall mshr miss latency
system.cpu1.icache.replacements               1126611                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4212787                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4212787                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1126628                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1126628                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  36626210000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  36626210000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5339415                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5339415                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.211002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.211002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32509.586128                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32509.586128                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1126628                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1126628                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  35499583000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  35499583000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.211002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.211002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31509.587015                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31509.587015                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999753                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5339414                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1126627                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.739292                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999753                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43841947                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43841947                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3326384                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3326384                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3327356                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3327356                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       461294                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        461294                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       462376                       # number of overall misses
system.cpu1.dcache.overall_misses::total       462376                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  17887524500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17887524500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  17887524500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17887524500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3787678                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3787678                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3789732                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3789732                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.121788                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.121788                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122008                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122008                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 38776.841884                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38776.841884                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 38686.100706                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38686.100706                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       175056                       # number of writebacks
system.cpu1.dcache.writebacks::total           175056                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        75950                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        75950                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        75950                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        75950                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385344                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385344                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386382                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386382                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  14502425500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14502425500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  14578933000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14578933000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101736                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101736                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.101955                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.101955                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 37635.010536                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 37635.010536                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 37731.915565                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 37731.915565                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386366                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2072777                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2072777                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297800                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297800                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  11784237000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11784237000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2370577                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2370577                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125623                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125623                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 39570.977166                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39570.977166                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        13138                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13138                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284662                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284662                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  10950803500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10950803500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.120081                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.120081                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 38469.495402                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38469.495402                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1253607                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1253607                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       163494                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       163494                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   6103287500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6103287500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.115372                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.115372                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 37330.345456                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37330.345456                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        62812                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        62812                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       100682                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       100682                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3551622000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3551622000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 35275.640134                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35275.640134                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          972                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          972                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1082                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1082                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.526777                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.526777                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     76507500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     76507500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 73706.647399                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 73706.647399                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999768                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3713738                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386382                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.611571                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999768                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30704238                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30704238                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7357                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18618                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              834900                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              268080                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1128955                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7357                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18618                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             834900                       # number of overall hits
system.l2.overall_hits::.cpu1.data             268080                       # number of overall hits
system.l2.overall_hits::total                 1128955                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            611283                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            291728                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            118302                       # number of demand (read+write) misses
system.l2.demand_misses::total                1022843                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1530                       # number of overall misses
system.l2.overall_misses::.cpu0.data           611283                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           291728                       # number of overall misses
system.l2.overall_misses::.cpu1.data           118302                       # number of overall misses
system.l2.overall_misses::total               1022843                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    123301500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  49903350000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  24834951000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  11127026500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      85988629000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    123301500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  49903350000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  24834951000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  11127026500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     85988629000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          629901                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1126628                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386382                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2151798                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         629901                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1126628                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386382                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2151798                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.172162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.970443                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.258939                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.306179                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.475343                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.172162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.970443                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.258939                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.306179                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.475343                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80589.215686                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81637.064993                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85130.501700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94056.114859                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84068.257787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80589.215686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81637.064993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85130.501700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94056.114859                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84068.257787                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              645678                       # number of writebacks
system.l2.writebacks::total                    645678                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       611283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       291728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       118302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1022843                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       611283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       291728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       118302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1022843                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    108001500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  43790530000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  21917671000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9944006500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  75760209000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    108001500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  43790530000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  21917671000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9944006500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  75760209000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.172162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.970443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.258939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.306179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.475343                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.172162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.970443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.258939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.306179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.475343                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70589.215686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71637.081352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75130.501700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84056.114859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74068.267564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70589.215686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71637.081352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75130.501700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84056.114859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74068.267564                       # average overall mshr miss latency
system.l2.replacements                        1023234                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       791136                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           791136                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       791136                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       791136                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1135482                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1135482                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1135482                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1135482                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7760                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7760                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5144                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            70756                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 75900                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         608672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          29957                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              638629                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  49685911500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2631323000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   52317234500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       613816                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       100713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            714529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.991620                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.297449                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.893776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81630.026517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87836.665888                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81921.169411                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       608672                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        29957                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         638629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  43599201500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2331753000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  45930954500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.991620                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.297449                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.893776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71630.042946                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77836.665888                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71921.185070                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        834900                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             842257                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1530                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       291728                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           293258                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    123301500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  24834951000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  24958252500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1126628                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1135515                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.172162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.258939                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.258260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80589.215686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85130.501700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85106.808680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1530                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       291728                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       293258                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    108001500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  21917671000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  22025672500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.172162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.258939                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.258260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70589.215686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75130.501700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75106.808680                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13474                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       197324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            210798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2611                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        88345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           90956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    217438500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   8495703500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8713142000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        301754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.162325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.309257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.301424                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83277.862888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96165.074424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95795.131712                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2611                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        88345                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        90956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    191328500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   7612253500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7803582000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.162325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.309257                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.301424                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73277.862888                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86165.074424                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85795.131712                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.505739                       # Cycle average of tags in use
system.l2.tags.total_refs                     4295769                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1024258                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.194030                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.756809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.673475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      735.450882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      167.927342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       88.697232                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.718214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.163992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.086618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999517                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          715                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  35452498                       # Number of tag accesses
system.l2.tags.data_accesses                 35452498                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst         97920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      39122048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      18670592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       7571328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65461888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        97920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     18670592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18768512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41323392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41323392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         611282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         291728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         118302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1022842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       645678                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             645678                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1697756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        678305840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        323714433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        131273189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1134991218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1697756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    323714433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        325412189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      716473179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            716473179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      716473179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1697756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       678305840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       323714433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       131273189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1851464398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    645601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    611276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    291728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    116142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443101250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40252                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40252                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2614675                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             606314                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1022843                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     645678                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1022843                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   645678                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2167                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    77                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             64385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             48208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             66682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             56003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             48030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             63724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             95716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             57784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             46692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            86212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            88443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            60609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            44690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             39601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             39416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             43827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             43350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            39848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            38980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39280                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14429338500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5103380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             33567013500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14137.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32887.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   784464                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  573149                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1022843                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               645678                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  253791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   22049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  40576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  40673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  40571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  40564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  40547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  40537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  40559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  40410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  40441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  40365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       308624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.525844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.715078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.344045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       131127     42.49%     42.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        55859     18.10%     60.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        23019      7.46%     68.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13772      4.46%     72.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9765      3.16%     75.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7195      2.33%     78.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6316      2.05%     80.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6275      2.03%     82.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        55296     17.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       308624                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.356703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.596243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.733638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          34599     85.96%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          5587     13.88%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            27      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           13      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           14      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.038284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.035240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.330777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            39680     98.58%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               51      0.13%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              114      0.28%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              369      0.92%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40252                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               65323264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  138688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41316672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65461952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41323392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1132.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       716.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1134.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    716.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57676090500                       # Total gap between requests
system.mem_ctrls.avgGap                      34567.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        97920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     39121664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     18670592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      7433088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41316672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1697756.411954108858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 678299182.008928060532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 323714433.036959648132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 128876356.338022306561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 716356666.754542469978                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       611283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       291728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       118302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       645678                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     45230000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  18549493500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   9912057750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5060232250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1433393411500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29562.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30345.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33977.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     42773.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2219981.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1023861720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            544176435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3713828160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1654385040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4552638480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25657943520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        540940320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        37687773675                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.438107                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1148466000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1925820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54601832500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1179799320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            627051645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3573798480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1715506020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4552638480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25549327170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        632406720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        37830527835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.913207                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1399533250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1925820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54350765250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1437268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1436814                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1135482                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          602670                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           714529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          714528                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1135515                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       301754                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1889685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3379866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1159130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6455326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1136512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     79742720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    144207232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     35932032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              261018496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1023234                       # Total snoops (count)
system.tol2bus.snoopTraffic                  41323392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3175032                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002895                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053731                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3165839     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9193      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3175032                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4078383000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         579668808                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1689991897                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         948703278                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13342975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57676118500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
