library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;



entity ADD_REG3 is
    Port (
            input_sortie : in std_logic_vector (3 downto 0);
            rst_sortie : in std_logic ;
            clk : in std_logic ;
            dataout_sortie : out std_logic_vector (3 downto 0)
              );
end ADD_REG3;

architecture Behavioral of ADD_REG3 is
signal data_sortie : std_logic_vector  (3 downto 0);
begin
p1:process(input_sortie,clk,rst_sortie)
begin
    if rst_sortie = '1'then
        data_sortie <= "0000";
    else
        if rising_edge (clk)then
            data_sortie <= input_sortie;
        end if;
    end if;
    
        
end process;
dataout_sortie <= data_sortie;

end Behavioral;
