Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Aug 12 18:34:31 2018
| Host         : ME-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file Motherboard_timing_summary_routed.rpt -pb Motherboard_timing_summary_routed.pb -rpx Motherboard_timing_summary_routed.rpx -warn_on_violation
| Design       : Motherboard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: enc_switch (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: PWM_Driver0/CLOCK1/slow_clk_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: PWM_Driver1/CLOCK1/slow_clk_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: PWM_Driver2/CLOCK1/slow_clk_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: PWM_Driver3/CLOCK1/slow_clk_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: PWM_Driver4/CLOCK1/slow_clk_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: PWM_Driver5/CLOCK1/slow_clk_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: PWM_Driver6/CLOCK1/slow_clk_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: PWM_Driver7/CLOCK1/slow_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: QuadDecoder/counter_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: QuadDecoder/counter_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: QuadDecoder/counter_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: QuadDecoder/counter_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: QuadDecoder/counter_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: QuadDecoder/counter_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: QuadDecoder/counter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: QuadDecoder/counter_reg[7]/Q (HIGH)

 There are 440 register/latch pins with no clock driven by root clock pin: clock/slow_clk_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1904 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.277        0.000                      0                   33        0.324        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.277        0.000                      0                   33        0.324        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.076ns (22.932%)  route 3.616ns (77.068%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clock/CLK
    SLICE_X47Y93         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.393    clock/counter[15]
    SLICE_X47Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  clock/counter[31]_i_10/O
                         net (fo=1, routed)           0.436     6.953    clock/counter[31]_i_10_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  clock/counter[31]_i_8/O
                         net (fo=1, routed)           0.432     7.509    clock/counter[31]_i_8_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.633 r  clock/counter[31]_i_4__0/O
                         net (fo=1, routed)           0.781     8.414    clock/counter[31]_i_4__0_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock/counter[31]_i_3__0/O
                         net (fo=33, routed)          1.267     9.805    clock/counter[31]_i_3__0_n_0
    SLICE_X47Y92         LUT3 (Prop_lut3_I0_O)        0.124     9.929 r  clock/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.929    clock/counter_0[12]
    SLICE_X47Y92         FDCE                                         r  clock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clock/CLK
    SLICE_X47Y92         FDCE                                         r  clock/counter_reg[12]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)        0.031    15.206    clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.106ns (23.421%)  route 3.616ns (76.579%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clock/CLK
    SLICE_X47Y93         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.393    clock/counter[15]
    SLICE_X47Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  clock/counter[31]_i_10/O
                         net (fo=1, routed)           0.436     6.953    clock/counter[31]_i_10_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  clock/counter[31]_i_8/O
                         net (fo=1, routed)           0.432     7.509    clock/counter[31]_i_8_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.633 r  clock/counter[31]_i_4__0/O
                         net (fo=1, routed)           0.781     8.414    clock/counter[31]_i_4__0_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock/counter[31]_i_3__0/O
                         net (fo=33, routed)          1.267     9.805    clock/counter[31]_i_3__0_n_0
    SLICE_X47Y92         LUT3 (Prop_lut3_I0_O)        0.154     9.959 r  clock/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.959    clock/counter_0[6]
    SLICE_X47Y92         FDCE                                         r  clock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clock/CLK
    SLICE_X47Y92         FDCE                                         r  clock/counter_reg[6]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)        0.075    15.250    clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.076ns (24.130%)  route 3.383ns (75.870%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clock/CLK
    SLICE_X47Y93         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.393    clock/counter[15]
    SLICE_X47Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  clock/counter[31]_i_10/O
                         net (fo=1, routed)           0.436     6.953    clock/counter[31]_i_10_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  clock/counter[31]_i_8/O
                         net (fo=1, routed)           0.432     7.509    clock/counter[31]_i_8_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.633 r  clock/counter[31]_i_4__0/O
                         net (fo=1, routed)           0.781     8.414    clock/counter[31]_i_4__0_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock/counter[31]_i_3__0/O
                         net (fo=33, routed)          1.034     9.572    clock/counter[31]_i_3__0_n_0
    SLICE_X47Y92         LUT3 (Prop_lut3_I0_O)        0.124     9.696 r  clock/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.696    clock/counter_0[10]
    SLICE_X47Y92         FDCE                                         r  clock/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clock/CLK
    SLICE_X47Y92         FDCE                                         r  clock/counter_reg[10]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)        0.029    15.204    clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.076ns (24.215%)  route 3.368ns (75.785%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clock/CLK
    SLICE_X47Y93         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.393    clock/counter[15]
    SLICE_X47Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  clock/counter[31]_i_10/O
                         net (fo=1, routed)           0.436     6.953    clock/counter[31]_i_10_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  clock/counter[31]_i_8/O
                         net (fo=1, routed)           0.432     7.509    clock/counter[31]_i_8_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.633 r  clock/counter[31]_i_4__0/O
                         net (fo=1, routed)           0.781     8.414    clock/counter[31]_i_4__0_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock/counter[31]_i_3__0/O
                         net (fo=33, routed)          1.019     9.556    clock/counter[31]_i_3__0_n_0
    SLICE_X47Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.680 r  clock/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.680    clock/counter_0[0]
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.934    clock/CLK
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[0]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X47Y90         FDCE (Setup_fdce_C_D)        0.031    15.205    clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.076ns (24.236%)  route 3.364ns (75.764%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clock/CLK
    SLICE_X47Y93         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.393    clock/counter[15]
    SLICE_X47Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  clock/counter[31]_i_10/O
                         net (fo=1, routed)           0.436     6.953    clock/counter[31]_i_10_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  clock/counter[31]_i_8/O
                         net (fo=1, routed)           0.432     7.509    clock/counter[31]_i_8_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.633 r  clock/counter[31]_i_4__0/O
                         net (fo=1, routed)           0.781     8.414    clock/counter[31]_i_4__0_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock/counter[31]_i_3__0/O
                         net (fo=33, routed)          1.015     9.552    clock/counter[31]_i_3__0_n_0
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.124     9.676 r  clock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.676    clock/counter_0[2]
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.934    clock/CLK
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[2]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X47Y90         FDCE (Setup_fdce_C_D)        0.029    15.203    clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.076ns (24.217%)  route 3.367ns (75.783%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clock/CLK
    SLICE_X47Y93         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.393    clock/counter[15]
    SLICE_X47Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  clock/counter[31]_i_10/O
                         net (fo=1, routed)           0.436     6.953    clock/counter[31]_i_10_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  clock/counter[31]_i_8/O
                         net (fo=1, routed)           0.432     7.509    clock/counter[31]_i_8_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.633 r  clock/counter[31]_i_4__0/O
                         net (fo=1, routed)           0.781     8.414    clock/counter[31]_i_4__0_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock/counter[31]_i_3__0/O
                         net (fo=33, routed)          1.018     9.556    clock/counter[31]_i_3__0_n_0
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.124     9.680 r  clock/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.680    clock/counter_0[20]
    SLICE_X47Y95         FDCE                                         r  clock/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.936    clock/CLK
    SLICE_X47Y95         FDCE                                         r  clock/counter_reg[20]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y95         FDCE (Setup_fdce_C_D)        0.031    15.207    clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.076ns (24.227%)  route 3.365ns (75.772%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clock/CLK
    SLICE_X47Y93         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.393    clock/counter[15]
    SLICE_X47Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  clock/counter[31]_i_10/O
                         net (fo=1, routed)           0.436     6.953    clock/counter[31]_i_10_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  clock/counter[31]_i_8/O
                         net (fo=1, routed)           0.432     7.509    clock/counter[31]_i_8_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.633 r  clock/counter[31]_i_4__0/O
                         net (fo=1, routed)           0.781     8.414    clock/counter[31]_i_4__0_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock/counter[31]_i_3__0/O
                         net (fo=33, routed)          1.016     9.554    clock/counter[31]_i_3__0_n_0
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.124     9.678 r  clock/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.678    clock/counter_0[18]
    SLICE_X47Y95         FDCE                                         r  clock/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.936    clock/CLK
    SLICE_X47Y95         FDCE                                         r  clock/counter_reg[18]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y95         FDCE (Setup_fdce_C_D)        0.029    15.205    clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.102ns (24.570%)  route 3.383ns (75.430%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clock/CLK
    SLICE_X47Y93         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.393    clock/counter[15]
    SLICE_X47Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  clock/counter[31]_i_10/O
                         net (fo=1, routed)           0.436     6.953    clock/counter[31]_i_10_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  clock/counter[31]_i_8/O
                         net (fo=1, routed)           0.432     7.509    clock/counter[31]_i_8_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.633 r  clock/counter[31]_i_4__0/O
                         net (fo=1, routed)           0.781     8.414    clock/counter[31]_i_4__0_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock/counter[31]_i_3__0/O
                         net (fo=33, routed)          1.034     9.572    clock/counter[31]_i_3__0_n_0
    SLICE_X47Y92         LUT3 (Prop_lut3_I0_O)        0.150     9.722 r  clock/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.722    clock/counter_0[9]
    SLICE_X47Y92         FDCE                                         r  clock/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clock/CLK
    SLICE_X47Y92         FDCE                                         r  clock/counter_reg[9]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)        0.075    15.250    clock/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.076ns (24.284%)  route 3.355ns (75.716%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clock/CLK
    SLICE_X47Y93         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.393    clock/counter[15]
    SLICE_X47Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  clock/counter[31]_i_10/O
                         net (fo=1, routed)           0.436     6.953    clock/counter[31]_i_10_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  clock/counter[31]_i_8/O
                         net (fo=1, routed)           0.432     7.509    clock/counter[31]_i_8_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.633 r  clock/counter[31]_i_4__0/O
                         net (fo=1, routed)           0.781     8.414    clock/counter[31]_i_4__0_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock/counter[31]_i_3__0/O
                         net (fo=33, routed)          1.006     9.544    clock/counter[31]_i_3__0_n_0
    SLICE_X47Y91         LUT3 (Prop_lut3_I0_O)        0.124     9.668 r  clock/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.668    clock/counter_0[7]
    SLICE_X47Y91         FDCE                                         r  clock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clock/CLK
    SLICE_X47Y91         FDCE                                         r  clock/counter_reg[7]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X47Y91         FDCE (Setup_fdce_C_D)        0.031    15.206    clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.076ns (24.306%)  route 3.351ns (75.694%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clock/CLK
    SLICE_X47Y93         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.393    clock/counter[15]
    SLICE_X47Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  clock/counter[31]_i_10/O
                         net (fo=1, routed)           0.436     6.953    clock/counter[31]_i_10_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  clock/counter[31]_i_8/O
                         net (fo=1, routed)           0.432     7.509    clock/counter[31]_i_8_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.633 r  clock/counter[31]_i_4__0/O
                         net (fo=1, routed)           0.781     8.414    clock/counter[31]_i_4__0_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock/counter[31]_i_3__0/O
                         net (fo=33, routed)          1.002     9.540    clock/counter[31]_i_3__0_n_0
    SLICE_X47Y91         LUT3 (Prop_lut3_I0_O)        0.124     9.664 r  clock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.664    clock/counter_0[4]
    SLICE_X47Y91         FDCE                                         r  clock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clock/CLK
    SLICE_X47Y91         FDCE                                         r  clock/counter_reg[4]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X47Y91         FDCE (Setup_fdce_C_D)        0.029    15.204    clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  5.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.630%)  route 0.261ns (58.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock/CLK
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.261     1.886    clock/counter[0]
    SLICE_X47Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.931 r  clock/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     1.931    clock/counter_0[13]
    SLICE_X47Y92         FDCE                                         r  clock/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock/CLK
    SLICE_X47Y92         FDCE                                         r  clock/counter_reg[13]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X47Y92         FDCE (Hold_fdce_C_D)         0.107     1.607    clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.183ns (39.932%)  route 0.275ns (60.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock/CLK
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.275     1.901    clock/counter[0]
    SLICE_X47Y91         LUT3 (Prop_lut3_I1_O)        0.042     1.943 r  clock/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.943    clock/counter_0[5]
    SLICE_X47Y91         FDCE                                         r  clock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock/CLK
    SLICE_X47Y91         FDCE                                         r  clock/counter_reg[5]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X47Y91         FDCE (Hold_fdce_C_D)         0.107     1.607    clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.630%)  route 0.261ns (58.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock/CLK
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.261     1.886    clock/counter[0]
    SLICE_X47Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.931 r  clock/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.931    clock/counter_0[11]
    SLICE_X47Y92         FDCE                                         r  clock/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock/CLK
    SLICE_X47Y92         FDCE                                         r  clock/counter_reg[11]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X47Y92         FDCE (Hold_fdce_C_D)         0.092     1.592    clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.185ns (41.071%)  route 0.265ns (58.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock/CLK
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.265     1.891    clock/counter[0]
    SLICE_X47Y90         LUT3 (Prop_lut3_I1_O)        0.044     1.935 r  clock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.935    clock/counter_0[3]
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock/CLK
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[3]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X47Y90         FDCE (Hold_fdce_C_D)         0.107     1.591    clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.323%)  route 0.275ns (59.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock/CLK
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.275     1.901    clock/counter[0]
    SLICE_X47Y91         LUT3 (Prop_lut3_I1_O)        0.045     1.946 r  clock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.946    clock/counter_0[4]
    SLICE_X47Y91         FDCE                                         r  clock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock/CLK
    SLICE_X47Y91         FDCE                                         r  clock/counter_reg[4]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X47Y91         FDCE (Hold_fdce_C_D)         0.091     1.591    clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.202%)  route 0.265ns (58.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock/CLK
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.265     1.891    clock/counter[0]
    SLICE_X47Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.936 r  clock/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.936    clock/counter_0[0]
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock/CLK
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[0]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X47Y90         FDCE (Hold_fdce_C_D)         0.092     1.576    clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.202%)  route 0.265ns (58.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock/CLK
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.265     1.891    clock/counter[0]
    SLICE_X47Y90         LUT3 (Prop_lut3_I1_O)        0.045     1.936 r  clock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.936    clock/counter_0[2]
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock/CLK
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[2]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X47Y90         FDCE (Hold_fdce_C_D)         0.091     1.575    clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.064%)  route 0.316ns (62.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock/CLK
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.316     1.941    clock/counter[0]
    SLICE_X47Y93         LUT3 (Prop_lut3_I1_O)        0.045     1.986 r  clock/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.986    clock/counter_0[16]
    SLICE_X47Y93         FDCE                                         r  clock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock/CLK
    SLICE_X47Y93         FDCE                                         r  clock/counter_reg[16]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X47Y93         FDCE (Hold_fdce_C_D)         0.107     1.608    clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.064%)  route 0.316ns (62.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock/CLK
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.316     1.941    clock/counter[0]
    SLICE_X47Y93         LUT3 (Prop_lut3_I1_O)        0.045     1.986 r  clock/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.986    clock/counter_0[15]
    SLICE_X47Y93         FDCE                                         r  clock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock/CLK
    SLICE_X47Y93         FDCE                                         r  clock/counter_reg[15]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X47Y93         FDCE (Hold_fdce_C_D)         0.092     1.593    clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.183ns (35.136%)  route 0.338ns (64.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock/CLK
    SLICE_X47Y90         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.338     1.963    clock/counter[0]
    SLICE_X47Y92         LUT3 (Prop_lut3_I1_O)        0.042     2.005 r  clock/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.005    clock/counter_0[6]
    SLICE_X47Y92         FDCE                                         r  clock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock/CLK
    SLICE_X47Y92         FDCE                                         r  clock/counter_reg[6]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X47Y92         FDCE (Hold_fdce_C_D)         0.107     1.607    clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y90    clock/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y92    clock/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y92    clock/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y92    clock/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y92    clock/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y93    clock/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y93    clock/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y93    clock/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y93    clock/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y95    clock/counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y95    clock/counter_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y95    clock/counter_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y95    clock/counter_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y90    clock/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y90    clock/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y90    clock/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y90    clock/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock/counter_reg[13]/C



