
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010145                       # Number of seconds simulated
sim_ticks                                 10145260554                       # Number of ticks simulated
final_tick                               536332245318                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197389                       # Simulator instruction rate (inst/s)
host_op_rate                                   248130                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 247003                       # Simulator tick rate (ticks/s)
host_mem_usage                               67339220                       # Number of bytes of host memory used
host_seconds                                 41073.48                       # Real time elapsed on the host
sim_insts                                  8107448344                       # Number of instructions simulated
sim_ops                                   10191559355                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        97152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       259584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       114816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       277888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       261376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        98432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        98432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       160640                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1405568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       535808                       # Number of bytes written to this memory
system.physmem.bytes_written::total            535808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          759                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2028                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          897                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2171                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2042                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          769                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          769                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1255                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10981                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4186                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4186                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       441586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9576097                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       454202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25586726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       517286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11317206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       441586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     27390918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       454202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     25763360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       454202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9702264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       479436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9702264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       428969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     15833995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               138544298                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       441586                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       454202                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       517286                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       441586                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       454202                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       454202                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       479436                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       428969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3671468                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52813626                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52813626                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52813626                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       441586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9576097                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       454202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25586726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       517286                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11317206                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       441586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     27390918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       454202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     25763360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       454202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9702264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       479436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9702264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       428969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     15833995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              191357924                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24329163                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2212288                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1841472                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202811                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       846748                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808387                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237523                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9473                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19237183                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12130018                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2212288                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1045910                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2528083                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         566082                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        588306                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1196452                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193932                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22714985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.656460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.032530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20186902     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          155171      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          194884      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          310076      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130184      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168521      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195247      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           90521      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1283479      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22714985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090932                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498579                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19124101                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       712446                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2516081                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1229                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        361126                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336985                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          287                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14829447                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1632                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        361126                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19143946                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          62139                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       595716                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2497471                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54583                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14738069                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7728                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        38030                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20577497                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68529422                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68529422                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3389447                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3567                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1861                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           192984                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1383485                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721566                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7809                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164984                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14387302                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3583                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13791796                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        14065                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1767559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3613744                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22714985                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607167                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327860                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16870400     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2665813     11.74%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1090374      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       610808      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       826869      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255034      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250460      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134411      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10816      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22714985                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94612     78.80%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13108     10.92%     89.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12348     10.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11617679     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188406      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1264947      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       719059      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13791796                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.566883                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             120068                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008706                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50432710                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16158532                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13429978                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13911864                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9996                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       266143                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11345                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        361126                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47424                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6012                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14390889                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10701                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1383485                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721566                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1862                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5243                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119002                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114766                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233768                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13550199                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243870                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241597                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962807                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1916031                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718937                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.556953                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13430091                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13429978                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8045473                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21611746                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.552012                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372273                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2068575                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204320                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22353859                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.551241                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371378                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17136127     76.66%     76.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2645356     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960681      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477811      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437142      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183227      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181983      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86652      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       244880      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22353859                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       244880                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36499832                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29143010                       # The number of ROB writes
system.switch_cpus0.timesIdled                 294346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1614178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.432916                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.432916                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.411029                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.411029                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60964599                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18763949                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13711642                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                24329163                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1984934                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1622952                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195928                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       844540                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          782544                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          203912                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8765                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19264745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11257772                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1984934                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       986456                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2358660                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         567884                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        326181                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1186245                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       197327                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22317309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.968151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19958649     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          127787      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          201035      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          319186      1.43%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          134269      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          151219      0.68%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          158788      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          104347      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1162029      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22317309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081587                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462727                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19094032                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       498685                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2351095                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6073                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        367422                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       325625                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13748791                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1645                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        367422                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19122025                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         161042                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       257313                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2329465                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        80040                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13740224                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1733                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         23636                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        29998                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2816                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     19071770                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     63911238                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     63911238                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16265038                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2806615                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3466                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1892                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           245710                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1312578                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       704064                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        21188                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       160105                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13720482                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3476                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12979654                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        16661                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1753477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3908414                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          302                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22317309                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581596                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273693                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16846654     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2194457      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1200050      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       819407      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       765879      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       221221      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       170655      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        58563      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        40423      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22317309                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3105     12.52%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          9764     39.36%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11936     48.12%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10872285     83.76%     83.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204917      1.58%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1573      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1201135      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       699744      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12979654                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533502                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              24805                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001911                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     48318083                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15477592                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12768905                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13004459                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        39427                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       239071                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        21471                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          835                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        367422                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         112468                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11844                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13723985                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         2513                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1312578                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       704064                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1891                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          8820                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       113605                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112157                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225762                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12793736                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1128920                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       185918                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1828306                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1799577                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            699386                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525860                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12769109                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12768905                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7464583                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         19501432                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524839                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382771                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9554053                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11710689                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2013230                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3174                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199795                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     21949887                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533519                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386749                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17194004     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2303260     10.49%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       897946      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       482761      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       361429      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       201704      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       125172      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       110902      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       272709      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     21949887                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9554053                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11710689                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1756078                       # Number of memory references committed
system.switch_cpus1.commit.loads              1073494                       # Number of loads committed
system.switch_cpus1.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1680860                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10552357                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       237920                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       272709                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35401032                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27815387                       # The number of ROB writes
system.switch_cpus1.timesIdled                 312095                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2011854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9554053                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11710689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9554053                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.546476                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.546476                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392700                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392700                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        57693018                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17701029                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12821385                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3170                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                24329163                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2016982                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1650085                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       198978                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       823281                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          791309                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          207976                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9082                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19421040                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11281853                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2016982                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       999285                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2352881                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         544652                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        396201                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1189815                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       198978                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     22513214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.958962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20160333     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          108872      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          173127      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          235923      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          242167      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          205291      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          115695      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          171340      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1100466      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     22513214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082904                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463717                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19225788                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       593458                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2348577                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2561                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        342829                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       332035                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13842133                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1552                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        342829                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19278200                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         124265                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       349705                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2299439                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       118773                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13836637                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         15521                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        52098                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19306540                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     64366425                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     64366425                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16703280                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2603260                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3431                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1786                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           359895                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1296075                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       701154                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8041                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       244347                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13820063                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3445                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13114970                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1955                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1546933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3712318                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          129                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     22513214                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582545                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269385                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16905832     75.09%     75.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2352174     10.45%     85.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1177521      5.23%     90.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       849448      3.77%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       674279      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       276522      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       174471      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        90878      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12089      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     22513214                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2652     12.23%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8049     37.11%     49.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10989     50.66%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11030335     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       195616      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1642      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1188649      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       698728      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13114970                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.539064                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              21690                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001654                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     48766799                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15370508                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12914573                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13136660                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        26282                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       210657                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10630                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        342829                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          98077                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11579                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13823534                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          635                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1296075                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       701154                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1789                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9780                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       115102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       112297                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       227399                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12930891                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1117157                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       184079                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1815826                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1837018                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            698669                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531498                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12914694                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12914573                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7412889                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19982298                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530827                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370973                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9737393                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11982211                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1841336                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       201249                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22170385                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540460                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.380157                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17203901     77.60%     77.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2486809     11.22%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       916488      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       437774      1.97%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       398803      1.80%     96.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       213459      0.96%     97.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       167125      0.75%     98.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        84361      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       261665      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22170385                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9737393                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11982211                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1775942                       # Number of memory references committed
system.switch_cpus2.commit.loads              1085418                       # Number of loads committed
system.switch_cpus2.commit.membars               1654                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1727967                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10795807                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246808                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       261665                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35732189                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27989940                       # The number of ROB writes
system.switch_cpus2.timesIdled                 296039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1815949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9737393                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11982211                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9737393                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.498529                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.498529                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400235                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400235                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        58194241                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17989608                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12830690                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3312                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                24329163                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1900749                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1714422                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       102893                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       852651                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          678175                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          105003                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4500                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20169979                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11967155                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1900749                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       783178                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2365780                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         321008                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        410420                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1160653                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       103306                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23161778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.606297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.935247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20795998     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           84268      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          172431      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           72151      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          392337      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          349661      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           68951      0.30%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          141873      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1084108      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23161778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078126                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491885                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20060799                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       521046                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2357129                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         7439                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        215360                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       167313                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14034244                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1442                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        215360                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20081753                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         353340                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       102796                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2344511                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        64013                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14025934                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         26219                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        23678                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          614                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     16480951                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     66062349                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     66062349                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     14585445                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         1895494                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1634                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          829                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           164606                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3307352                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1672011                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        15201                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        81417                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13995649                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1638                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13455690                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7023                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1089279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      2593885                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23161778                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580944                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.378511                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18383041     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1428383      6.17%     85.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1176816      5.08%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       507113      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       643244      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       623093      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       354381      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        28047      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        17660      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23161778                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          33969     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        265519     86.44%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         7676      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8445741     62.77%     62.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       117502      0.87%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          804      0.01%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3223876     23.96%     87.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      1667767     12.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13455690                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.553068                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             307164                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022828                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     50387345                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15086915                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13339300                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13762854                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        24530                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       131079                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11363                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1193                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        215360                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         319146                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        16744                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13997296                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          218                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3307352                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1672011                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          830                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         11355                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        59715                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        60347                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       120062                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13360093                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3212710                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        95597                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             4880290                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1749597                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           1667580                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.549139                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13339806                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13339300                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7205298                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14195718                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.548284                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507568                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10824496                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12720427                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1278030                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       104919                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22946418                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.554353                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.377940                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18335395     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1680519      7.32%     87.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       789863      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       780959      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       212062      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       909068      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        67644      0.29%     99.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        49411      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       121497      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22946418                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10824496                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12720427                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               4836914                       # Number of memory references committed
system.switch_cpus3.commit.loads              3176266                       # Number of loads committed
system.switch_cpus3.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1679401                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11311882                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       123178                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       121497                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36823352                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28212320                       # The number of ROB writes
system.switch_cpus3.timesIdled                 445047                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1167385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10824496                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12720427                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10824496                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.247602                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.247602                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.444919                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.444919                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66043955                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       15500531                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       16704089                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1616                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                24329163                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1983721                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1621751                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       196038                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       844001                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          781771                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          203699                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8760                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19267631                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11249862                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1983721                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       985470                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2357135                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         566967                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        326952                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1186412                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       197461                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22318399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.967485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19961264     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          127709      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          201248      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          319566      1.43%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          133905      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          150139      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          158512      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          104892      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1161164      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22318399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081537                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462402                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19097845                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       498548                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2349508                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         6115                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        366381                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       325590                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13738568                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1632                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        366381                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19125730                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         160618                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       257790                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2328135                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        79743                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13729908                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents         1425                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         23636                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        29939                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         2678                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     19059709                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     63860325                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     63860325                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16264580                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2795112                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3484                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1910                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           245101                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1311338                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       704211                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        21240                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       160090                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13710474                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3493                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12975926                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        16883                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1743444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3878146                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          318                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22318399                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581400                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.273088                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16846467     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2195708      9.84%     85.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1201097      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       820878      3.68%     94.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       764270      3.42%     97.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       220452      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       170984      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        58198      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        40345      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22318399                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3098     12.64%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          9489     38.71%     51.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        11929     48.66%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10868799     83.76%     83.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       204977      1.58%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1573      0.01%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1200859      9.25%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       699718      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12975926                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533349                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              24516                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001889                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     48311648                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15457572                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12765207                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13000442                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        38655                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       237876                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          166                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        21642                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          845                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        366381                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         112716                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11502                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13713990                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1411                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1311338                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       704211                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1907                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          8494                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          166                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       113643                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       112172                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       225815                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12790250                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1129065                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       185674                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1828383                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1799755                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            699318                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525717                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12765438                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12765207                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7463167                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         19489012                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524687                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382942                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9553790                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11710365                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2003638                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3175                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       199920                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     21952018                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533453                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386472                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17195154     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2304424     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       897532      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       483241      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       361401      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       201842      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       124916      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       111220      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       272288      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     21952018                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9553790                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11710365                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1756031                       # Number of memory references committed
system.switch_cpus4.commit.loads              1073462                       # Number of loads committed
system.switch_cpus4.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1680816                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10552064                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       237914                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       272288                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35393668                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           27794429                       # The number of ROB writes
system.switch_cpus4.timesIdled                 312070                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2010764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9553790                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11710365                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9553790                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.546546                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.546546                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392689                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392689                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        57674915                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17697238                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12813386                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3172                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                24329163                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2212595                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1841628                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       202436                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       849856                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          809299                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          237764                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9474                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19236726                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12130577                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2212595                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1047063                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2529236                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         565020                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        592166                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1196171                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       193615                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22718858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.656459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.032309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20189622     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          155313      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          195193      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          309689      1.36%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          131179      0.58%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          169278      0.75%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          195184      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           90174      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1283226      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22718858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090944                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498602                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19123665                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       716344                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2517201                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1203                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        360443                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       337141                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          287                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14831832                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1645                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        360443                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19143428                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          61787                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       600274                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2498586                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        54336                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14740563                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          7689                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        37831                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     20581055                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     68542231                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     68542231                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17199576                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3381479                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3542                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1835                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           192175                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1384068                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       721971                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8030                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       165016                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14389009                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3557                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13796348                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        13493                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1762363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3602391                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22718858                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.607264                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327954                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16871961     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2667060     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1091386      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       610564      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       826925      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       254921      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       250449      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       134911      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        10681      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22718858                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          94124     78.70%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         13127     10.98%     89.68% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12346     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11620814     84.23%     84.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       188527      1.37%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1706      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1265886      9.18%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       719415      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13796348                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.567070                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             119597                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008669                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50444644                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16155017                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13434719                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13915945                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        10066                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       265969                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11265                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        360443                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          47102                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         6049                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14392573                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        11636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1384068                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       721971                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1836                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          5329                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       118919                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       114552                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       233471                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13554693                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1244219                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       241655                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1963527                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1917136                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            719308                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.557138                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13434811                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13434719                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8048750                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         21618758                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.552206                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372304                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10006720                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12330693                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2061932                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       203943                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22358415                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.551501                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.371667                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17137607     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2646636     11.84%     88.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       961130      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       478094      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       437721      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       183392      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       182214      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        86581      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       245040      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22358415                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10006720                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12330693                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1828805                       # Number of memory references committed
system.switch_cpus5.commit.loads              1118099                       # Number of loads committed
system.switch_cpus5.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1787180                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11101755                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       254636                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       245040                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36505922                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29145708                       # The number of ROB writes
system.switch_cpus5.timesIdled                 294023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1610305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10006720                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12330693                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10006720                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.431282                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.431282                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.411306                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.411306                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60983385                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18771115                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13712959                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                24329163                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2211026                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1840943                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       202549                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       849940                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          809382                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          237680                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9464                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19241096                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12128655                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2211026                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1047062                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2528155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         564428                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        591118                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1196204                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       193517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22720394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.656139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.031897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20192239     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          154445      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          196254      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          310248      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          130566      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          168061      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          195670      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           89844      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1283067      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22720394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090880                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498523                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19127834                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       715625                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2515956                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1242                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        359735                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       336236                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          290                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14824555                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1631                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        359735                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19147732                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          62189                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       598983                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2497277                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        54474                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14732251                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          7756                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        37988                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     20574176                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     68510705                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     68510705                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17198168                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3376003                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3556                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1849                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           192506                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1380830                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       721371                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8107                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       164016                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14382602                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3570                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13792087                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        13373                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1756615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3588886                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22720394                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.607036                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327585                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16874971     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2666561     11.74%     86.01% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1089570      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       612281      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       826650      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       255140      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       250021      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       134483      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        10717      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22720394                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          94419     78.90%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12898     10.78%     89.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12355     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11617874     84.24%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       188554      1.37%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1706      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1265060      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       718893      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13792087                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.566895                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             119672                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008677                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     50437613                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16142874                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13431225                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13911759                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        10188                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       262819                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10730                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        359735                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          47462                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         6161                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14386177                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        11380                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1380830                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       721371                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1850                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          5409                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       119823                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       113753                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       233576                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13550927                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1243967                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       241160                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1962773                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1915956                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            718806                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.556983                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13431325                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13431225                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8048218                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         21621096                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.552063                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372239                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10005902                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12329675                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2056562                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       204055                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22360659                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.551400                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.371504                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17140047     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2646411     11.84%     88.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       961305      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       478276      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       437325      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       183790      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       182036      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        86392      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       245077      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22360659                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10005902                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12329675                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1828649                       # Number of memory references committed
system.switch_cpus6.commit.loads              1118008                       # Number of loads committed
system.switch_cpus6.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1787039                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11100835                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       254614                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       245077                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            36501741                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29132229                       # The number of ROB writes
system.switch_cpus6.timesIdled                 293839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1608769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10005902                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12329675                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10005902                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.431481                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.431481                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.411272                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.411272                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        60972361                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18767994                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13710585                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                24329163                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1989401                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1631496                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       197079                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       835996                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          777215                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          204513                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8925                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19046958                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11311130                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1989401                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       981728                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2487901                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         557060                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        549130                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1174412                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       195505                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22440843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19952942     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          268494      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          312991      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          172265      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          196027      0.87%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          109361      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           74635      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          192261      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1161867      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22440843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081770                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464921                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        18889130                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       710216                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2466615                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        20095                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        354785                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       322435                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         2069                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13805060                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        10741                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        354785                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        18919896                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         231314                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       393890                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2457148                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        83808                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13796095                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         20152                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        39711                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     19181768                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     64239408                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     64239408                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16385557                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2796211                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3631                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2032                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           227488                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1317429                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       717636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        18086                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       158043                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13774592                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3639                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13025657                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        17248                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1706680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3938154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          421                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22440843                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580444                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269977                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16950776     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2210011      9.85%     85.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1187014      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       820334      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       717174      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       364916      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        89974      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        57656      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        42988      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22440843                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3258     11.68%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         11818     42.37%     54.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12818     45.95%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10903871     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       203393      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1596      0.01%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1204783      9.25%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       712014      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13025657                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.535393                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              27894                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002141                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     48537299                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15485049                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12807352                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13053551                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        32390                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       231300                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        14833                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          798                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        354785                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         186209                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        13162                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13778255                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         2916                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1317429                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       717636                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2032                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9343                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       114111                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       110221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       224332                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12830041                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1130999                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       195616                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1842808                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1795904                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            711809                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.527352                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12807659                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12807352                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7614950                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         19933573                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.526420                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382016                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9623266                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11806916                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1971509                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3218                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       198044                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22086058                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534587                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.353184                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17261899     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2237092     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       937137      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       563480      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       390362      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       252469      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       131100      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       105435      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       207084      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22086058                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9623266                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11806916                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1788932                       # Number of memory references committed
system.switch_cpus7.commit.loads              1086129                       # Number of loads committed
system.switch_cpus7.commit.membars               1606                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1689852                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10644421                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       240263                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       207084                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            35657334                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           27911653                       # The number of ROB writes
system.switch_cpus7.timesIdled                 293098                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1888320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9623266                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11806916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9623266                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.528161                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.528161                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.395544                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.395544                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        57885095                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17779240                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12887712                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3214                       # number of misc regfile writes
system.l2.replacements                          10981                       # number of replacements
system.l2.tagsinuse                      32763.920806                       # Cycle average of tags in use
system.l2.total_refs                          2215643                       # Total number of references to valid blocks.
system.l2.sampled_refs                          43740                       # Sample count of references to valid blocks.
system.l2.avg_refs                          50.654847                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           383.262869                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     31.514930                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    371.982936                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     27.444288                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    986.047820                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     33.274015                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    437.129406                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     25.762086                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1049.896494                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     26.993847                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    996.862673                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     31.441916                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    377.848022                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     33.557785                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    374.729001                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     28.424830                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    567.441574                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2244.995179                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4268.642939                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2946.685367                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           5003.010893                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4194.534509                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2266.798927                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2270.283231                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3785.355267                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000962                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.011352                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000838                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.030092                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001015                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.013340                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000786                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.032040                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000824                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.030422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000960                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.011531                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.001024                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.011436                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000867                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.017317                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.068512                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.130269                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.089926                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.152680                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.128007                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.069177                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.069284                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.115520                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999876                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2847                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4912                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2992                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         5503                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4919                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         2840                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         2845                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3990                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   30860                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10778                       # number of Writeback hits
system.l2.Writeback_hits::total                 10778                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   119                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2864                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4927                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3010                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5509                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4933                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         2857                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         2862                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4005                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30979                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2864                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4927                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3010                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5509                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4933                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         2857                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         2862                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4005                       # number of overall hits
system.l2.overall_hits::total                   30979                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          759                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2028                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          897                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2171                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         2042                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          769                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          769                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1253                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10979                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          759                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2028                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          897                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2171                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         2042                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          769                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          769                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1255                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10981                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          759                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2028                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          897                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2171                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         2042                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          769                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          769                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1255                       # number of overall misses
system.l2.overall_misses::total                 10981                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5284000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    115213190                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5600381                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    304615305                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6063260                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    135477883                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5192282                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    329116529                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5385623                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    308311071                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5478695                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    117120563                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5605469                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    117049514                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5291677                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    188326477                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1659131919                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data       281860                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        281860                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5284000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    115213190                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5600381                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    304615305                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6063260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    135477883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5192282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    329116529                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5385623                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    308311071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5478695                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    117120563                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5605469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    117049514                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5291677                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    188608337                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1659413779                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5284000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    115213190                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5600381                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    304615305                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6063260                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    135477883                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5192282                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    329116529                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5385623                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    308311071                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5478695                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    117120563                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5605469                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    117049514                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5291677                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    188608337                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1659413779                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3606                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6940                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3889                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         7674                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         6961                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         3609                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         3614                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         5243                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               41839                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10778                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10778                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               121                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3623                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6955                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3907                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         7680                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         6975                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         3626                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         3631                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         5260                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41960                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3623                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6955                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3907                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         7680                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         6975                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         3626                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         3631                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         5260                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41960                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.210483                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.292219                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.230651                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.282903                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.293349                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.213078                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.212784                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.238985                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.262411                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016529                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.209495                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.291589                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.229588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.282682                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.292760                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.212079                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.211787                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.238593                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.261702                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.209495                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.291589                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.229588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.282682                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.292760                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.212079                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.211787                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.238593                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.261702                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150971.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151796.034256                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 155566.138889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150204.785503                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 147884.390244                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151034.429208                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148350.914286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151596.742976                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 149600.638889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150984.853575                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152185.972222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 152302.422627                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 147512.342105                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152210.031209                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 155637.558824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150300.460495                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151118.673741                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data       140930                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       140930                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150971.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151796.034256                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 155566.138889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150204.785503                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 147884.390244                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151034.429208                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148350.914286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151596.742976                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 149600.638889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150984.853575                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152185.972222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 152302.422627                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 147512.342105                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152210.031209                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 155637.558824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150285.527490                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151116.818049                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150971.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151796.034256                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 155566.138889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150204.785503                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 147884.390244                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151034.429208                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148350.914286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151596.742976                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 149600.638889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150984.853575                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152185.972222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 152302.422627                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 147512.342105                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152210.031209                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 155637.558824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150285.527490                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151116.818049                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4186                       # number of writebacks
system.l2.writebacks::total                      4186                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          759                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2028                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          897                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2171                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         2042                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          769                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          769                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1253                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10979                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         2042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10981                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         2042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10981                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3249128                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     71010773                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3502642                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    186487037                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3676452                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     83217622                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3152258                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    202670898                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3286400                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    189377242                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3387235                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     72332304                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3392510                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     72264978                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3312418                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    115336871                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1019656768                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data       165384                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       165384                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3249128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     71010773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3502642                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    186487037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3676452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     83217622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3152258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    202670898                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3286400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    189377242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3387235                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     72332304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3392510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     72264978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3312418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    115502255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1019822152                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3249128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     71010773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3502642                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    186487037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3676452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     83217622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3152258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    202670898                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3286400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    189377242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3387235                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     72332304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3392510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     72264978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3312418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    115502255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1019822152                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.210483                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.292219                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.230651                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.282903                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.293349                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.213078                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.212784                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.238985                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.262411                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016529                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.209495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.291589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.229588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.282682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.292760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.212079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.211787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.238593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.261702                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.209495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.291589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.229588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.282682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.292760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.212079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.211787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.238593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.261702                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92832.228571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93558.330698                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97295.611111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91956.132643                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89669.560976                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92773.268673                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90064.514286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93353.707047                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 91288.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92741.058766                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94089.861111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94060.213264                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 89276.578947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93972.663199                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 97424.058824                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92048.580208                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92873.373531                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data        82692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        82692                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92832.228571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93558.330698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 97295.611111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91956.132643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89669.560976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92773.268673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90064.514286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93353.707047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 91288.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92741.058766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94089.861111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 94060.213264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 89276.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93972.663199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 97424.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92033.669323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92871.519169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92832.228571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93558.330698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 97295.611111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91956.132643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89669.560976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92773.268673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90064.514286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93353.707047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 91288.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92741.058766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94089.861111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 94060.213264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 89276.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93972.663199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 97424.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92033.669323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92871.519169                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               488.645457                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001204505                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2034968.506098                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    33.645457                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.053919                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.783086                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1196405                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1196405                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1196405                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1196405                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1196405                       # number of overall hits
system.cpu0.icache.overall_hits::total        1196405                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7499409                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7499409                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7499409                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7499409                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7499409                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7499409                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1196452                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1196452                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1196452                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1196452                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1196452                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1196452                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159561.893617                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159561.893617                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159561.893617                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159561.893617                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159561.893617                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159561.893617                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5983023                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5983023                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5983023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5983023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5983023                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5983023                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161703.324324                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161703.324324                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161703.324324                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161703.324324                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161703.324324                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161703.324324                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3623                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429743                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3879                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38264.950503                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.295197                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.704803                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860528                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139472                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       953155                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         953155                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706645                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706645                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1827                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1827                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659800                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659800                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659800                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659800                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9212                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9212                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           96                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           96                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9308                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9308                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9308                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9308                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    890742720                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    890742720                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8034590                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8034590                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    898777310                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    898777310                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    898777310                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    898777310                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       962367                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       962367                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1669108                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1669108                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1669108                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1669108                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009572                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009572                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000136                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000136                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005577                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005577                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005577                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005577                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96693.738602                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96693.738602                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83693.645833                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83693.645833                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96559.659433                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96559.659433                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96559.659433                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96559.659433                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        25619                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 12809.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          895                       # number of writebacks
system.cpu0.dcache.writebacks::total              895                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5606                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5606                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           79                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           79                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5685                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5685                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5685                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5685                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3606                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3606                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3623                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3623                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3623                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3623                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    311796562                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    311796562                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1345311                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1345311                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    313141873                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    313141873                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    313141873                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    313141873                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002171                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002171                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002171                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002171                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86466.046034                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86466.046034                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 79135.941176                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79135.941176                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86431.651394                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86431.651394                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86431.651394                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86431.651394                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.276464                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1003853877                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1904846.066414                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    28.276464                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.045315                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.830571                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1186196                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1186196                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1186196                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1186196                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1186196                       # number of overall hits
system.cpu1.icache.overall_hits::total        1186196                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7935661                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7935661                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7935661                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7935661                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7935661                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7935661                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1186245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1186245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1186245                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1186245                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1186245                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1186245                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161952.265306                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161952.265306                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161952.265306                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161952.265306                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161952.265306                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161952.265306                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6020863                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6020863                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6020863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6020863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6020863                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6020863                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162726.027027                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162726.027027                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 162726.027027                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162726.027027                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 162726.027027                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162726.027027                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6955                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166889325                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7211                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              23143.714464                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.509070                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.490930                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.888707                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.111293                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       821191                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         821191                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       679296                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        679296                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1845                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1845                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1585                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1585                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1500487                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1500487                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1500487                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1500487                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17800                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17800                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           85                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17885                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17885                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17885                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17885                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1936300737                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1936300737                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7032156                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7032156                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1943332893                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1943332893                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1943332893                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1943332893                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       838991                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       838991                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       679381                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       679381                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1585                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1585                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1518372                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1518372                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1518372                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1518372                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021216                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021216                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000125                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011779                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011779                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011779                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011779                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108780.940281                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108780.940281                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82731.247059                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82731.247059                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108657.136874                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108657.136874                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108657.136874                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108657.136874                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1450                       # number of writebacks
system.cpu1.dcache.writebacks::total             1450                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        10860                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10860                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           70                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10930                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10930                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10930                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10930                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6940                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6940                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6955                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6955                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6955                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6955                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    650007749                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    650007749                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       966639                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       966639                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    650974388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    650974388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    650974388                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    650974388                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008272                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008272                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004581                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004581                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004581                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004581                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93661.058934                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93661.058934                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64442.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64442.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93598.042847                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93598.042847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93598.042847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93598.042847                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               510.628556                       # Cycle average of tags in use
system.cpu2.icache.total_refs               998102231                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1926838.283784                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.628556                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.057097                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.818315                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1189760                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1189760                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1189760                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1189760                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1189760                       # number of overall hits
system.cpu2.icache.overall_hits::total        1189760                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8203422                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8203422                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8203422                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8203422                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8203422                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8203422                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1189815                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1189815                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1189815                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1189815                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1189815                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1189815                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000046                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000046                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 149153.127273                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 149153.127273                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 149153.127273                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 149153.127273                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 149153.127273                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 149153.127273                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6647123                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6647123                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6647123                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6647123                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6647123                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6647123                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 154584.255814                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 154584.255814                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 154584.255814                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 154584.255814                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 154584.255814                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 154584.255814                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3907                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152134028                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4163                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36544.325727                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.100369                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.899631                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871486                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128514                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       817785                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         817785                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       687229                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        687229                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1760                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1760                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1656                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1656                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1505014                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1505014                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1505014                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1505014                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12432                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12432                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          108                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          108                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12540                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12540                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12540                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12540                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1353918188                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1353918188                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8797520                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8797520                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1362715708                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1362715708                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1362715708                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1362715708                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       830217                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       830217                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       687337                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       687337                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1517554                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1517554                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1517554                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1517554                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014974                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014974                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000157                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000157                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008263                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008263                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008263                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008263                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108905.903153                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108905.903153                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81458.518519                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81458.518519                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108669.514195                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108669.514195                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108669.514195                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108669.514195                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          852                       # number of writebacks
system.cpu2.dcache.writebacks::total              852                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8543                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8543                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8633                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8633                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8633                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8633                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3889                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3889                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3907                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3907                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3907                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3907                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    341065166                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    341065166                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1181237                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1181237                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    342246403                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    342246403                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    342246403                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    342246403                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004684                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004684                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002575                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002575                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002575                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002575                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87699.965544                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87699.965544                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65624.277778                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65624.277778                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87598.260302                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87598.260302                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87598.260302                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87598.260302                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     3                       # number of replacements
system.cpu3.icache.tagsinuse               567.484239                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1028875927                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1776987.784111                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    26.400696                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.083543                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.042309                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.867121                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.909430                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1160606                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1160606                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1160606                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1160606                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1160606                       # number of overall hits
system.cpu3.icache.overall_hits::total        1160606                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7140466                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7140466                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7140466                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7140466                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7140466                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7140466                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1160653                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1160653                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1160653                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1160653                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1160653                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1160653                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 151924.808511                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 151924.808511                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 151924.808511                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 151924.808511                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 151924.808511                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 151924.808511                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5633758                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5633758                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5633758                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5633758                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5633758                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5633758                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 156493.277778                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156493.277778                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 156493.277778                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156493.277778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 156493.277778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156493.277778                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  7680                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               405428182                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  7936                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              51087.220514                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.071827                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.928173                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.433874                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.566126                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      3032384                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3032384                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      1658989                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1658989                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          811                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          811                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          808                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          808                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      4691373                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4691373                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      4691373                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4691373                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        26776                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        26776                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           19                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        26795                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         26795                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        26795                       # number of overall misses
system.cpu3.dcache.overall_misses::total        26795                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2819365948                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2819365948                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1586719                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1586719                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2820952667                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2820952667                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2820952667                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2820952667                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      3059160                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3059160                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      1659008                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1659008                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      4718168                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4718168                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      4718168                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4718168                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008753                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008753                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000011                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005679                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005679                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005679                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005679                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 105294.515536                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105294.515536                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 83511.526316                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83511.526316                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 105279.069491                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 105279.069491                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 105279.069491                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 105279.069491                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2310                       # number of writebacks
system.cpu3.dcache.writebacks::total             2310                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        19102                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        19102                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           13                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        19115                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        19115                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        19115                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        19115                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         7674                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7674                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         7680                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         7680                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         7680                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         7680                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    730725306                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    730725306                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       420323                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       420323                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    731145629                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    731145629                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    731145629                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    731145629                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002509                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002509                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001628                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001628                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001628                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001628                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 95220.915559                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 95220.915559                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 70053.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 70053.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 95201.253776                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95201.253776                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 95201.253776                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95201.253776                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               518.269592                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1003854045                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1904846.385199                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    28.269592                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.045304                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.830560                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1186364                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1186364                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1186364                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1186364                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1186364                       # number of overall hits
system.cpu4.icache.overall_hits::total        1186364                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           48                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           48                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           48                       # number of overall misses
system.cpu4.icache.overall_misses::total           48                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7255684                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7255684                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7255684                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7255684                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7255684                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7255684                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1186412                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1186412                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1186412                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1186412                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1186412                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1186412                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 151160.083333                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 151160.083333                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 151160.083333                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 151160.083333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 151160.083333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 151160.083333                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5837031                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5837031                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5837031                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5837031                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5837031                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5837031                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 157757.594595                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157757.594595                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 157757.594595                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157757.594595                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 157757.594595                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157757.594595                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  6975                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               166890105                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  7231                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              23079.809846                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   227.290346                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    28.709654                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.887853                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.112147                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       821971                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         821971                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       679284                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        679284                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1856                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1856                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1586                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1501255                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1501255                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1501255                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1501255                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        17935                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        17935                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           81                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18016                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18016                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18016                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18016                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1951626854                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1951626854                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6400534                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6400534                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1958027388                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1958027388                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1958027388                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1958027388                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       839906                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       839906                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       679365                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       679365                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1519271                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1519271                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1519271                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1519271                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021354                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021354                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000119                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011858                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011858                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011858                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011858                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 108816.663173                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 108816.663173                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 79018.938272                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 79018.938272                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 108682.692496                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 108682.692496                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 108682.692496                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 108682.692496                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1406                       # number of writebacks
system.cpu4.dcache.writebacks::total             1406                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        10974                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        10974                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           67                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           67                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        11041                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        11041                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        11041                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        11041                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         6961                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         6961                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           14                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         6975                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         6975                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         6975                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         6975                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    653738446                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    653738446                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       897400                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       897400                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    654635846                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    654635846                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    654635846                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    654635846                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008288                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008288                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004591                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004591                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004591                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004591                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93914.444189                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 93914.444189                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 93854.601577                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 93854.601577                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 93854.601577                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 93854.601577                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               488.869018                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001204220                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2030840.202840                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.869018                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.054277                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.783444                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1196120                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1196120                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1196120                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1196120                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1196120                       # number of overall hits
system.cpu5.icache.overall_hits::total        1196120                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8148262                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8148262                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8148262                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8148262                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8148262                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8148262                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1196171                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1196171                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1196171                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1196171                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1196171                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1196171                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 159769.843137                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 159769.843137                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 159769.843137                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 159769.843137                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 159769.843137                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 159769.843137                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6318776                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6318776                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6318776                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6318776                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6318776                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6318776                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 166283.578947                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 166283.578947                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 166283.578947                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 166283.578947                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 166283.578947                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 166283.578947                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3626                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148430375                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  3882                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              38235.542246                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   220.268695                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    35.731305                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.860425                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.139575                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       953311                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         953311                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       707145                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        707145                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1803                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1803                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1721                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1660456                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1660456                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1660456                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1660456                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         9171                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         9171                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           80                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         9251                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          9251                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         9251                       # number of overall misses
system.cpu5.dcache.overall_misses::total         9251                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    889568789                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    889568789                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      6638376                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      6638376                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    896207165                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    896207165                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    896207165                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    896207165                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       962482                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       962482                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       707225                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       707225                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1669707                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1669707                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1669707                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1669707                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009528                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009528                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000113                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000113                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005540                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005540                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005540                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005540                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 96998.014284                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 96998.014284                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82979.700000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82979.700000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 96876.787915                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 96876.787915                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 96876.787915                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 96876.787915                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          876                       # number of writebacks
system.cpu5.dcache.writebacks::total              876                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         5562                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         5562                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           63                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         5625                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5625                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         5625                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5625                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3609                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3609                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3626                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3626                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3626                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3626                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    312809553                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    312809553                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1259047                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1259047                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    314068600                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    314068600                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    314068600                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    314068600                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002172                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002172                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002172                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002172                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 86674.855362                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 86674.855362                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 74061.588235                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 74061.588235                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 86615.719801                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 86615.719801                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 86615.719801                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 86615.719801                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               490.625990                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1001204253                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2022634.854545                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    35.625990                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.057093                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.786260                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1196153                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1196153                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1196153                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1196153                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1196153                       # number of overall hits
system.cpu6.icache.overall_hits::total        1196153                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8046941                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8046941                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8046941                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8046941                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8046941                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8046941                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1196204                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1196204                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1196204                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1196204                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1196204                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1196204                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000043                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000043                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 157783.156863                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 157783.156863                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 157783.156863                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 157783.156863                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 157783.156863                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 157783.156863                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6425525                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6425525                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6425525                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6425525                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6425525                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6425525                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 160638.125000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 160638.125000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 160638.125000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 160638.125000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 160638.125000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 160638.125000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3631                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               148429892                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  3887                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              38186.234114                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   220.315511                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    35.684489                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.860607                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.139393                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       952891                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         952891                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       707067                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        707067                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1818                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1818                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1721                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1659958                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1659958                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1659958                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1659958                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         9223                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         9223                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           93                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           93                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9316                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9316                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9316                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9316                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    893326767                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    893326767                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7150490                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7150490                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    900477257                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    900477257                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    900477257                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    900477257                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       962114                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       962114                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       707160                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       707160                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1669274                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1669274                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1669274                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1669274                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009586                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009586                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000132                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005581                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005581                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005581                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005581                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 96858.589071                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 96858.589071                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 76886.989247                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 76886.989247                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 96659.216080                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 96659.216080                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 96659.216080                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 96659.216080                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          871                       # number of writebacks
system.cpu6.dcache.writebacks::total              871                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5609                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5609                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           76                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5685                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5685                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5685                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5685                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3614                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3614                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3631                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3631                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3631                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3631                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    312935497                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    312935497                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1215158                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1215158                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    314150655                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    314150655                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    314150655                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    314150655                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002175                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002175                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002175                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002175                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 86589.788877                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 86589.788877                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 71479.882353                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 71479.882353                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 86519.045717                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 86519.045717                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 86519.045717                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 86519.045717                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               511.687397                       # Cycle average of tags in use
system.cpu7.icache.total_refs               999394115                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1933064.052224                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    29.687397                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.047576                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.820012                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1174370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1174370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1174370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1174370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1174370                       # number of overall hits
system.cpu7.icache.overall_hits::total        1174370                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           42                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           42                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           42                       # number of overall misses
system.cpu7.icache.overall_misses::total           42                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6756515                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6756515                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6756515                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6756515                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6756515                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6756515                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1174412                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1174412                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1174412                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1174412                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1174412                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1174412                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 160869.404762                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 160869.404762                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 160869.404762                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 160869.404762                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 160869.404762                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 160869.404762                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5737834                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5737834                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5737834                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5737834                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5737834                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5737834                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 163938.114286                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 163938.114286                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 163938.114286                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 163938.114286                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 163938.114286                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 163938.114286                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5260                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               158034905                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5516                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              28650.272843                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   223.624917                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    32.375083                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.873535                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.126465                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       826294                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         826294                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       698947                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        698947                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1679                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1679                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1607                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1607                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1525241                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1525241                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1525241                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1525241                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18097                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18097                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          418                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          418                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18515                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18515                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18515                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18515                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2058719201                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2058719201                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     48879434                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     48879434                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2107598635                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2107598635                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2107598635                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2107598635                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       844391                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       844391                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       699365                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       699365                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1679                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1679                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1543756                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1543756                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1543756                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1543756                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021432                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021432                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000598                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000598                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011993                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011993                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011993                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011993                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113760.247610                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113760.247610                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 116936.444976                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 116936.444976                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113831.954361                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113831.954361                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113831.954361                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113831.954361                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2118                       # number of writebacks
system.cpu7.dcache.writebacks::total             2118                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        12854                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        12854                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          401                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          401                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        13255                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        13255                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        13255                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        13255                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5243                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5243                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5260                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5260                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5260                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5260                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    464881138                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    464881138                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1292525                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1292525                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    466173663                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    466173663                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    466173663                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    466173663                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006209                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006209                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003407                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003407                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003407                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003407                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 88667.010872                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 88667.010872                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 76030.882353                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 76030.882353                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 88626.171673                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 88626.171673                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 88626.171673                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 88626.171673                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
