

================================================================
== Vitis HLS Report for 'stream_hash'
================================================================
* Date:           Tue Dec 14 11:37:04 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        stream_hash
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      346|     3346| 1.153 us | 11.152 us |  347|  3347|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- main_loop  |      272|     3272|        74|          1|          1| 200 ~ 3200 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      424|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       16|     -|     1127|     1476|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      463|    -|
|Register             |        -|     -|      474|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     0|     1601|     2395|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------+---------------+---------+----+-----+------+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  246|   424|    0|
    |gmem_m_axi_U     |gmem_m_axi     |       16|   0|  881|  1052|    0|
    +-----------------+---------------+---------+----+-----+------+-----+
    |Total            |               |       16|   0| 1127|  1476|    0|
    +-----------------+---------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_204_p2                  |     +    |   0|  0|  71|          64|           1|
    |add_ln69_fu_270_p2                  |     +    |   0|  0|  71|          64|          64|
    |add_ln81_fu_237_p2                  |     +    |   0|  0|  64|          64|          64|
    |add_ln90_fu_316_p2                  |     +    |   0|  0|  71|          64|          64|
    |hash_1_fu_243_p2                    |     +    |   0|  0|  64|          64|          64|
    |ap_block_state2_pp0_stage0_iter0    |    and   |   0|  0|   2|           1|           1|
    |ap_block_state4_io                  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state74_io                 |    and   |   0|  0|   2|           1|           1|
    |ap_block_state74_pp0_stage0_iter72  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state75_io                 |    and   |   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n               |    and   |   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                   |    and   |   0|  0|   2|           1|           2|
    |ap_int_blocking_n                   |    and   |   0|  0|   2|           2|           2|
    |ap_str_blocking_cur_n               |    and   |   0|  0|   2|           1|           1|
    |ap_str_blocking_n                   |    and   |   0|  0|   2|           1|           2|
    |empty_18_fu_216_p2                  |   icmp   |   0|  0|  11|           8|           1|
    |empty_fu_210_p2                     |   icmp   |   0|  0|  11|           8|           6|
    |icmp_ln58_fu_199_p2                 |   icmp   |   0|  0|  29|          64|          64|
    |ap_block_pp0_stage0_01001           |    or    |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |   0|  0|   2|           1|           1|
    |empty_19_fu_222_p2                  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 424|         418|         348|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  337|         76|    1|         76|
    |ap_done                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter73      |    9|          2|    1|          2|
    |gmem_ARADDR                   |   15|          3|   64|        192|
    |gmem_blk_n_AR                 |    9|          2|    1|          2|
    |gmem_blk_n_R                  |    9|          2|    1|          2|
    |hash_fu_114                   |    9|          2|   64|        128|
    |i_reg_180                     |    9|          2|   64|        128|
    |inStream_V_TDATA_blk_n        |    9|          2|    1|          2|
    |outStream_TDATA_blk_n         |    9|          2|    1|          2|
    |outStream_TDATA_int_regslice  |   15|          3|  200|        600|
    |outStream_TLAST_int_regslice  |   15|          3|    1|          3|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  463|        103|  401|       1141|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  75|   0|   75|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg     |   1|   0|    1|          0|
    |ap_int_blocking_n_reg     |   0|   0|    1|          1|
    |ap_rst_n_inv              |   1|   0|    1|          0|
    |ap_rst_reg_1              |   1|   0|    1|          0|
    |ap_rst_reg_2              |   1|   0|    1|          0|
    |ap_str_blocking_n_reg     |   1|   0|    1|          0|
    |empty_19_reg_378          |   1|   0|    1|          0|
    |hash_fu_114               |  64|   0|   64|          0|
    |i_reg_180                 |  64|   0|   64|          0|
    |tmp_reg_373               |   8|   0|    8|          0|
    |trunc_ln1_reg_382         |  59|   0|   59|          0|
    |trunc_ln_reg_398          |  59|   0|   59|          0|
    |empty_19_reg_378          |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 474|  32|  412|          1|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |    Source Object   |    C Type    |
+-----------------------+-----+-----+---------------+--------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|     s_axi     |       control      |  return void |
|s_axi_control_AWREADY  | out |    1|     s_axi     |       control      |  return void |
|s_axi_control_AWADDR   |  in |    6|     s_axi     |       control      |  return void |
|s_axi_control_WVALID   |  in |    1|     s_axi     |       control      |  return void |
|s_axi_control_WREADY   | out |    1|     s_axi     |       control      |  return void |
|s_axi_control_WDATA    |  in |   32|     s_axi     |       control      |  return void |
|s_axi_control_WSTRB    |  in |    4|     s_axi     |       control      |  return void |
|s_axi_control_ARVALID  |  in |    1|     s_axi     |       control      |  return void |
|s_axi_control_ARREADY  | out |    1|     s_axi     |       control      |  return void |
|s_axi_control_ARADDR   |  in |    6|     s_axi     |       control      |  return void |
|s_axi_control_RVALID   | out |    1|     s_axi     |       control      |  return void |
|s_axi_control_RREADY   |  in |    1|     s_axi     |       control      |  return void |
|s_axi_control_RDATA    | out |   32|     s_axi     |       control      |  return void |
|s_axi_control_RRESP    | out |    2|     s_axi     |       control      |  return void |
|s_axi_control_BVALID   | out |    1|     s_axi     |       control      |  return void |
|s_axi_control_BREADY   |  in |    1|     s_axi     |       control      |  return void |
|s_axi_control_BRESP    | out |    2|     s_axi     |       control      |  return void |
|ap_clk                 |  in |    1| ap_ctrl_chain |     stream_hash    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_chain |     stream_hash    | return value |
|event_done             | out |    1| ap_ctrl_chain |     stream_hash    | return value |
|interrupt              | out |    1| ap_ctrl_chain |     stream_hash    | return value |
|event_start            | out |    1| ap_ctrl_chain |     stream_hash    | return value |
|stall_start_ext        | out |    1| ap_ctrl_chain |     stream_hash    | return value |
|stall_done_ext         | out |    1| ap_ctrl_chain |     stream_hash    | return value |
|stall_start_str        | out |    1| ap_ctrl_chain |     stream_hash    | return value |
|stall_done_str         | out |    1| ap_ctrl_chain |     stream_hash    | return value |
|stall_start_int        | out |    1| ap_ctrl_chain |     stream_hash    | return value |
|stall_done_int         | out |    1| ap_ctrl_chain |     stream_hash    | return value |
|m_axi_gmem_AWVALID     | out |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_AWID        | out |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_WVALID      | out |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_WDATA       | out |  256|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_WSTRB       | out |   32|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_WLAST       | out |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_WID         | out |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_WUSER       | out |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_ARID        | out |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_RREADY      | out |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_RDATA       |  in |  256|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_RID         |  in |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_BREADY      | out |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_BID         |  in |    1|     m_axi     |        gmem        |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|     m_axi     |        gmem        |    pointer   |
|inStream_V_TDATA       |  in |    8|      axis     |     inStream_V     |    pointer   |
|inStream_V_TVALID      |  in |    1|      axis     |     inStream_V     |    pointer   |
|inStream_V_TREADY      | out |    1|      axis     |     inStream_V     |    pointer   |
|outStream_TDATA        | out |  200|      axis     | outStream_V_data_V |    pointer   |
|outStream_TVALID       | out |    1|      axis     | outStream_V_last_V |    pointer   |
|outStream_TREADY       |  in |    1|      axis     | outStream_V_last_V |    pointer   |
|outStream_TLAST        | out |    1|      axis     | outStream_V_last_V |    pointer   |
|outStream_TKEEP        | out |   25|      axis     | outStream_V_keep_V |    pointer   |
|outStream_TSTRB        | out |   25|      axis     | outStream_V_strb_V |    pointer   |
+-----------------------+-----+-----+---------------+--------------------+--------------+

