TODO
The initializing of Typedcoreir modules is so hacky. I am calling base class constructor then deleting the new'd thing, then newing my own thing.

TODO
Should Genargs be stored in the instance or the Generator classes

Change isType to isKind. in general change type->kind

TODO Type::sel. What should it do for a bad select?

TODO Memory leaking in the 'wire' within all insantiables. Typed wire is overwriting wire (probably)

Module:
  Data ->
    Verilog
    Simulate
    Driver
    OtherData
  Circuit stuff

Verilog creation/lowering


Primitives TODO:
-Add generators for constants
-And all other normal primitives


TODO Possibly should check for cases of modules instantiated in its own module; "recursion"
