# Post-Synthesis Gate-Level Simulation Variables
sim.inputs:
  input_files:
    - "src/ad_fifo_cell.v"
    - "src/ad_fifo.v"
    - "src/clock_gen_x10.v"
    - "src/crd.v"
    - "src/dr_syn.v"
    - "src/dr_tb_v2.v"
    - "src/dr_toplevel.v"
    - "src/sampler_v2.v"
    - "src/token_control.v"
  input_files_meta: append
  level: "syn"
  timing_annotated: true
  timescale: "1ns/1fs"
  options:
    - "-notice"
    - "-line"
    - "+lint=all"
    - "+v2k"
    - "-debug"
    - "+neg_tchk"
    - "-sverilog"
  top_module: "dr_toplevel"
  tb_name: "dr_tb"
  defines: 
    - "CLOCK_PERIOD=2.08"
    - "FIFO_SIZE=41"
    - "FUNCTIONAL"
    - "UNIT_DELAY=#1"