#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Mar 30 11:14:47 2023
# Process ID: 2971
# Current directory: /home/nakashim/proj-arm64/fpga/VU440-step4000
# Command line: vivado -stack 10000 VU440_64st.xpr
# Log file: /home/nakashim/proj-arm64/fpga/VU440-step4000/vivado.log
# Journal file: /home/nakashim/proj-arm64/fpga/VU440-step4000/vivado.jou
#-----------------------------------------------------------
start_gui
open_project VU440_64st.xpr
update_compile_order -fileset sources_1
reset_target all [get_files  /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
reset_target all [get_files  /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.ip_user_files/sim_scripts -ip_user_files_dir /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.ip_user_files -ipstatic_source_dir /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.cache/compile_simlib/modelsim} {questa=/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.cache/compile_simlib/questa} {ies=/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.cache/compile_simlib/ies} {xcelium=/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.cache/compile_simlib/xcelium} {vcs=/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.cache/compile_simlib/vcs} {riviera=/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
