// ===========================================================
// HLS sources generated by ActiveCore framework
// Date: 2020-10-25
// Copyright Alexander Antonov <antonov.alex.alex@gmail.com>
// ===========================================================

#include "riscv_3stage.hpp"
#include <ap_int.h>
#include <hls_stream.h>

	ap_uint<32> genpsticky_glbl_pc;
	ap_uint<32> genpsticky_glbl_regfile [32];
	ap_uint<1> genpsticky_glbl_jump_req_cmd;
	ap_uint<32> genpsticky_glbl_jump_vector_cmd;
	ap_uint<8> genpsticky_glbl_CSR_MCAUSE;
	ap_uint<1> genpsticky_glbl_MIRQEN;
	ap_uint<32> genpsticky_glbl_MRETADDR;
	ap_uint<1> genmcopipe_instr_mem_wr_done;
	ap_uint<1> genmcopipe_instr_mem_rd_done;
	ap_uint<1> genmcopipe_instr_mem_full_flag;
	ap_uint<1> genmcopipe_instr_mem_empty_flag;
	ap_uint<1> genmcopipe_instr_mem_wr_ptr;
	ap_uint<1> genmcopipe_instr_mem_rd_ptr;
	ap_uint<1> genmcopipe_data_mem_wr_done;
	ap_uint<1> genmcopipe_data_mem_rd_done;
	ap_uint<1> genmcopipe_data_mem_full_flag;
	ap_uint<1> genmcopipe_data_mem_empty_flag;
	ap_uint<1> genmcopipe_data_mem_wr_ptr;
	ap_uint<1> genmcopipe_data_mem_rd_ptr;
	ap_uint<1> genpstage_IFETCH_genpctrl_active_glbl;
	ap_uint<1> genpstage_IFETCH_genpctrl_stalled_glbl;
	ap_uint<1> genpstage_IFETCH_genpctrl_killed_glbl;
	ap_uint<1> genpstage_EXEC_genpctrl_active_glbl;
	ap_uint<1> genpstage_EXEC_genpctrl_stalled_glbl;
	ap_uint<1> genpstage_EXEC_genpctrl_killed_glbl;
	ap_uint<1> genpstage_MEMWB_genpctrl_active_glbl;
	ap_uint<1> genpstage_MEMWB_genpctrl_stalled_glbl;
	ap_uint<1> genpstage_MEMWB_genpctrl_killed_glbl;
	ap_uint<1> genpstage_IFETCH_instr_req_done;
	ap_uint<1> genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
	ap_uint<1> genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
	ap_uint<1> genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
	ap_uint<1> genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
	ap_uint<32> genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
	ap_uint<32> genpstage_EXEC_rs1_rdata;
	ap_uint<32> genpstage_EXEC_rs2_rdata;
	ap_uint<8> genpstage_EXEC_irq_mcause;
	ap_uint<1> genpstage_EXEC_irq_recv;
	ap_uint<1> genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_if_id;
	ap_uint<1> genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
	ap_uint<1> genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_tid;
	ap_uint<1> genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done;
	ap_uint<32> genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata;
	ap_uint<32> genpstage_EXEC_curinstr_addr_genglbl;
	ap_uint<32> genpstage_EXEC_nextinstr_addr_genglbl;
	ap_uint<1> genpstage_MEMWB_data_req_done;
	ap_uint<1> genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id;
	ap_uint<1> genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
	ap_uint<1> genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid;
	ap_uint<1> genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done;
	ap_uint<32> genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata;
	ap_uint<1> genpstage_MEMWB_rd_req_genglbl;
	ap_uint<5> genpstage_MEMWB_rd_addr_genglbl;
	ap_uint<1> genpstage_MEMWB_jump_req_genglbl;
	ap_uint<32> genpstage_MEMWB_jump_vector_genglbl;
	ap_uint<1> genpstage_MEMWB_mem_req_genglbl;
	ap_uint<32> genpstage_MEMWB_mem_addr_genglbl;
	ap_uint<32> genpstage_MEMWB_mem_wdata_genglbl;
	ap_uint<1> genpstage_MEMWB_mem_cmd_genglbl;
	ap_uint<3> genpstage_MEMWB_rd_source_genglbl;
	ap_uint<32> genpstage_MEMWB_rd_wdata_genglbl;

void riscv_3stage(ap_uint<1> geninit, hls::stream<ap_uint<8> >& irq_fifo, hls::stream<ap_uint<32> >& genmcopipe_instr_mem_resp, hls::stream<ap_uint<32> >& genmcopipe_data_mem_resp, hls::stream<genpmodule_riscv_3stage_genmcopipe_instr_mem_genstruct_fifo_wdata>& genmcopipe_instr_mem_req, hls::stream<genpmodule_riscv_3stage_genmcopipe_data_mem_genstruct_fifo_wdata>& genmcopipe_data_mem_req) {

	ap_uint<32> genpsticky_glbl_pc_buf;
	ap_uint<32> genpsticky_glbl_regfile_buf [32];
	ap_uint<1> genpsticky_glbl_jump_req_cmd_buf;
	ap_uint<32> genpsticky_glbl_jump_vector_cmd_buf;
	ap_uint<8> genpsticky_glbl_CSR_MCAUSE_buf;
	ap_uint<1> genpsticky_glbl_MIRQEN_buf;
	ap_uint<32> genpsticky_glbl_MRETADDR_buf;
	ap_uint<1> genmcopipe_instr_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_instr_mem_rd_ptr_next;
	ap_uint<1> genmcopipe_data_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_data_mem_rd_ptr_next;
	ap_uint<1> genpstage_IFETCH_genpctrl_new;
	ap_uint<1> genpstage_IFETCH_genpctrl_working;
	ap_uint<1> genpstage_IFETCH_genpctrl_succ;
	ap_uint<1> genpstage_IFETCH_genpctrl_occupied;
	ap_uint<1> genpstage_IFETCH_genpctrl_finish;
	ap_uint<1> genpstage_IFETCH_genpctrl_flushreq;
	ap_uint<1> genpstage_IFETCH_genpctrl_nevictable;
	ap_uint<1> genpstage_IFETCH_genpctrl_rdy;
	ap_uint<1> gen174_pipex_syncreq;
	ap_uint<1> gen175_pipex_syncbuf;
	ap_uint<1> gen176_pipex_syncreq;
	ap_uint<32> gen177_pipex_syncbuf;
	ap_uint<1> genpstage_EXEC_genpctrl_new;
	ap_uint<1> genpstage_EXEC_genpctrl_working;
	ap_uint<1> genpstage_EXEC_genpctrl_succ;
	ap_uint<1> genpstage_EXEC_genpctrl_occupied;
	ap_uint<1> genpstage_EXEC_genpctrl_finish;
	ap_uint<1> genpstage_EXEC_genpctrl_flushreq;
	ap_uint<1> genpstage_EXEC_genpctrl_nevictable;
	ap_uint<1> genpstage_EXEC_genpctrl_rdy;
	ap_uint<1> genpstage_MEMWB_genpctrl_new;
	ap_uint<1> genpstage_MEMWB_genpctrl_working;
	ap_uint<1> genpstage_MEMWB_genpctrl_succ;
	ap_uint<1> genpstage_MEMWB_genpctrl_occupied;
	ap_uint<1> genpstage_MEMWB_genpctrl_finish;
	ap_uint<1> genpstage_MEMWB_genpctrl_flushreq;
	ap_uint<1> genpstage_MEMWB_genpctrl_nevictable;
	ap_uint<1> genpstage_MEMWB_genpctrl_rdy;
	ap_uint<1> gen178_pipex_syncreq;
	ap_uint<1> gen179_pipex_syncbuf;
	ap_uint<1> gen180_pipex_syncreq;
	ap_uint<32> gen181_pipex_syncbuf;
	ap_uint<1> gen182_pipex_syncreq;
	ap_uint<32> gen183_pipex_syncbuf [32];
	ap_uint<1> gen184_pipex_var;
	ap_uint<33> gen185_pipex_var;
	ap_uint<1> gen186_pipex_var;
	ap_uint<1> gen187_pipex_var;
	ap_uint<1> gen188_pipex_var;
	ap_uint<1> gen189_pipex_var;
	ap_uint<1> gen190_pipex_var;
	ap_uint<1> gen191_pipex_var;
	ap_uint<1> gen192_pipex_var;
	ap_uint<1> gen193_pipex_var;
	ap_uint<7> gen194_pipex_var;
	ap_uint<20> gen195_pipex_var;
	ap_uint<25> gen196_pipex_var;
	ap_uint<12> gen197_pipex_var;
	ap_uint<15> gen198_pipex_var;
	ap_uint<32> gen199_pipex_var;
	ap_uint<25> gen200_pipex_var;
	ap_uint<28> gen201_pipex_var;
	ap_uint<24> gen202_pipex_var;
	ap_uint<32> gen203_pipex_var;
	ap_uint<20> gen204_pipex_var;
	ap_uint<32> gen205_pipex_var;
	ap_uint<1> gen206_pipex_var;
	ap_uint<32> gen207_pipex_var;
	ap_uint<32> gen208_pipex_var;
	ap_uint<12> gen209_pipex_var;
	ap_uint<12> gen210_pipex_var;
	ap_uint<1> gen211_pipex_var;
	ap_uint<32> gen212_pipex_var;
	ap_uint<1> gen213_pipex_var;
	ap_uint<1> gen214_pipex_var;
	ap_uint<31> gen215_pipex_var;
	ap_uint<12> gen216_pipex_var;
	ap_uint<13> gen217_pipex_var;
	ap_uint<1> gen218_pipex_var;
	ap_uint<32> gen219_pipex_var;
	ap_uint<32> gen220_pipex_var;
	ap_uint<32> gen221_pipex_var;
	ap_uint<1> gen222_pipex_var;
	ap_uint<20> gen223_pipex_var;
	ap_uint<1> gen224_pipex_var;
	ap_uint<31> gen225_pipex_var;
	ap_uint<21> gen226_pipex_var;
	ap_uint<1> gen227_pipex_var;
	ap_uint<32> gen228_pipex_var;
	ap_uint<1> gen229_pipex_var;
	ap_uint<1> gen230_pipex_var;
	ap_uint<1> gen231_pipex_var;
	ap_uint<1> gen232_pipex_var;
	ap_uint<25> gen233_pipex_var;
	ap_uint<32> gen234_pipex_var;
	ap_uint<1> gen235_pipex_var;
	ap_uint<1> gen236_pipex_var;
	ap_uint<1> gen237_pipex_var;
	ap_uint<25> gen238_pipex_var;
	ap_uint<32> gen239_pipex_var;
	ap_uint<1> gen240_pipex_var;
	ap_uint<1> gen241_pipex_var;
	ap_uint<1> gen242_pipex_var;
	ap_uint<1> gen243_pipex_var;
	ap_uint<1> gen244_pipex_var;
	ap_uint<1> gen245_pipex_var;
	ap_uint<1> gen246_pipex_var;
	ap_uint<1> gen247_pipex_var;
	ap_uint<1> gen248_pipex_var;
	ap_uint<32> gen249_pipex_var;
	ap_uint<32> gen250_pipex_var;
	ap_uint<32> gen251_pipex_var;
	ap_uint<1> gen252_pipex_var;
	ap_uint<1> gen253_pipex_var;
	ap_uint<1> gen254_pipex_var;
	ap_uint<1> gen255_pipex_var;
	ap_uint<1> gen256_pipex_var;
	ap_uint<32> gen257_pipex_var [32];
	ap_uint<32> gen258_pipex_var;
	ap_uint<32> gen259_pipex_var [32];
	ap_uint<32> gen260_pipex_var;
	ap_uint<1> gen261_pipex_var;
	ap_uint<1> gen262_pipex_var;
	ap_uint<1> gen263_pipex_var;
	ap_uint<1> gen264_pipex_var;
	ap_uint<1> gen265_pipex_var;
	ap_uint<1> gen266_pipex_var;
	ap_uint<1> gen267_pipex_var;
	ap_uint<1> gen268_pipex_var;
	ap_uint<1> gen269_pipex_var;
	ap_uint<1> gen270_pipex_var;
	ap_uint<5> gen271_pipex_var;
	ap_uint<1> gen272_pipex_var;
	ap_uint<1> gen273_pipex_var;
	ap_uint<1> gen274_pipex_var;
	ap_uint<5> gen275_pipex_var;
	ap_uint<1> gen276_pipex_var;
	ap_uint<1> gen277_pipex_var;
	ap_uint<1> gen278_pipex_var;
	ap_uint<33> gen279_pipex_var;
	ap_uint<33> gen280_pipex_var;
	ap_uint<1> gen281_pipex_var;
	ap_uint<1> gen282_pipex_var;
	ap_uint<33> gen283_pipex_var;
	ap_uint<1> gen284_pipex_var;
	ap_uint<33> gen285_pipex_var;
	ap_uint<1> gen286_pipex_var;
	ap_uint<1> gen287_pipex_var;
	ap_uint<1> gen288_pipex_var;
	ap_uint<1> gen289_pipex_var;
	ap_uint<1> gen290_pipex_var;
	ap_uint<1> gen291_pipex_var;
	ap_uint<1> gen292_pipex_var;
	ap_uint<34> gen293_pipex_var;
	ap_uint<34> gen294_pipex_var;
	ap_uint<33> gen295_pipex_var;
	ap_uint<33> gen296_pipex_var;
	ap_uint<33> gen297_pipex_var;
	ap_uint<32> gen298_pipex_var;
	ap_uint<64> gen299_pipex_var;
	ap_uint<5> gen300_pipex_var;
	ap_uint<64> gen301_pipex_var;
	ap_uint<32> gen302_pipex_var;
	ap_uint<1> gen303_pipex_var;
	ap_uint<64> gen304_pipex_var;
	ap_uint<5> gen305_pipex_var;
	ap_uint<64> gen306_pipex_var;
	ap_uint<33> gen307_pipex_var;
	ap_uint<33> gen308_pipex_var;
	ap_uint<33> gen309_pipex_var;
	ap_uint<32> gen310_pipex_var;
	ap_uint<1> gen311_pipex_var;
	ap_uint<1> gen312_pipex_var;
	ap_uint<1> gen313_pipex_var;
	ap_uint<1> gen314_pipex_var;
	ap_uint<1> gen315_pipex_var;
	ap_uint<1> gen316_pipex_var;
	ap_uint<1> gen317_pipex_var;
	ap_uint<1> gen318_pipex_var;
	ap_uint<1> gen319_pipex_var;
	ap_uint<1> gen320_pipex_var;
	ap_uint<1> gen321_pipex_var;
	ap_uint<1> gen322_pipex_var;
	ap_uint<1> gen323_pipex_var;
	ap_uint<1> gen324_pipex_var;
	ap_uint<1> gen325_pipex_var;
	ap_uint<1> gen326_pipex_var;
	ap_uint<1> gen327_pipex_var;
	ap_uint<1> gen328_pipex_var;
	ap_uint<1> gen329_pipex_var;
	ap_uint<1> gen330_pipex_var;
	ap_uint<33> gen331_pipex_var;
	ap_uint<1> gen332_pipex_var;
	ap_uint<1> gen333_pipex_var;
	ap_uint<1> gen334_pipex_var;
	ap_uint<1> gen335_pipex_var;
	ap_uint<1> gen336_pipex_var;
	ap_uint<1> gen337_pipex_var;
	ap_uint<1> gen338_pipex_var;
	ap_uint<1> gen339_pipex_var;
	ap_uint<1> gen340_pipex_var;
	ap_uint<1> gen341_pipex_var;
	ap_uint<1> gen342_pipex_var;
	ap_uint<1> gen343_pipex_var;
	ap_uint<1> gen344_pipex_var;
	ap_uint<1> gen345_pipex_var;
	ap_uint<1> gen346_pipex_var;
	ap_uint<1> gen347_pipex_var;
	ap_uint<1> gen348_pipex_var;
	ap_uint<1> gen349_pipex_var;
	ap_uint<1> gen350_pipex_var;
	ap_uint<1> gen351_pipex_var;
	ap_uint<1> gen352_pipex_var;
	ap_uint<1> gen353_pipex_var;
	ap_uint<1> gen354_pipex_var;
	ap_uint<1> gen355_pipex_var;
	ap_uint<1> gen356_pipex_var;
	ap_uint<1> gen357_pipex_var;
	ap_uint<32> genpstage_IFETCH_curinstr_addr;
	ap_uint<32> genpstage_IFETCH_nextinstr_addr;
	riscv_3stage_busreq_mem_struct genpstage_IFETCH_instr_busreq;
	ap_uint<32> genpstage_EXEC_instr_code;
	ap_uint<7> genpstage_EXEC_opcode;
	ap_uint<1> genpstage_EXEC_alu_unsigned;
	ap_uint<5> genpstage_EXEC_rs1_addr;
	ap_uint<5> genpstage_EXEC_rs2_addr;
	ap_uint<5> genpstage_EXEC_rd_addr;
	ap_uint<3> genpstage_EXEC_funct3;
	ap_uint<7> genpstage_EXEC_funct7;
	ap_uint<5> genpstage_EXEC_shamt;
	ap_uint<4> genpstage_EXEC_pred;
	ap_uint<4> genpstage_EXEC_succ;
	ap_uint<12> genpstage_EXEC_csrnum;
	ap_uint<5> genpstage_EXEC_zimm;
	ap_uint<32> genpstage_EXEC_immediate_I;
	ap_uint<32> genpstage_EXEC_immediate_S;
	ap_uint<32> genpstage_EXEC_immediate_B;
	ap_uint<32> genpstage_EXEC_immediate_U;
	ap_uint<32> genpstage_EXEC_immediate_J;
	ap_uint<2> genpstage_EXEC_op1_source;
	ap_uint<1> genpstage_EXEC_rd_req;
	ap_uint<3> genpstage_EXEC_rd_source;
	ap_uint<32> genpstage_EXEC_immediate;
	ap_uint<2> genpstage_EXEC_op2_source;
	ap_uint<1> genpstage_EXEC_alu_req;
	ap_uint<4> genpstage_EXEC_alu_opcode;
	ap_uint<1> genpstage_EXEC_jump_req;
	ap_uint<1> genpstage_EXEC_jump_src;
	ap_uint<1> genpstage_EXEC_rs1_req;
	ap_uint<1> genpstage_EXEC_rs2_req;
	ap_uint<1> genpstage_EXEC_jump_req_cond;
	ap_uint<1> genpstage_EXEC_mem_req;
	ap_uint<1> genpstage_EXEC_mem_cmd;
	ap_uint<1> genpstage_EXEC_fencereq;
	ap_uint<1> genpstage_EXEC_ebreakreq;
	ap_uint<1> genpstage_EXEC_ecallreq;
	ap_uint<1> genpstage_EXEC_csrreq;
	ap_uint<4> genpstage_EXEC_mem_be;
	ap_uint<1> genpstage_EXEC_mret_req;
	ap_uint<32> genpstage_EXEC_csr_rdata;
	ap_uint<32> genpstage_EXEC_alu_op1;
	ap_uint<32> genpstage_EXEC_alu_op2;
	ap_uint<33> genpstage_EXEC_alu_op1_wide;
	ap_uint<33> genpstage_EXEC_alu_op2_wide;
	ap_uint<33> genpstage_EXEC_alu_result_wide;
	ap_uint<32> genpstage_EXEC_alu_result;
	ap_uint<1> genpstage_EXEC_alu_CF;
	ap_uint<1> genpstage_EXEC_alu_SF;
	ap_uint<1> genpstage_EXEC_alu_ZF;
	ap_uint<1> genpstage_EXEC_alu_OF;
	ap_uint<1> genpstage_EXEC_alu_overflow;
	ap_uint<32> genpstage_EXEC_rd_wdata;
	ap_uint<1> genpstage_EXEC_rd_rdy;
	ap_uint<32> genpstage_EXEC_curinstraddr_imm;
	ap_uint<32> genpstage_EXEC_jump_vector;
	ap_uint<32> genpstage_EXEC_mem_addr;
	ap_uint<32> genpstage_EXEC_mem_wdata;
	ap_uint<32> genpstage_EXEC_curinstr_addr;
	ap_uint<32> genpstage_EXEC_nextinstr_addr;
	riscv_3stage_busreq_mem_struct genpstage_MEMWB_data_busreq;
	ap_uint<32> genpstage_MEMWB_mem_rdata;
	ap_uint<1> genpstage_MEMWB_rd_rdy;
	ap_uint<32> genpstage_MEMWB_rd_wdata;
	ap_uint<1> genpstage_MEMWB_rd_req;
	ap_uint<5> genpstage_MEMWB_rd_addr;
	ap_uint<1> genpstage_MEMWB_jump_req;
	ap_uint<32> genpstage_MEMWB_jump_vector;
	ap_uint<1> genpstage_MEMWB_mem_req;
	ap_uint<32> genpstage_MEMWB_mem_addr;
	ap_uint<32> genpstage_MEMWB_mem_wdata;
	ap_uint<1> genpstage_MEMWB_mem_cmd;
	ap_uint<3> genpstage_MEMWB_rd_source;
	ap_uint<32> gen358_pipex_mcopipe_rdata;
	ap_uint<1> gen359_pipex_genpstage_MEMWB_mcopipe_rdreq_inprogress;
	genpmodule_riscv_3stage_genmcopipe_data_mem_genstruct_fifo_wdata gen360_pipex_req_struct;
	ap_uint<32> gen361_pipex_mcopipe_rdata;
	ap_uint<1> gen362_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress;
	ap_uint<32> gen363_pipex_mcopipe_rdata;
	ap_uint<1> gen364_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress;
	genpmodule_riscv_3stage_genmcopipe_instr_mem_genstruct_fifo_wdata gen365_pipex_req_struct;
	ap_uint<32> gen327_cyclix_var;
	ap_uint<32> gen328_cyclix_var;
	ap_uint<32> gen329_cyclix_var;
	ap_uint<32> gen330_cyclix_var;
	ap_uint<32> gen331_cyclix_var;
	ap_uint<32> gen332_cyclix_var;
	ap_uint<32> gen333_cyclix_var;
	ap_uint<32> gen334_cyclix_var;
	ap_uint<32> gen335_cyclix_var;
	ap_uint<32> gen336_cyclix_var;
	ap_uint<32> gen337_cyclix_var;
	ap_uint<32> gen338_cyclix_var;
	ap_uint<32> gen339_cyclix_var;
	ap_uint<32> gen340_cyclix_var;
	ap_uint<32> gen341_cyclix_var;
	ap_uint<32> gen342_cyclix_var;
	ap_uint<32> gen343_cyclix_var;
	ap_uint<32> gen344_cyclix_var;
	ap_uint<32> gen345_cyclix_var;
	ap_uint<32> gen346_cyclix_var;
	ap_uint<32> gen347_cyclix_var;
	ap_uint<32> gen348_cyclix_var;
	ap_uint<32> gen349_cyclix_var;
	ap_uint<32> gen350_cyclix_var;
	ap_uint<32> gen351_cyclix_var;
	ap_uint<32> gen352_cyclix_var;
	ap_uint<32> gen353_cyclix_var;
	ap_uint<32> gen354_cyclix_var;
	ap_uint<32> gen355_cyclix_var;
	ap_uint<32> gen356_cyclix_var;
	ap_uint<32> gen357_cyclix_var;
	ap_uint<1> gen358_cyclix_var;
	ap_uint<1> gen359_cyclix_var;
	ap_uint<1> gen360_cyclix_var;
	ap_uint<1> gen361_cyclix_var;
	ap_uint<1> gen362_cyclix_var;
	ap_uint<1> gen363_cyclix_var;
	ap_uint<1> gen364_cyclix_var;
	ap_uint<1> gen365_cyclix_var;
	ap_uint<1> gen366_cyclix_var;
	ap_uint<1> gen367_cyclix_var;
	ap_uint<1> gen368_cyclix_var;
	ap_uint<1> gen369_cyclix_var;
	ap_uint<1> gen370_cyclix_var;
	ap_uint<1> gen371_cyclix_var;
	ap_uint<1> gen372_cyclix_var;
	ap_uint<32> gen373_cyclix_var;
	ap_uint<32> gen374_cyclix_var;
	ap_uint<32> gen375_cyclix_var;
	ap_uint<32> gen376_cyclix_var;
	ap_uint<32> gen377_cyclix_var;
	ap_uint<32> gen378_cyclix_var;
	ap_uint<32> gen379_cyclix_var;
	ap_uint<32> gen380_cyclix_var;
	ap_uint<32> gen381_cyclix_var;
	ap_uint<32> gen382_cyclix_var;
	ap_uint<32> gen383_cyclix_var;
	ap_uint<32> gen384_cyclix_var;
	ap_uint<32> gen385_cyclix_var;
	ap_uint<32> gen386_cyclix_var;
	ap_uint<32> gen387_cyclix_var;
	ap_uint<32> gen388_cyclix_var;
	ap_uint<32> gen389_cyclix_var;
	ap_uint<32> gen390_cyclix_var;
	ap_uint<32> gen391_cyclix_var;
	ap_uint<32> gen392_cyclix_var;
	ap_uint<32> gen393_cyclix_var;
	ap_uint<32> gen394_cyclix_var;
	ap_uint<32> gen395_cyclix_var;
	ap_uint<32> gen396_cyclix_var;
	ap_uint<32> gen397_cyclix_var;
	ap_uint<32> gen398_cyclix_var;
	ap_uint<32> gen399_cyclix_var;
	ap_uint<32> gen400_cyclix_var;
	ap_uint<32> gen401_cyclix_var;
	ap_uint<32> gen402_cyclix_var;
	ap_uint<32> gen403_cyclix_var;
	ap_uint<1> gen404_cyclix_var;
	ap_uint<1> gen405_cyclix_var;
	ap_uint<1> gen406_cyclix_var;
	ap_uint<1> gen407_cyclix_var;
	ap_uint<1> gen408_cyclix_var;
	ap_uint<1> gen409_cyclix_var;
	ap_uint<1> gen410_cyclix_var;
	ap_uint<1> gen411_cyclix_var;
	ap_uint<1> gen412_cyclix_var;
	ap_uint<1> gen413_cyclix_var;
	ap_uint<1> gen414_cyclix_var;
	ap_uint<1> gen415_cyclix_var;
	ap_uint<1> gen416_cyclix_var;
	ap_uint<1> gen417_cyclix_var;
	ap_uint<1> gen418_cyclix_var;
	ap_uint<1> gen419_cyclix_var;
	ap_uint<1> gen420_cyclix_var;
	ap_uint<1> gen421_cyclix_var;
	ap_uint<1> gen422_cyclix_var;
	ap_uint<1> gen423_cyclix_var;
	ap_uint<1> gen424_cyclix_var;
	ap_uint<1> gen425_cyclix_var;
	ap_uint<1> gen426_cyclix_var;
	ap_uint<1> gen427_cyclix_var;
	ap_uint<32> gen428_cyclix_var;
	ap_uint<32> gen429_cyclix_var;
	ap_uint<32> gen430_cyclix_var;
	ap_uint<32> gen431_cyclix_var;
	ap_uint<32> gen432_cyclix_var;
	ap_uint<32> gen433_cyclix_var;
	ap_uint<32> gen434_cyclix_var;
	ap_uint<32> gen435_cyclix_var;
	ap_uint<32> gen436_cyclix_var;
	ap_uint<32> gen437_cyclix_var;
	ap_uint<32> gen438_cyclix_var;
	ap_uint<32> gen439_cyclix_var;
	ap_uint<32> gen440_cyclix_var;
	ap_uint<32> gen441_cyclix_var;
	ap_uint<32> gen442_cyclix_var;
	ap_uint<32> gen443_cyclix_var;
	ap_uint<32> gen444_cyclix_var;
	ap_uint<32> gen445_cyclix_var;
	ap_uint<32> gen446_cyclix_var;
	ap_uint<32> gen447_cyclix_var;
	ap_uint<32> gen448_cyclix_var;
	ap_uint<32> gen449_cyclix_var;
	ap_uint<32> gen450_cyclix_var;
	ap_uint<32> gen451_cyclix_var;
	ap_uint<32> gen452_cyclix_var;
	ap_uint<32> gen453_cyclix_var;
	ap_uint<32> gen454_cyclix_var;
	ap_uint<32> gen455_cyclix_var;
	ap_uint<32> gen456_cyclix_var;
	ap_uint<32> gen457_cyclix_var;
	ap_uint<32> gen458_cyclix_var;
	ap_uint<1> gen459_cyclix_var;
	ap_uint<1> gen460_cyclix_var;
	ap_uint<1> gen461_cyclix_var;
	ap_uint<1> gen462_cyclix_var;
	ap_uint<1> gen463_cyclix_var;
	ap_uint<1> gen464_cyclix_var;
	ap_uint<1> gen465_cyclix_var;
	ap_uint<1> gen466_cyclix_var;
	ap_uint<1> gen467_cyclix_var;
	ap_uint<1> gen468_cyclix_var;
	ap_uint<1> gen469_cyclix_var;
	ap_uint<1> gen470_cyclix_var;
	ap_uint<1> gen471_cyclix_var;
	ap_uint<1> gen472_cyclix_var;
	ap_uint<1> gen473_cyclix_var;
	ap_uint<1> gen474_cyclix_var;
	ap_uint<1> gen475_cyclix_var;
	ap_uint<1> gen476_cyclix_var;
	ap_uint<1> gen477_cyclix_var;
	ap_uint<1> gen478_cyclix_var;
	ap_uint<1> gen479_cyclix_var;
	ap_uint<1> gen480_cyclix_var;
	ap_uint<1> gen481_cyclix_var;
	ap_uint<1> gen482_cyclix_var;
	ap_uint<1> gen483_cyclix_var;
	ap_uint<1> gen484_cyclix_var;
	ap_uint<1> gen485_cyclix_var;
	ap_uint<1> gen486_cyclix_var;
	ap_uint<1> gen487_cyclix_var;
	ap_uint<1> gen488_cyclix_var;
	ap_uint<1> gen489_cyclix_var;
	ap_uint<32> gen490_cyclix_var;
	ap_uint<32> gen491_cyclix_var;
	ap_uint<32> gen492_cyclix_var;
	ap_uint<32> gen493_cyclix_var;
	ap_uint<32> gen494_cyclix_var;
	ap_uint<32> gen495_cyclix_var;
	ap_uint<32> gen496_cyclix_var;
	ap_uint<32> gen497_cyclix_var;
	ap_uint<32> gen498_cyclix_var;
	ap_uint<32> gen499_cyclix_var;
	ap_uint<32> gen500_cyclix_var;
	ap_uint<32> gen501_cyclix_var;
	ap_uint<32> gen502_cyclix_var;
	ap_uint<32> gen503_cyclix_var;
	ap_uint<32> gen504_cyclix_var;
	ap_uint<32> gen505_cyclix_var;
	ap_uint<32> gen506_cyclix_var;
	ap_uint<32> gen507_cyclix_var;
	ap_uint<32> gen508_cyclix_var;
	ap_uint<32> gen509_cyclix_var;
	ap_uint<32> gen510_cyclix_var;
	ap_uint<32> gen511_cyclix_var;
	ap_uint<32> gen512_cyclix_var;
	ap_uint<32> gen513_cyclix_var;
	ap_uint<32> gen514_cyclix_var;
	ap_uint<32> gen515_cyclix_var;
	ap_uint<32> gen516_cyclix_var;
	ap_uint<32> gen517_cyclix_var;
	ap_uint<32> gen518_cyclix_var;
	ap_uint<32> gen519_cyclix_var;
	ap_uint<32> gen520_cyclix_var;
	ap_uint<32> gen521_cyclix_var;
	ap_uint<32> gen522_cyclix_var;
	ap_uint<32> gen523_cyclix_var;
	ap_uint<32> gen524_cyclix_var;
	ap_uint<32> gen525_cyclix_var;
	ap_uint<32> gen526_cyclix_var;
	ap_uint<32> gen527_cyclix_var;
	ap_uint<32> gen528_cyclix_var;
	ap_uint<32> gen529_cyclix_var;
	ap_uint<32> gen530_cyclix_var;
	ap_uint<32> gen531_cyclix_var;
	ap_uint<32> gen532_cyclix_var;
	ap_uint<32> gen533_cyclix_var;
	ap_uint<32> gen534_cyclix_var;
	ap_uint<32> gen535_cyclix_var;
	ap_uint<32> gen536_cyclix_var;
	ap_uint<32> gen537_cyclix_var;
	ap_uint<32> gen538_cyclix_var;
	ap_uint<32> gen539_cyclix_var;
	ap_uint<32> gen540_cyclix_var;
	ap_uint<32> gen541_cyclix_var;
	ap_uint<32> gen542_cyclix_var;
	ap_uint<32> gen543_cyclix_var;
	ap_uint<32> gen544_cyclix_var;
	ap_uint<32> gen545_cyclix_var;
	ap_uint<32> gen546_cyclix_var;
	ap_uint<32> gen547_cyclix_var;
	ap_uint<32> gen548_cyclix_var;
	ap_uint<32> gen549_cyclix_var;
	ap_uint<32> gen550_cyclix_var;
	ap_uint<32> gen551_cyclix_var;
	ap_uint<1> gen552_cyclix_var;
	ap_uint<1> gen553_cyclix_var;
	ap_uint<1> gen554_cyclix_var;
	ap_uint<1> gen555_cyclix_var;
	ap_uint<1> gen556_cyclix_var;
	ap_uint<1> gen557_cyclix_var;
	ap_uint<1> gen558_cyclix_var;
	ap_uint<1> gen559_cyclix_var;
	ap_uint<1> gen560_cyclix_var;
	ap_uint<1> gen561_cyclix_var;
	ap_uint<1> gen562_cyclix_var;
	ap_uint<1> gen563_cyclix_var;
	ap_uint<1> gen564_cyclix_var;
	ap_uint<1> gen565_cyclix_var;
	ap_uint<1> gen566_cyclix_var;
	ap_uint<1> gen567_cyclix_var;
	ap_uint<1> gen568_cyclix_var;
	ap_uint<1> gen569_cyclix_var;
	ap_uint<1> gen570_cyclix_var;
	ap_uint<1> gen571_cyclix_var;
	ap_uint<1> gen572_cyclix_var;
	ap_uint<1> gen573_cyclix_var;
	ap_uint<1> gen574_cyclix_var;
	ap_uint<1> gen575_cyclix_var;
	ap_uint<1> gen576_cyclix_var;
	ap_uint<1> gen577_cyclix_var;
	ap_uint<1> gen578_cyclix_var;
	ap_uint<1> gen579_cyclix_var;
	ap_uint<1> gen580_cyclix_var;
	ap_uint<1> gen581_cyclix_var;
	ap_uint<1> gen582_cyclix_var;
	ap_uint<1> gen583_cyclix_var;
	ap_uint<1> gen584_cyclix_var;
	ap_uint<1> gen585_cyclix_var;
	ap_uint<1> gen586_cyclix_var;
	ap_uint<1> gen587_cyclix_var;
	ap_uint<1> gen588_cyclix_var;
	ap_uint<1> gen589_cyclix_var;
	ap_uint<1> gen590_cyclix_var;
	ap_uint<1> gen591_cyclix_var;
	ap_uint<1> gen592_cyclix_var;
	ap_uint<1> gen593_cyclix_var;
	ap_uint<1> gen594_cyclix_var;
	ap_uint<1> gen595_cyclix_var;
	ap_uint<1> gen596_cyclix_var;
	ap_uint<1> gen597_cyclix_var;
	ap_uint<1> gen598_cyclix_var;
	ap_uint<1> gen599_cyclix_var;
	ap_uint<1> gen600_cyclix_var;
	ap_uint<1> gen601_cyclix_var;
	ap_uint<1> gen602_cyclix_var;
	ap_uint<1> gen603_cyclix_var;
	ap_uint<1> gen604_cyclix_var;
	ap_uint<1> gen605_cyclix_var;
	ap_uint<1> gen606_cyclix_var;
	ap_uint<1> gen607_cyclix_var;
	ap_uint<1> gen608_cyclix_var;
	ap_uint<1> gen609_cyclix_var;
	ap_uint<1> gen610_cyclix_var;
	ap_uint<1> gen611_cyclix_var;
	ap_uint<1> gen612_cyclix_var;
	ap_uint<1> gen613_cyclix_var;
	ap_uint<1> gen614_cyclix_var;
	ap_uint<1> gen615_cyclix_var;
	ap_uint<1> gen616_cyclix_var;
	ap_uint<1> gen617_cyclix_var;
	ap_uint<1> gen618_cyclix_var;
	ap_uint<1> gen619_cyclix_var;
	ap_uint<1> gen620_cyclix_var;
	ap_uint<1> gen621_cyclix_var;
	ap_uint<1> gen622_cyclix_var;
	ap_uint<1> gen623_cyclix_var;
	ap_uint<1> gen624_cyclix_var;
	ap_uint<1> gen625_cyclix_var;
	ap_uint<1> gen626_cyclix_var;
	ap_uint<1> gen627_cyclix_var;
	ap_uint<1> gen628_cyclix_var;
	ap_uint<1> gen629_cyclix_var;
	ap_uint<1> gen630_cyclix_var;
	ap_uint<1> gen631_cyclix_var;
	ap_uint<1> gen632_cyclix_var;
	ap_uint<1> gen633_cyclix_var;
	ap_uint<1> gen634_cyclix_var;
	ap_uint<1> gen635_cyclix_var;
	ap_uint<1> gen636_cyclix_var;
	ap_uint<1> gen637_cyclix_var;
	ap_uint<1> gen638_cyclix_var;
	ap_uint<1> gen639_cyclix_var;
	ap_uint<1> gen640_cyclix_var;
	ap_uint<1> gen641_cyclix_var;
	ap_uint<1> gen642_cyclix_var;
	ap_uint<1> gen643_cyclix_var;
	ap_uint<1> gen644_cyclix_var;
	ap_uint<1> gen645_cyclix_var;
	ap_uint<1> gen646_cyclix_var;
	ap_uint<1> gen647_cyclix_var;
	ap_uint<1> gen648_cyclix_var;
	ap_uint<1> gen649_cyclix_var;
	ap_uint<1> gen650_cyclix_var;
	ap_uint<1> gen651_cyclix_var;
	ap_uint<1> gen652_cyclix_var;
	ap_uint<1> gen653_cyclix_var;

	if (geninit) {
		genpsticky_glbl_pc = 512;
		genpsticky_glbl_regfile[1] = 0;
		genpsticky_glbl_regfile[2] = 0;
		genpsticky_glbl_regfile[3] = 0;
		genpsticky_glbl_regfile[4] = 0;
		genpsticky_glbl_regfile[5] = 0;
		genpsticky_glbl_regfile[6] = 0;
		genpsticky_glbl_regfile[7] = 0;
		genpsticky_glbl_regfile[8] = 0;
		genpsticky_glbl_regfile[9] = 0;
		genpsticky_glbl_regfile[10] = 0;
		genpsticky_glbl_regfile[11] = 0;
		genpsticky_glbl_regfile[12] = 0;
		genpsticky_glbl_regfile[13] = 0;
		genpsticky_glbl_regfile[14] = 0;
		genpsticky_glbl_regfile[15] = 0;
		genpsticky_glbl_regfile[16] = 0;
		genpsticky_glbl_regfile[17] = 0;
		genpsticky_glbl_regfile[18] = 0;
		genpsticky_glbl_regfile[19] = 0;
		genpsticky_glbl_regfile[20] = 0;
		genpsticky_glbl_regfile[21] = 0;
		genpsticky_glbl_regfile[22] = 0;
		genpsticky_glbl_regfile[23] = 0;
		genpsticky_glbl_regfile[24] = 0;
		genpsticky_glbl_regfile[25] = 0;
		genpsticky_glbl_regfile[26] = 0;
		genpsticky_glbl_regfile[27] = 0;
		genpsticky_glbl_regfile[28] = 0;
		genpsticky_glbl_regfile[29] = 0;
		genpsticky_glbl_regfile[30] = 0;
		genpsticky_glbl_regfile[31] = 0;
		genpsticky_glbl_jump_req_cmd = 0;
		genpsticky_glbl_jump_vector_cmd = 0;
		genpsticky_glbl_CSR_MCAUSE = 0;
		genpsticky_glbl_MIRQEN = 1;
		genpsticky_glbl_MRETADDR = 0;
		genmcopipe_instr_mem_wr_done = 0;
		genmcopipe_instr_mem_rd_done = 0;
		genmcopipe_instr_mem_full_flag = 0;
		genmcopipe_instr_mem_empty_flag = 1;
		genmcopipe_instr_mem_wr_ptr = 0;
		genmcopipe_instr_mem_rd_ptr = 0;
		genmcopipe_data_mem_wr_done = 0;
		genmcopipe_data_mem_rd_done = 0;
		genmcopipe_data_mem_full_flag = 0;
		genmcopipe_data_mem_empty_flag = 1;
		genmcopipe_data_mem_wr_ptr = 0;
		genmcopipe_data_mem_rd_ptr = 0;
		genpstage_IFETCH_genpctrl_active_glbl = 0;
		genpstage_IFETCH_genpctrl_stalled_glbl = 0;
		genpstage_IFETCH_genpctrl_killed_glbl = 0;
		genpstage_EXEC_genpctrl_active_glbl = 0;
		genpstage_EXEC_genpctrl_stalled_glbl = 0;
		genpstage_EXEC_genpctrl_killed_glbl = 0;
		genpstage_MEMWB_genpctrl_active_glbl = 0;
		genpstage_MEMWB_genpctrl_stalled_glbl = 0;
		genpstage_MEMWB_genpctrl_killed_glbl = 0;
		genpstage_IFETCH_instr_req_done = 0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = 0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = 0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = 0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = 0;
		genpstage_EXEC_rs1_rdata = 0;
		genpstage_EXEC_rs2_rdata = 0;
		genpstage_EXEC_irq_mcause = 0;
		genpstage_EXEC_irq_recv = 0;
		genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_if_id = 0;
		genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 0;
		genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_tid = 0;
		genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done = 0;
		genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata = 0;
		genpstage_EXEC_curinstr_addr_genglbl = 0;
		genpstage_EXEC_nextinstr_addr_genglbl = 0;
		genpstage_MEMWB_data_req_done = 0;
		genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id = 0;
		genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = 0;
		genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid = 0;
		genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done = 0;
		genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata = 0;
		genpstage_MEMWB_rd_req_genglbl = 0;
		genpstage_MEMWB_rd_addr_genglbl = 0;
		genpstage_MEMWB_jump_req_genglbl = 0;
		genpstage_MEMWB_jump_vector_genglbl = 0;
		genpstage_MEMWB_mem_req_genglbl = 0;
		genpstage_MEMWB_mem_addr_genglbl = 0;
		genpstage_MEMWB_mem_wdata_genglbl = 0;
		genpstage_MEMWB_mem_cmd_genglbl = 0;
		genpstage_MEMWB_rd_source_genglbl = 1;
		genpstage_MEMWB_rd_wdata_genglbl = 0;

	} else {
		genmcopipe_instr_mem_wr_done = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_done = ap_uint<32>(0);
		genmcopipe_instr_mem_wr_ptr_next = (genmcopipe_instr_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_instr_mem_rd_ptr_next = (genmcopipe_instr_mem_rd_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_wr_done = ap_uint<32>(0);
		genmcopipe_data_mem_rd_done = ap_uint<32>(0);
		genmcopipe_data_mem_wr_ptr_next = (genmcopipe_data_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_rd_ptr_next = (genmcopipe_data_mem_rd_ptr + ap_uint<32>(1));
		genpsticky_glbl_pc_buf = genpsticky_glbl_pc;
		gen327_cyclix_var = genpsticky_glbl_regfile[1];
		genpsticky_glbl_regfile_buf[1] = gen327_cyclix_var;
		gen328_cyclix_var = genpsticky_glbl_regfile[2];
		genpsticky_glbl_regfile_buf[2] = gen328_cyclix_var;
		gen329_cyclix_var = genpsticky_glbl_regfile[3];
		genpsticky_glbl_regfile_buf[3] = gen329_cyclix_var;
		gen330_cyclix_var = genpsticky_glbl_regfile[4];
		genpsticky_glbl_regfile_buf[4] = gen330_cyclix_var;
		gen331_cyclix_var = genpsticky_glbl_regfile[5];
		genpsticky_glbl_regfile_buf[5] = gen331_cyclix_var;
		gen332_cyclix_var = genpsticky_glbl_regfile[6];
		genpsticky_glbl_regfile_buf[6] = gen332_cyclix_var;
		gen333_cyclix_var = genpsticky_glbl_regfile[7];
		genpsticky_glbl_regfile_buf[7] = gen333_cyclix_var;
		gen334_cyclix_var = genpsticky_glbl_regfile[8];
		genpsticky_glbl_regfile_buf[8] = gen334_cyclix_var;
		gen335_cyclix_var = genpsticky_glbl_regfile[9];
		genpsticky_glbl_regfile_buf[9] = gen335_cyclix_var;
		gen336_cyclix_var = genpsticky_glbl_regfile[10];
		genpsticky_glbl_regfile_buf[10] = gen336_cyclix_var;
		gen337_cyclix_var = genpsticky_glbl_regfile[11];
		genpsticky_glbl_regfile_buf[11] = gen337_cyclix_var;
		gen338_cyclix_var = genpsticky_glbl_regfile[12];
		genpsticky_glbl_regfile_buf[12] = gen338_cyclix_var;
		gen339_cyclix_var = genpsticky_glbl_regfile[13];
		genpsticky_glbl_regfile_buf[13] = gen339_cyclix_var;
		gen340_cyclix_var = genpsticky_glbl_regfile[14];
		genpsticky_glbl_regfile_buf[14] = gen340_cyclix_var;
		gen341_cyclix_var = genpsticky_glbl_regfile[15];
		genpsticky_glbl_regfile_buf[15] = gen341_cyclix_var;
		gen342_cyclix_var = genpsticky_glbl_regfile[16];
		genpsticky_glbl_regfile_buf[16] = gen342_cyclix_var;
		gen343_cyclix_var = genpsticky_glbl_regfile[17];
		genpsticky_glbl_regfile_buf[17] = gen343_cyclix_var;
		gen344_cyclix_var = genpsticky_glbl_regfile[18];
		genpsticky_glbl_regfile_buf[18] = gen344_cyclix_var;
		gen345_cyclix_var = genpsticky_glbl_regfile[19];
		genpsticky_glbl_regfile_buf[19] = gen345_cyclix_var;
		gen346_cyclix_var = genpsticky_glbl_regfile[20];
		genpsticky_glbl_regfile_buf[20] = gen346_cyclix_var;
		gen347_cyclix_var = genpsticky_glbl_regfile[21];
		genpsticky_glbl_regfile_buf[21] = gen347_cyclix_var;
		gen348_cyclix_var = genpsticky_glbl_regfile[22];
		genpsticky_glbl_regfile_buf[22] = gen348_cyclix_var;
		gen349_cyclix_var = genpsticky_glbl_regfile[23];
		genpsticky_glbl_regfile_buf[23] = gen349_cyclix_var;
		gen350_cyclix_var = genpsticky_glbl_regfile[24];
		genpsticky_glbl_regfile_buf[24] = gen350_cyclix_var;
		gen351_cyclix_var = genpsticky_glbl_regfile[25];
		genpsticky_glbl_regfile_buf[25] = gen351_cyclix_var;
		gen352_cyclix_var = genpsticky_glbl_regfile[26];
		genpsticky_glbl_regfile_buf[26] = gen352_cyclix_var;
		gen353_cyclix_var = genpsticky_glbl_regfile[27];
		genpsticky_glbl_regfile_buf[27] = gen353_cyclix_var;
		gen354_cyclix_var = genpsticky_glbl_regfile[28];
		genpsticky_glbl_regfile_buf[28] = gen354_cyclix_var;
		gen355_cyclix_var = genpsticky_glbl_regfile[29];
		genpsticky_glbl_regfile_buf[29] = gen355_cyclix_var;
		gen356_cyclix_var = genpsticky_glbl_regfile[30];
		genpsticky_glbl_regfile_buf[30] = gen356_cyclix_var;
		gen357_cyclix_var = genpsticky_glbl_regfile[31];
		genpsticky_glbl_regfile_buf[31] = gen357_cyclix_var;
		genpsticky_glbl_jump_req_cmd_buf = genpsticky_glbl_jump_req_cmd;
		genpsticky_glbl_jump_vector_cmd_buf = genpsticky_glbl_jump_vector_cmd;
		genpsticky_glbl_CSR_MCAUSE_buf = genpsticky_glbl_CSR_MCAUSE;
		genpsticky_glbl_MIRQEN_buf = genpsticky_glbl_MIRQEN;
		genpsticky_glbl_MRETADDR_buf = genpsticky_glbl_MRETADDR;
		genpstage_MEMWB_genpctrl_succ = ap_uint<32>(0);
		genpstage_MEMWB_genpctrl_working = ap_uint<32>(0);
		gen358_cyclix_var = genpstage_MEMWB_genpctrl_stalled_glbl;
		if (gen358_cyclix_var) {
			genpstage_MEMWB_genpctrl_new = ap_uint<32>(0);
			genpstage_MEMWB_genpctrl_stalled_glbl = ap_uint<32>(0);
			gen359_cyclix_var = !genpstage_MEMWB_genpctrl_killed_glbl;
			genpstage_MEMWB_genpctrl_active_glbl = gen359_cyclix_var;
		}
		gen360_cyclix_var = ap_uint<1>(0);
		gen360_cyclix_var = (gen360_cyclix_var || gen358_cyclix_var);
		gen360_cyclix_var = !gen360_cyclix_var;
		if (gen360_cyclix_var) {
			genpstage_MEMWB_genpctrl_new = (genpstage_MEMWB_genpctrl_active_glbl || genpstage_MEMWB_genpctrl_killed_glbl);
		}
		genpstage_MEMWB_genpctrl_finish = ap_uint<32>(0);
		genpstage_MEMWB_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_MEMWB_genpctrl_nevictable = ap_uint<32>(0);
		genpstage_MEMWB_genpctrl_occupied = (genpstage_MEMWB_genpctrl_active_glbl | genpstage_MEMWB_genpctrl_killed_glbl);
		genpstage_MEMWB_rd_req = genpstage_MEMWB_rd_req_genglbl;
		genpstage_MEMWB_rd_addr = genpstage_MEMWB_rd_addr_genglbl;
		genpstage_MEMWB_jump_req = genpstage_MEMWB_jump_req_genglbl;
		genpstage_MEMWB_jump_vector = genpstage_MEMWB_jump_vector_genglbl;
		genpstage_MEMWB_mem_req = genpstage_MEMWB_mem_req_genglbl;
		genpstage_MEMWB_mem_addr = genpstage_MEMWB_mem_addr_genglbl;
		genpstage_MEMWB_mem_wdata = genpstage_MEMWB_mem_wdata_genglbl;
		genpstage_MEMWB_mem_cmd = genpstage_MEMWB_mem_cmd_genglbl;
		genpstage_MEMWB_rd_source = genpstage_MEMWB_rd_source_genglbl;
		genpstage_MEMWB_rd_wdata = genpstage_MEMWB_rd_wdata_genglbl;
		gen361_cyclix_var = genpstage_MEMWB_genpctrl_occupied;
		if (gen361_cyclix_var) {
			gen362_cyclix_var = genpstage_MEMWB_genpctrl_new;
			if (gen362_cyclix_var) {
				genpstage_MEMWB_data_req_done = ap_uint<32>(0);
				genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id = ap_uint<32>(0);
				genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = ap_uint<32>(0);
				genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid = ap_uint<32>(0);
				genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done = ap_uint<32>(0);
				genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata = ap_uint<32>(0);
			}
			gen363_cyclix_var = genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
			if (gen363_cyclix_var) {
				gen364_cyclix_var = (genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id == ap_uint<1>(0));
				gen365_cyclix_var = gen364_cyclix_var;
				if (gen365_cyclix_var) {
					gen366_cyclix_var = (genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid == genmcopipe_data_mem_rd_ptr);
					gen367_cyclix_var = gen366_cyclix_var;
					if (gen367_cyclix_var) {
						gen368_cyclix_var = genmcopipe_data_mem_resp.read_nb(gen358_pipex_mcopipe_rdata);
						gen369_cyclix_var = gen368_cyclix_var;
						if (gen369_cyclix_var) {
							genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = ap_uint<32>(0);
							genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done = ap_uint<32>(1);
							genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata = gen358_pipex_mcopipe_rdata;
							genmcopipe_data_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen359_pipex_genpstage_MEMWB_mcopipe_rdreq_inprogress = ap_uint<32>(0);
			gen359_pipex_genpstage_MEMWB_mcopipe_rdreq_inprogress = (gen359_pipex_genpstage_MEMWB_mcopipe_rdreq_inprogress || genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending);
			gen370_cyclix_var = genpstage_MEMWB_genpctrl_flushreq;
			if (gen370_cyclix_var) {
				gen371_cyclix_var = genpstage_MEMWB_genpctrl_active_glbl;
				if (gen371_cyclix_var) {
					genpstage_MEMWB_genpctrl_active_glbl = ap_uint<32>(0);
					genpstage_MEMWB_genpctrl_killed_glbl = ap_uint<32>(1);
				}
			}
		}
		gen372_cyclix_var = ap_uint<1>(0);
		gen372_cyclix_var = (gen372_cyclix_var || gen361_cyclix_var);
		gen372_cyclix_var = !gen372_cyclix_var;
		if (gen372_cyclix_var) {
			genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done = ap_uint<32>(0);
			genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = ap_uint<32>(0);
		}
		gen179_pipex_syncbuf = genpsticky_glbl_jump_req_cmd;
		gen181_pipex_syncbuf = genpsticky_glbl_jump_vector_cmd;
		gen373_cyclix_var = genpsticky_glbl_regfile[1];
		gen183_pipex_syncbuf[1] = gen373_cyclix_var;
		gen374_cyclix_var = genpsticky_glbl_regfile[2];
		gen183_pipex_syncbuf[2] = gen374_cyclix_var;
		gen375_cyclix_var = genpsticky_glbl_regfile[3];
		gen183_pipex_syncbuf[3] = gen375_cyclix_var;
		gen376_cyclix_var = genpsticky_glbl_regfile[4];
		gen183_pipex_syncbuf[4] = gen376_cyclix_var;
		gen377_cyclix_var = genpsticky_glbl_regfile[5];
		gen183_pipex_syncbuf[5] = gen377_cyclix_var;
		gen378_cyclix_var = genpsticky_glbl_regfile[6];
		gen183_pipex_syncbuf[6] = gen378_cyclix_var;
		gen379_cyclix_var = genpsticky_glbl_regfile[7];
		gen183_pipex_syncbuf[7] = gen379_cyclix_var;
		gen380_cyclix_var = genpsticky_glbl_regfile[8];
		gen183_pipex_syncbuf[8] = gen380_cyclix_var;
		gen381_cyclix_var = genpsticky_glbl_regfile[9];
		gen183_pipex_syncbuf[9] = gen381_cyclix_var;
		gen382_cyclix_var = genpsticky_glbl_regfile[10];
		gen183_pipex_syncbuf[10] = gen382_cyclix_var;
		gen383_cyclix_var = genpsticky_glbl_regfile[11];
		gen183_pipex_syncbuf[11] = gen383_cyclix_var;
		gen384_cyclix_var = genpsticky_glbl_regfile[12];
		gen183_pipex_syncbuf[12] = gen384_cyclix_var;
		gen385_cyclix_var = genpsticky_glbl_regfile[13];
		gen183_pipex_syncbuf[13] = gen385_cyclix_var;
		gen386_cyclix_var = genpsticky_glbl_regfile[14];
		gen183_pipex_syncbuf[14] = gen386_cyclix_var;
		gen387_cyclix_var = genpsticky_glbl_regfile[15];
		gen183_pipex_syncbuf[15] = gen387_cyclix_var;
		gen388_cyclix_var = genpsticky_glbl_regfile[16];
		gen183_pipex_syncbuf[16] = gen388_cyclix_var;
		gen389_cyclix_var = genpsticky_glbl_regfile[17];
		gen183_pipex_syncbuf[17] = gen389_cyclix_var;
		gen390_cyclix_var = genpsticky_glbl_regfile[18];
		gen183_pipex_syncbuf[18] = gen390_cyclix_var;
		gen391_cyclix_var = genpsticky_glbl_regfile[19];
		gen183_pipex_syncbuf[19] = gen391_cyclix_var;
		gen392_cyclix_var = genpsticky_glbl_regfile[20];
		gen183_pipex_syncbuf[20] = gen392_cyclix_var;
		gen393_cyclix_var = genpsticky_glbl_regfile[21];
		gen183_pipex_syncbuf[21] = gen393_cyclix_var;
		gen394_cyclix_var = genpsticky_glbl_regfile[22];
		gen183_pipex_syncbuf[22] = gen394_cyclix_var;
		gen395_cyclix_var = genpsticky_glbl_regfile[23];
		gen183_pipex_syncbuf[23] = gen395_cyclix_var;
		gen396_cyclix_var = genpsticky_glbl_regfile[24];
		gen183_pipex_syncbuf[24] = gen396_cyclix_var;
		gen397_cyclix_var = genpsticky_glbl_regfile[25];
		gen183_pipex_syncbuf[25] = gen397_cyclix_var;
		gen398_cyclix_var = genpsticky_glbl_regfile[26];
		gen183_pipex_syncbuf[26] = gen398_cyclix_var;
		gen399_cyclix_var = genpsticky_glbl_regfile[27];
		gen183_pipex_syncbuf[27] = gen399_cyclix_var;
		gen400_cyclix_var = genpsticky_glbl_regfile[28];
		gen183_pipex_syncbuf[28] = gen400_cyclix_var;
		gen401_cyclix_var = genpsticky_glbl_regfile[29];
		gen183_pipex_syncbuf[29] = gen401_cyclix_var;
		gen402_cyclix_var = genpsticky_glbl_regfile[30];
		gen183_pipex_syncbuf[30] = gen402_cyclix_var;
		gen403_cyclix_var = genpsticky_glbl_regfile[31];
		gen183_pipex_syncbuf[31] = gen403_cyclix_var;
		gen178_pipex_syncreq = ap_uint<32>(1);
		gen179_pipex_syncbuf = genpstage_MEMWB_jump_req;
		gen180_pipex_syncreq = ap_uint<32>(1);
		gen181_pipex_syncbuf = genpstage_MEMWB_jump_vector;
		gen342_pipex_var = genpstage_MEMWB_jump_req;
		gen404_cyclix_var = gen342_pipex_var;
		if (gen404_cyclix_var) {
			genpstage_MEMWB_genpctrl_flushreq = (genpstage_MEMWB_genpctrl_flushreq | genpstage_MEMWB_genpctrl_active_glbl);
		}
		gen343_pipex_var = genpstage_MEMWB_mem_req;
		gen405_cyclix_var = gen343_pipex_var;
		if (gen405_cyclix_var) {
			gen344_pipex_var = ~genpstage_MEMWB_data_req_done;
			gen345_pipex_var = gen344_pipex_var;
			gen406_cyclix_var = gen345_pipex_var;
			if (gen406_cyclix_var) {
				genpstage_MEMWB_data_busreq.addr = genpstage_MEMWB_mem_addr;
				genpstage_MEMWB_data_busreq.be = ap_uint<32>(15);
				genpstage_MEMWB_data_busreq.wdata = genpstage_MEMWB_mem_wdata;
				gen407_cyclix_var = genpstage_MEMWB_genpctrl_active_glbl;
				if (gen407_cyclix_var) {
					gen408_cyclix_var = ~genmcopipe_data_mem_full_flag;
					gen409_cyclix_var = gen408_cyclix_var;
					if (gen409_cyclix_var) {
						gen360_pipex_req_struct.we = genpstage_MEMWB_mem_cmd;
						gen360_pipex_req_struct.wdata = genpstage_MEMWB_data_busreq;
						gen410_cyclix_var = genmcopipe_data_mem_req.write_nb(gen360_pipex_req_struct);
						gen411_cyclix_var = gen410_cyclix_var;
						if (gen411_cyclix_var) {
							gen346_pipex_var = ap_uint<32>(1);
							gen412_cyclix_var = !genpstage_MEMWB_mem_cmd;
							genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = gen412_cyclix_var;
							genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid = genmcopipe_data_mem_wr_ptr;
							genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id = ap_uint<1>(0);
							gen413_cyclix_var = genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
							if (gen413_cyclix_var) {
								genmcopipe_data_mem_wr_done = ap_uint<32>(1);
							}
						}
					}
				}
				genpstage_MEMWB_data_req_done = gen346_pipex_var;
			}
			gen347_pipex_var = ~genpstage_MEMWB_data_req_done;
			gen348_pipex_var = gen347_pipex_var;
			gen414_cyclix_var = gen348_pipex_var;
			if (gen414_cyclix_var) {
				genpstage_MEMWB_genpctrl_stalled_glbl = (genpstage_MEMWB_genpctrl_stalled_glbl | genpstage_MEMWB_genpctrl_active_glbl);
				genpstage_MEMWB_genpctrl_active_glbl = ap_uint<32>(0);
			}
		}
		gen349_pipex_var = genpstage_MEMWB_mem_req;
		gen415_cyclix_var = gen349_pipex_var;
		if (gen415_cyclix_var) {
			gen350_pipex_var = ~genpstage_MEMWB_mem_cmd;
			gen351_pipex_var = gen350_pipex_var;
			gen416_cyclix_var = gen351_pipex_var;
			if (gen416_cyclix_var) {
				gen417_cyclix_var = genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done;
				if (gen417_cyclix_var) {
					genpstage_MEMWB_mem_rdata = genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata;
				}
				gen352_pipex_var = genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done;
				gen353_pipex_var = gen352_pipex_var;
				gen418_cyclix_var = gen353_pipex_var;
				if (gen418_cyclix_var) {
					genpstage_MEMWB_rd_rdy = ap_uint<32>(1);
				}
				gen354_pipex_var = ap_uint<1>(0);
				gen354_pipex_var = (gen354_pipex_var || gen353_pipex_var);
				gen354_pipex_var = !gen354_pipex_var;
				gen419_cyclix_var = gen354_pipex_var;
				if (gen419_cyclix_var) {
					genpstage_MEMWB_genpctrl_stalled_glbl = (genpstage_MEMWB_genpctrl_stalled_glbl | genpstage_MEMWB_genpctrl_active_glbl);
					genpstage_MEMWB_genpctrl_active_glbl = ap_uint<32>(0);
				}
			}
		}
		gen355_pipex_var = (genpstage_MEMWB_rd_source == ap_uint<32>(5));
		gen356_pipex_var = gen355_pipex_var;
		gen420_cyclix_var = gen356_pipex_var;
		if (gen420_cyclix_var) {
			genpstage_MEMWB_rd_wdata = genpstage_MEMWB_mem_rdata;
		}
		gen357_pipex_var = genpstage_MEMWB_rd_req;
		gen421_cyclix_var = gen357_pipex_var;
		if (gen421_cyclix_var) {
			gen182_pipex_syncreq = ap_uint<32>(1);
			gen183_pipex_syncbuf[genpstage_MEMWB_rd_addr] = genpstage_MEMWB_rd_wdata;
		}
		genpstage_MEMWB_genpctrl_nevictable = (genpstage_MEMWB_genpctrl_nevictable || genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending);
		gen422_cyclix_var = genpstage_MEMWB_genpctrl_stalled_glbl;
		if (gen422_cyclix_var) {
			genpstage_MEMWB_genpctrl_finish = ap_uint<32>(0);
			genpstage_MEMWB_genpctrl_succ = ap_uint<32>(0);
		}
		gen423_cyclix_var = ap_uint<1>(0);
		gen423_cyclix_var = (gen423_cyclix_var || gen422_cyclix_var);
		gen423_cyclix_var = !gen423_cyclix_var;
		if (gen423_cyclix_var) {
			genpstage_MEMWB_genpctrl_finish = genpstage_MEMWB_genpctrl_occupied;
			genpstage_MEMWB_genpctrl_succ = genpstage_MEMWB_genpctrl_active_glbl;
		}
		gen424_cyclix_var = genpstage_MEMWB_genpctrl_succ;
		if (gen424_cyclix_var) {
			gen425_cyclix_var = gen178_pipex_syncreq;
			if (gen425_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = gen179_pipex_syncbuf;
			}
			gen426_cyclix_var = gen180_pipex_syncreq;
			if (gen426_cyclix_var) {
				genpsticky_glbl_jump_vector_cmd = gen181_pipex_syncbuf;
			}
			gen427_cyclix_var = gen182_pipex_syncreq;
			if (gen427_cyclix_var) {
				gen428_cyclix_var = gen183_pipex_syncbuf[1];
				genpsticky_glbl_regfile[1] = gen428_cyclix_var;
				gen429_cyclix_var = gen183_pipex_syncbuf[2];
				genpsticky_glbl_regfile[2] = gen429_cyclix_var;
				gen430_cyclix_var = gen183_pipex_syncbuf[3];
				genpsticky_glbl_regfile[3] = gen430_cyclix_var;
				gen431_cyclix_var = gen183_pipex_syncbuf[4];
				genpsticky_glbl_regfile[4] = gen431_cyclix_var;
				gen432_cyclix_var = gen183_pipex_syncbuf[5];
				genpsticky_glbl_regfile[5] = gen432_cyclix_var;
				gen433_cyclix_var = gen183_pipex_syncbuf[6];
				genpsticky_glbl_regfile[6] = gen433_cyclix_var;
				gen434_cyclix_var = gen183_pipex_syncbuf[7];
				genpsticky_glbl_regfile[7] = gen434_cyclix_var;
				gen435_cyclix_var = gen183_pipex_syncbuf[8];
				genpsticky_glbl_regfile[8] = gen435_cyclix_var;
				gen436_cyclix_var = gen183_pipex_syncbuf[9];
				genpsticky_glbl_regfile[9] = gen436_cyclix_var;
				gen437_cyclix_var = gen183_pipex_syncbuf[10];
				genpsticky_glbl_regfile[10] = gen437_cyclix_var;
				gen438_cyclix_var = gen183_pipex_syncbuf[11];
				genpsticky_glbl_regfile[11] = gen438_cyclix_var;
				gen439_cyclix_var = gen183_pipex_syncbuf[12];
				genpsticky_glbl_regfile[12] = gen439_cyclix_var;
				gen440_cyclix_var = gen183_pipex_syncbuf[13];
				genpsticky_glbl_regfile[13] = gen440_cyclix_var;
				gen441_cyclix_var = gen183_pipex_syncbuf[14];
				genpsticky_glbl_regfile[14] = gen441_cyclix_var;
				gen442_cyclix_var = gen183_pipex_syncbuf[15];
				genpsticky_glbl_regfile[15] = gen442_cyclix_var;
				gen443_cyclix_var = gen183_pipex_syncbuf[16];
				genpsticky_glbl_regfile[16] = gen443_cyclix_var;
				gen444_cyclix_var = gen183_pipex_syncbuf[17];
				genpsticky_glbl_regfile[17] = gen444_cyclix_var;
				gen445_cyclix_var = gen183_pipex_syncbuf[18];
				genpsticky_glbl_regfile[18] = gen445_cyclix_var;
				gen446_cyclix_var = gen183_pipex_syncbuf[19];
				genpsticky_glbl_regfile[19] = gen446_cyclix_var;
				gen447_cyclix_var = gen183_pipex_syncbuf[20];
				genpsticky_glbl_regfile[20] = gen447_cyclix_var;
				gen448_cyclix_var = gen183_pipex_syncbuf[21];
				genpsticky_glbl_regfile[21] = gen448_cyclix_var;
				gen449_cyclix_var = gen183_pipex_syncbuf[22];
				genpsticky_glbl_regfile[22] = gen449_cyclix_var;
				gen450_cyclix_var = gen183_pipex_syncbuf[23];
				genpsticky_glbl_regfile[23] = gen450_cyclix_var;
				gen451_cyclix_var = gen183_pipex_syncbuf[24];
				genpsticky_glbl_regfile[24] = gen451_cyclix_var;
				gen452_cyclix_var = gen183_pipex_syncbuf[25];
				genpsticky_glbl_regfile[25] = gen452_cyclix_var;
				gen453_cyclix_var = gen183_pipex_syncbuf[26];
				genpsticky_glbl_regfile[26] = gen453_cyclix_var;
				gen454_cyclix_var = gen183_pipex_syncbuf[27];
				genpsticky_glbl_regfile[27] = gen454_cyclix_var;
				gen455_cyclix_var = gen183_pipex_syncbuf[28];
				genpsticky_glbl_regfile[28] = gen455_cyclix_var;
				gen456_cyclix_var = gen183_pipex_syncbuf[29];
				genpsticky_glbl_regfile[29] = gen456_cyclix_var;
				gen457_cyclix_var = gen183_pipex_syncbuf[30];
				genpsticky_glbl_regfile[30] = gen457_cyclix_var;
				gen458_cyclix_var = gen183_pipex_syncbuf[31];
				genpsticky_glbl_regfile[31] = gen458_cyclix_var;
			}
		}
		gen459_cyclix_var = genpstage_MEMWB_genpctrl_finish;
		if (gen459_cyclix_var) {
			genpstage_MEMWB_genpctrl_active_glbl = ap_uint<32>(0);
			genpstage_MEMWB_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_MEMWB_genpctrl_stalled_glbl = ap_uint<32>(0);
		}
		gen460_cyclix_var = ~genpstage_MEMWB_genpctrl_stalled_glbl;
		genpstage_MEMWB_genpctrl_rdy = gen460_cyclix_var;
		genpstage_MEMWB_genpctrl_working = (genpstage_MEMWB_genpctrl_succ | genpstage_MEMWB_genpctrl_stalled_glbl);
		genpstage_EXEC_genpctrl_succ = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_working = ap_uint<32>(0);
		gen461_cyclix_var = genpstage_EXEC_genpctrl_stalled_glbl;
		if (gen461_cyclix_var) {
			genpstage_EXEC_genpctrl_new = ap_uint<32>(0);
			genpstage_EXEC_genpctrl_stalled_glbl = ap_uint<32>(0);
			gen462_cyclix_var = !genpstage_EXEC_genpctrl_killed_glbl;
			genpstage_EXEC_genpctrl_active_glbl = gen462_cyclix_var;
		}
		gen463_cyclix_var = ap_uint<1>(0);
		gen463_cyclix_var = (gen463_cyclix_var || gen461_cyclix_var);
		gen463_cyclix_var = !gen463_cyclix_var;
		if (gen463_cyclix_var) {
			genpstage_EXEC_genpctrl_new = (genpstage_EXEC_genpctrl_active_glbl || genpstage_EXEC_genpctrl_killed_glbl);
		}
		genpstage_EXEC_genpctrl_finish = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_nevictable = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_occupied = (genpstage_EXEC_genpctrl_active_glbl | genpstage_EXEC_genpctrl_killed_glbl);
		genpstage_EXEC_curinstr_addr = genpstage_EXEC_curinstr_addr_genglbl;
		genpstage_EXEC_nextinstr_addr = genpstage_EXEC_nextinstr_addr_genglbl;
		genpstage_EXEC_genpctrl_flushreq = (genpstage_EXEC_genpctrl_flushreq | genpstage_MEMWB_genpctrl_flushreq);
		gen464_cyclix_var = genpstage_EXEC_genpctrl_occupied;
		if (gen464_cyclix_var) {
			gen465_cyclix_var = genpstage_EXEC_genpctrl_new;
			if (gen465_cyclix_var) {
				genpstage_EXEC_rs1_rdata = ap_uint<32>(0);
				genpstage_EXEC_rs2_rdata = ap_uint<32>(0);
				genpstage_EXEC_irq_mcause = ap_uint<32>(0);
				genpstage_EXEC_irq_recv = ap_uint<32>(0);
			}
			gen466_cyclix_var = genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
			if (gen466_cyclix_var) {
				gen467_cyclix_var = (genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_if_id == ap_uint<1>(0));
				gen468_cyclix_var = gen467_cyclix_var;
				if (gen468_cyclix_var) {
					gen469_cyclix_var = (genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_tid == genmcopipe_instr_mem_rd_ptr);
					gen470_cyclix_var = gen469_cyclix_var;
					if (gen470_cyclix_var) {
						gen471_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen361_pipex_mcopipe_rdata);
						gen472_cyclix_var = gen471_cyclix_var;
						if (gen472_cyclix_var) {
							genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
							genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(1);
							genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata = gen361_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen362_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress = ap_uint<32>(0);
			gen362_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress = (gen362_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress || genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
			gen473_cyclix_var = genpstage_EXEC_genpctrl_flushreq;
			if (gen473_cyclix_var) {
				gen474_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
				if (gen474_cyclix_var) {
					genpstage_EXEC_genpctrl_active_glbl = ap_uint<32>(0);
					genpstage_EXEC_genpctrl_killed_glbl = ap_uint<32>(1);
				}
			}
		}
		gen475_cyclix_var = ap_uint<1>(0);
		gen475_cyclix_var = (gen475_cyclix_var || gen464_cyclix_var);
		gen475_cyclix_var = !gen475_cyclix_var;
		if (gen475_cyclix_var) {
			genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(0);
			genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
		}
		gen476_cyclix_var = genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done;
		if (gen476_cyclix_var) {
			genpstage_EXEC_instr_code = genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata;
		}
		gen191_pipex_var = genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done;
		gen192_pipex_var = ~gen191_pipex_var;
		gen193_pipex_var = gen192_pipex_var;
		gen477_cyclix_var = gen193_pipex_var;
		if (gen477_cyclix_var) {
			genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | genpstage_EXEC_genpctrl_active_glbl);
			genpstage_EXEC_genpctrl_active_glbl = ap_uint<32>(0);
		}
		gen194_pipex_var = genpstage_EXEC_instr_code.range(6, 0);
		genpstage_EXEC_opcode = gen194_pipex_var;
		genpstage_EXEC_alu_unsigned = ap_uint<32>(0);
		gen195_pipex_var = genpstage_EXEC_instr_code.range(19, 15);
		genpstage_EXEC_rs1_addr = gen195_pipex_var;
		gen196_pipex_var = genpstage_EXEC_instr_code.range(24, 20);
		genpstage_EXEC_rs2_addr = gen196_pipex_var;
		gen197_pipex_var = genpstage_EXEC_instr_code.range(11, 7);
		genpstage_EXEC_rd_addr = gen197_pipex_var;
		gen198_pipex_var = genpstage_EXEC_instr_code.range(14, 12);
		genpstage_EXEC_funct3 = gen198_pipex_var;
		gen199_pipex_var = genpstage_EXEC_instr_code.range(31, 25);
		genpstage_EXEC_funct7 = gen199_pipex_var;
		gen200_pipex_var = genpstage_EXEC_instr_code.range(24, 20);
		genpstage_EXEC_shamt = gen200_pipex_var;
		gen201_pipex_var = genpstage_EXEC_instr_code.range(27, 24);
		genpstage_EXEC_pred = gen201_pipex_var;
		gen202_pipex_var = genpstage_EXEC_instr_code.range(23, 20);
		genpstage_EXEC_succ = gen202_pipex_var;
		gen203_pipex_var = genpstage_EXEC_instr_code.range(31, 20);
		genpstage_EXEC_csrnum = gen203_pipex_var;
		gen204_pipex_var = genpstage_EXEC_instr_code.range(19, 15);
		genpstage_EXEC_zimm = gen204_pipex_var;
		gen205_pipex_var = genpstage_EXEC_instr_code.range(31, 20);
		gen206_pipex_var = gen205_pipex_var[31];
		gen207_pipex_var = gen206_pipex_var.concat((ap_uint<31>)gen206_pipex_var.concat((ap_uint<30>)gen206_pipex_var.concat((ap_uint<29>)gen206_pipex_var.concat((ap_uint<28>)gen206_pipex_var.concat((ap_uint<27>)gen206_pipex_var.concat((ap_uint<26>)gen206_pipex_var.concat((ap_uint<25>)gen206_pipex_var.concat((ap_uint<24>)gen206_pipex_var.concat((ap_uint<23>)gen206_pipex_var.concat((ap_uint<22>)gen206_pipex_var.concat((ap_uint<21>)gen206_pipex_var.concat((ap_uint<20>)gen206_pipex_var.concat((ap_uint<19>)gen206_pipex_var.concat((ap_uint<18>)gen206_pipex_var.concat((ap_uint<17>)gen206_pipex_var.concat((ap_uint<16>)gen206_pipex_var.concat((ap_uint<15>)gen206_pipex_var.concat((ap_uint<14>)gen206_pipex_var.concat((ap_uint<13>)gen206_pipex_var.concat((ap_uint<12>)gen205_pipex_var))))))))))))))))))));
		genpstage_EXEC_immediate_I = gen207_pipex_var;
		gen208_pipex_var = genpstage_EXEC_instr_code.range(31, 25);
		gen209_pipex_var = genpstage_EXEC_instr_code.range(11, 7);
		gen210_pipex_var = gen208_pipex_var.concat((ap_uint<5>)gen209_pipex_var);
		gen211_pipex_var = gen210_pipex_var[11];
		gen212_pipex_var = gen211_pipex_var.concat((ap_uint<31>)gen211_pipex_var.concat((ap_uint<30>)gen211_pipex_var.concat((ap_uint<29>)gen211_pipex_var.concat((ap_uint<28>)gen211_pipex_var.concat((ap_uint<27>)gen211_pipex_var.concat((ap_uint<26>)gen211_pipex_var.concat((ap_uint<25>)gen211_pipex_var.concat((ap_uint<24>)gen211_pipex_var.concat((ap_uint<23>)gen211_pipex_var.concat((ap_uint<22>)gen211_pipex_var.concat((ap_uint<21>)gen211_pipex_var.concat((ap_uint<20>)gen211_pipex_var.concat((ap_uint<19>)gen211_pipex_var.concat((ap_uint<18>)gen211_pipex_var.concat((ap_uint<17>)gen211_pipex_var.concat((ap_uint<16>)gen211_pipex_var.concat((ap_uint<15>)gen211_pipex_var.concat((ap_uint<14>)gen211_pipex_var.concat((ap_uint<13>)gen211_pipex_var.concat((ap_uint<12>)gen210_pipex_var))))))))))))))))))));
		genpstage_EXEC_immediate_S = gen212_pipex_var;
		gen213_pipex_var = genpstage_EXEC_instr_code[31];
		gen214_pipex_var = genpstage_EXEC_instr_code[7];
		gen215_pipex_var = genpstage_EXEC_instr_code.range(30, 25);
		gen216_pipex_var = genpstage_EXEC_instr_code.range(11, 8);
		gen217_pipex_var = gen213_pipex_var.concat((ap_uint<12>)gen214_pipex_var.concat((ap_uint<11>)gen215_pipex_var.concat((ap_uint<5>)gen216_pipex_var.concat((ap_uint<1>)ap_uint<1>(0)))));
		gen218_pipex_var = gen217_pipex_var[12];
		gen219_pipex_var = gen218_pipex_var.concat((ap_uint<31>)gen218_pipex_var.concat((ap_uint<30>)gen218_pipex_var.concat((ap_uint<29>)gen218_pipex_var.concat((ap_uint<28>)gen218_pipex_var.concat((ap_uint<27>)gen218_pipex_var.concat((ap_uint<26>)gen218_pipex_var.concat((ap_uint<25>)gen218_pipex_var.concat((ap_uint<24>)gen218_pipex_var.concat((ap_uint<23>)gen218_pipex_var.concat((ap_uint<22>)gen218_pipex_var.concat((ap_uint<21>)gen218_pipex_var.concat((ap_uint<20>)gen218_pipex_var.concat((ap_uint<19>)gen218_pipex_var.concat((ap_uint<18>)gen218_pipex_var.concat((ap_uint<17>)gen218_pipex_var.concat((ap_uint<16>)gen218_pipex_var.concat((ap_uint<15>)gen218_pipex_var.concat((ap_uint<14>)gen218_pipex_var.concat((ap_uint<13>)gen217_pipex_var)))))))))))))))))));
		genpstage_EXEC_immediate_B = gen219_pipex_var;
		gen220_pipex_var = genpstage_EXEC_instr_code.range(31, 12);
		gen221_pipex_var = gen220_pipex_var.concat((ap_uint<12>)ap_uint<12>(0));
		genpstage_EXEC_immediate_U = gen221_pipex_var;
		gen222_pipex_var = genpstage_EXEC_instr_code[31];
		gen223_pipex_var = genpstage_EXEC_instr_code.range(19, 12);
		gen224_pipex_var = genpstage_EXEC_instr_code[20];
		gen225_pipex_var = genpstage_EXEC_instr_code.range(30, 21);
		gen226_pipex_var = gen222_pipex_var.concat((ap_uint<20>)gen223_pipex_var.concat((ap_uint<12>)gen224_pipex_var.concat((ap_uint<11>)gen225_pipex_var.concat((ap_uint<1>)ap_uint<1>(0)))));
		gen227_pipex_var = gen226_pipex_var[20];
		gen228_pipex_var = gen227_pipex_var.concat((ap_uint<31>)gen227_pipex_var.concat((ap_uint<30>)gen227_pipex_var.concat((ap_uint<29>)gen227_pipex_var.concat((ap_uint<28>)gen227_pipex_var.concat((ap_uint<27>)gen227_pipex_var.concat((ap_uint<26>)gen227_pipex_var.concat((ap_uint<25>)gen227_pipex_var.concat((ap_uint<24>)gen227_pipex_var.concat((ap_uint<23>)gen227_pipex_var.concat((ap_uint<22>)gen227_pipex_var.concat((ap_uint<21>)gen226_pipex_var)))))))))));
		genpstage_EXEC_immediate_J = gen228_pipex_var;
		switch (genpstage_EXEC_opcode) {
			case 55:
				genpstage_EXEC_op1_source = ap_uint<32>(1);
				genpstage_EXEC_rd_req = ap_uint<32>(1);
				genpstage_EXEC_rd_source = ap_uint<32>(0);
				genpstage_EXEC_immediate = genpstage_EXEC_immediate_U;
				break;
			case 23:
				genpstage_EXEC_op1_source = ap_uint<32>(2);
				genpstage_EXEC_op2_source = ap_uint<32>(1);
				genpstage_EXEC_alu_req = ap_uint<32>(1);
				genpstage_EXEC_alu_opcode = ap_uint<32>(0);
				genpstage_EXEC_rd_req = ap_uint<32>(1);
				genpstage_EXEC_rd_source = ap_uint<32>(1);
				genpstage_EXEC_immediate = genpstage_EXEC_immediate_U;
				break;
			case 111:
				genpstage_EXEC_op1_source = ap_uint<32>(2);
				genpstage_EXEC_op2_source = ap_uint<32>(1);
				genpstage_EXEC_alu_req = ap_uint<32>(1);
				genpstage_EXEC_alu_opcode = ap_uint<32>(0);
				genpstage_EXEC_rd_req = ap_uint<32>(1);
				genpstage_EXEC_rd_source = ap_uint<32>(4);
				genpstage_EXEC_jump_req = ap_uint<32>(1);
				genpstage_EXEC_jump_src = ap_uint<32>(1);
				genpstage_EXEC_immediate = genpstage_EXEC_immediate_J;
				break;
			case 103:
				genpstage_EXEC_rs1_req = ap_uint<32>(1);
				genpstage_EXEC_op1_source = ap_uint<32>(0);
				genpstage_EXEC_op2_source = ap_uint<32>(1);
				genpstage_EXEC_alu_req = ap_uint<32>(1);
				genpstage_EXEC_alu_opcode = ap_uint<32>(0);
				genpstage_EXEC_rd_req = ap_uint<32>(1);
				genpstage_EXEC_rd_source = ap_uint<32>(4);
				genpstage_EXEC_jump_req = ap_uint<32>(1);
				genpstage_EXEC_jump_src = ap_uint<32>(1);
				genpstage_EXEC_immediate = genpstage_EXEC_immediate_I;
				break;
			case 99:
				genpstage_EXEC_rs1_req = ap_uint<32>(1);
				genpstage_EXEC_rs2_req = ap_uint<32>(1);
				genpstage_EXEC_alu_req = ap_uint<32>(1);
				genpstage_EXEC_alu_opcode = ap_uint<32>(1);
				genpstage_EXEC_jump_req_cond = ap_uint<32>(1);
				genpstage_EXEC_jump_src = ap_uint<32>(1);
				genpstage_EXEC_immediate = genpstage_EXEC_immediate_B;
				gen229_pipex_var = (genpstage_EXEC_funct3 == ap_uint<32>(6));
				gen230_pipex_var = (genpstage_EXEC_funct3 == ap_uint<32>(7));
				gen231_pipex_var = (gen229_pipex_var | gen230_pipex_var);
				gen232_pipex_var = gen231_pipex_var;
				gen478_cyclix_var = gen232_pipex_var;
				if (gen478_cyclix_var) {
					genpstage_EXEC_alu_unsigned = ap_uint<32>(1);
				}
				break;
			case 3:
				genpstage_EXEC_rs1_req = ap_uint<32>(1);
				genpstage_EXEC_op1_source = ap_uint<32>(0);
				genpstage_EXEC_op2_source = ap_uint<32>(1);
				genpstage_EXEC_rd_req = ap_uint<32>(1);
				genpstage_EXEC_rd_source = ap_uint<32>(5);
				genpstage_EXEC_alu_req = ap_uint<32>(1);
				genpstage_EXEC_mem_req = ap_uint<32>(1);
				genpstage_EXEC_mem_cmd = ap_uint<32>(0);
				genpstage_EXEC_immediate = genpstage_EXEC_immediate_I;
				break;
			case 35:
				genpstage_EXEC_rs1_req = ap_uint<32>(1);
				genpstage_EXEC_rs2_req = ap_uint<32>(1);
				genpstage_EXEC_op1_source = ap_uint<32>(0);
				genpstage_EXEC_op2_source = ap_uint<32>(1);
				genpstage_EXEC_alu_req = ap_uint<32>(1);
				genpstage_EXEC_mem_req = ap_uint<32>(1);
				genpstage_EXEC_mem_cmd = ap_uint<32>(1);
				genpstage_EXEC_immediate = genpstage_EXEC_immediate_S;
				break;
			case 19:
				genpstage_EXEC_rs1_req = ap_uint<32>(1);
				genpstage_EXEC_op1_source = ap_uint<32>(0);
				genpstage_EXEC_op2_source = ap_uint<32>(1);
				genpstage_EXEC_rd_req = ap_uint<32>(1);
				genpstage_EXEC_immediate = genpstage_EXEC_immediate_I;
				genpstage_EXEC_alu_req = ap_uint<32>(1);
				switch (genpstage_EXEC_funct3) {
					case 0:
						genpstage_EXEC_alu_opcode = ap_uint<32>(0);
						genpstage_EXEC_rd_source = ap_uint<32>(1);
						break;
					case 1:
						genpstage_EXEC_alu_opcode = ap_uint<32>(4);
						genpstage_EXEC_rd_source = ap_uint<32>(1);
						gen233_pipex_var = genpstage_EXEC_instr_code.range(24, 20);
						gen234_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)gen233_pipex_var);
						genpstage_EXEC_immediate = gen234_pipex_var;
						break;
					case 2:
						genpstage_EXEC_alu_opcode = ap_uint<32>(1);
						genpstage_EXEC_rd_source = ap_uint<32>(2);
						break;
					case 3:
						genpstage_EXEC_alu_opcode = ap_uint<32>(1);
						genpstage_EXEC_alu_unsigned = ap_uint<32>(1);
						genpstage_EXEC_rd_source = ap_uint<32>(2);
						break;
					case 4:
						genpstage_EXEC_alu_opcode = ap_uint<32>(7);
						genpstage_EXEC_rd_source = ap_uint<32>(1);
						break;
					case 5:
						gen235_pipex_var = genpstage_EXEC_instr_code[30];
						gen236_pipex_var = gen235_pipex_var;
						gen479_cyclix_var = gen236_pipex_var;
						if (gen479_cyclix_var) {
							genpstage_EXEC_alu_opcode = ap_uint<32>(6);
						}
						gen237_pipex_var = ap_uint<1>(0);
						gen237_pipex_var = (gen237_pipex_var || gen236_pipex_var);
						gen237_pipex_var = !gen237_pipex_var;
						gen480_cyclix_var = gen237_pipex_var;
						if (gen480_cyclix_var) {
							genpstage_EXEC_alu_opcode = ap_uint<32>(5);
						}
						genpstage_EXEC_rd_source = ap_uint<32>(1);
						gen238_pipex_var = genpstage_EXEC_instr_code.range(24, 20);
						gen239_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)gen238_pipex_var);
						genpstage_EXEC_immediate = gen239_pipex_var;
						break;
					case 6:
						genpstage_EXEC_alu_opcode = ap_uint<32>(3);
						genpstage_EXEC_rd_source = ap_uint<32>(1);
						break;
					case 7:
						genpstage_EXEC_alu_opcode = ap_uint<32>(2);
						genpstage_EXEC_rd_source = ap_uint<32>(1);
						break;
				}
				break;
			case 51:
				genpstage_EXEC_rs1_req = ap_uint<32>(1);
				genpstage_EXEC_rs2_req = ap_uint<32>(1);
				genpstage_EXEC_op1_source = ap_uint<32>(0);
				genpstage_EXEC_op2_source = ap_uint<32>(0);
				genpstage_EXEC_rd_req = ap_uint<32>(1);
				genpstage_EXEC_rd_source = ap_uint<32>(1);
				genpstage_EXEC_alu_req = ap_uint<32>(1);
				switch (genpstage_EXEC_funct3) {
					case 0:
						gen240_pipex_var = genpstage_EXEC_instr_code[30];
						gen241_pipex_var = gen240_pipex_var;
						gen481_cyclix_var = gen241_pipex_var;
						if (gen481_cyclix_var) {
							genpstage_EXEC_alu_opcode = ap_uint<32>(1);
						}
						gen242_pipex_var = ap_uint<1>(0);
						gen242_pipex_var = (gen242_pipex_var || gen241_pipex_var);
						gen242_pipex_var = !gen242_pipex_var;
						gen482_cyclix_var = gen242_pipex_var;
						if (gen482_cyclix_var) {
							genpstage_EXEC_alu_opcode = ap_uint<32>(0);
						}
						genpstage_EXEC_rd_source = ap_uint<32>(1);
						break;
					case 1:
						genpstage_EXEC_alu_opcode = ap_uint<32>(4);
						genpstage_EXEC_rd_source = ap_uint<32>(1);
						break;
					case 2:
						genpstage_EXEC_alu_opcode = ap_uint<32>(1);
						genpstage_EXEC_rd_source = ap_uint<32>(2);
						break;
					case 3:
						genpstage_EXEC_alu_opcode = ap_uint<32>(1);
						genpstage_EXEC_alu_unsigned = ap_uint<32>(1);
						genpstage_EXEC_rd_source = ap_uint<32>(2);
						break;
					case 4:
						genpstage_EXEC_alu_opcode = ap_uint<32>(7);
						genpstage_EXEC_rd_source = ap_uint<32>(1);
						break;
					case 5:
						gen243_pipex_var = genpstage_EXEC_instr_code[30];
						gen244_pipex_var = gen243_pipex_var;
						gen483_cyclix_var = gen244_pipex_var;
						if (gen483_cyclix_var) {
							genpstage_EXEC_alu_opcode = ap_uint<32>(6);
						}
						gen245_pipex_var = ap_uint<1>(0);
						gen245_pipex_var = (gen245_pipex_var || gen244_pipex_var);
						gen245_pipex_var = !gen245_pipex_var;
						gen484_cyclix_var = gen245_pipex_var;
						if (gen484_cyclix_var) {
							genpstage_EXEC_alu_opcode = ap_uint<32>(5);
						}
						genpstage_EXEC_rd_source = ap_uint<32>(1);
						break;
					case 6:
						genpstage_EXEC_alu_opcode = ap_uint<32>(3);
						genpstage_EXEC_rd_source = ap_uint<32>(1);
						break;
					case 7:
						genpstage_EXEC_alu_opcode = ap_uint<32>(2);
						genpstage_EXEC_rd_source = ap_uint<32>(1);
						break;
				}
				break;
			case 15:
				genpstage_EXEC_fencereq = ap_uint<32>(1);
				break;
			case 115:
				switch (genpstage_EXEC_funct3) {
					case 0:
						gen246_pipex_var = genpstage_EXEC_instr_code[20];
						gen247_pipex_var = gen246_pipex_var;
						gen485_cyclix_var = gen247_pipex_var;
						if (gen485_cyclix_var) {
							genpstage_EXEC_ebreakreq = ap_uint<32>(1);
						}
						gen248_pipex_var = ap_uint<1>(0);
						gen248_pipex_var = (gen248_pipex_var || gen247_pipex_var);
						gen248_pipex_var = !gen248_pipex_var;
						gen486_cyclix_var = gen248_pipex_var;
						if (gen486_cyclix_var) {
							genpstage_EXEC_ecallreq = ap_uint<32>(1);
						}
						break;
					case 1:
						genpstage_EXEC_csrreq = ap_uint<32>(1);
						genpstage_EXEC_rs1_req = ap_uint<32>(1);
						genpstage_EXEC_rd_req = ap_uint<32>(1);
						genpstage_EXEC_rd_source = ap_uint<32>(6);
						genpstage_EXEC_op1_source = ap_uint<32>(0);
						genpstage_EXEC_op2_source = ap_uint<32>(2);
						break;
					case 2:
						genpstage_EXEC_csrreq = ap_uint<32>(1);
						genpstage_EXEC_rs1_req = ap_uint<32>(1);
						genpstage_EXEC_rd_req = ap_uint<32>(1);
						genpstage_EXEC_rd_source = ap_uint<32>(6);
						genpstage_EXEC_alu_req = ap_uint<32>(1);
						genpstage_EXEC_alu_opcode = ap_uint<32>(3);
						genpstage_EXEC_op1_source = ap_uint<32>(0);
						genpstage_EXEC_op2_source = ap_uint<32>(2);
						break;
					case 3:
						genpstage_EXEC_csrreq = ap_uint<32>(1);
						genpstage_EXEC_rs1_req = ap_uint<32>(1);
						genpstage_EXEC_rd_req = ap_uint<32>(1);
						genpstage_EXEC_rd_source = ap_uint<32>(6);
						genpstage_EXEC_alu_req = ap_uint<32>(1);
						genpstage_EXEC_alu_opcode = ap_uint<32>(8);
						genpstage_EXEC_op1_source = ap_uint<32>(0);
						genpstage_EXEC_op2_source = ap_uint<32>(2);
						break;
					case 5:
						genpstage_EXEC_csrreq = ap_uint<32>(1);
						genpstage_EXEC_rd_req = ap_uint<32>(1);
						genpstage_EXEC_op1_source = ap_uint<32>(1);
						genpstage_EXEC_op2_source = ap_uint<32>(2);
						gen249_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_EXEC_zimm);
						genpstage_EXEC_immediate = gen249_pipex_var;
						break;
					case 6:
						genpstage_EXEC_csrreq = ap_uint<32>(1);
						genpstage_EXEC_rd_req = ap_uint<32>(1);
						genpstage_EXEC_rd_source = ap_uint<32>(6);
						genpstage_EXEC_alu_req = ap_uint<32>(1);
						genpstage_EXEC_alu_opcode = ap_uint<32>(8);
						genpstage_EXEC_op1_source = ap_uint<32>(1);
						genpstage_EXEC_op2_source = ap_uint<32>(2);
						gen250_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_EXEC_zimm);
						genpstage_EXEC_immediate = gen250_pipex_var;
						break;
					case 7:
						genpstage_EXEC_csrreq = ap_uint<32>(1);
						genpstage_EXEC_rd_req = ap_uint<32>(1);
						genpstage_EXEC_rd_source = ap_uint<32>(6);
						genpstage_EXEC_alu_req = ap_uint<32>(1);
						genpstage_EXEC_alu_opcode = ap_uint<32>(8);
						genpstage_EXEC_op1_source = ap_uint<32>(1);
						genpstage_EXEC_op2_source = ap_uint<32>(2);
						gen251_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_EXEC_zimm);
						genpstage_EXEC_immediate = gen251_pipex_var;
						break;
				}
				break;
		}
		gen252_pipex_var = genpstage_EXEC_mem_req;
		gen487_cyclix_var = gen252_pipex_var;
		if (gen487_cyclix_var) {
			switch (genpstage_EXEC_funct3) {
				case 0:
					genpstage_EXEC_mem_be = ap_uint<32>(1);
					break;
				case 1:
					genpstage_EXEC_mem_be = ap_uint<32>(3);
					break;
				case 2:
					genpstage_EXEC_mem_be = ap_uint<32>(15);
					break;
				case 4:
					genpstage_EXEC_mem_be = ap_uint<32>(1);
					break;
				case 5:
					genpstage_EXEC_mem_be = ap_uint<32>(3);
					break;
			}
		}
		gen253_pipex_var = (genpstage_EXEC_instr_code == ap_uint<32>(807403635));
		gen254_pipex_var = gen253_pipex_var;
		gen488_cyclix_var = gen254_pipex_var;
		if (gen488_cyclix_var) {
			genpstage_EXEC_mret_req = ap_uint<32>(1);
			genpstage_EXEC_jump_req = ap_uint<32>(1);
			genpstage_EXEC_jump_req_cond = ap_uint<32>(0);
			genpstage_EXEC_jump_src = ap_uint<32>(0);
			genpstage_EXEC_immediate = genpsticky_glbl_MRETADDR;
		}
		gen255_pipex_var = (genpstage_EXEC_rd_addr == ap_uint<32>(0));
		gen256_pipex_var = gen255_pipex_var;
		gen489_cyclix_var = gen256_pipex_var;
		if (gen489_cyclix_var) {
			genpstage_EXEC_rd_req = ap_uint<32>(0);
		}
		gen490_cyclix_var = genpsticky_glbl_regfile_buf[1];
		gen257_pipex_var[1] = gen490_cyclix_var;
		gen491_cyclix_var = genpsticky_glbl_regfile_buf[2];
		gen257_pipex_var[2] = gen491_cyclix_var;
		gen492_cyclix_var = genpsticky_glbl_regfile_buf[3];
		gen257_pipex_var[3] = gen492_cyclix_var;
		gen493_cyclix_var = genpsticky_glbl_regfile_buf[4];
		gen257_pipex_var[4] = gen493_cyclix_var;
		gen494_cyclix_var = genpsticky_glbl_regfile_buf[5];
		gen257_pipex_var[5] = gen494_cyclix_var;
		gen495_cyclix_var = genpsticky_glbl_regfile_buf[6];
		gen257_pipex_var[6] = gen495_cyclix_var;
		gen496_cyclix_var = genpsticky_glbl_regfile_buf[7];
		gen257_pipex_var[7] = gen496_cyclix_var;
		gen497_cyclix_var = genpsticky_glbl_regfile_buf[8];
		gen257_pipex_var[8] = gen497_cyclix_var;
		gen498_cyclix_var = genpsticky_glbl_regfile_buf[9];
		gen257_pipex_var[9] = gen498_cyclix_var;
		gen499_cyclix_var = genpsticky_glbl_regfile_buf[10];
		gen257_pipex_var[10] = gen499_cyclix_var;
		gen500_cyclix_var = genpsticky_glbl_regfile_buf[11];
		gen257_pipex_var[11] = gen500_cyclix_var;
		gen501_cyclix_var = genpsticky_glbl_regfile_buf[12];
		gen257_pipex_var[12] = gen501_cyclix_var;
		gen502_cyclix_var = genpsticky_glbl_regfile_buf[13];
		gen257_pipex_var[13] = gen502_cyclix_var;
		gen503_cyclix_var = genpsticky_glbl_regfile_buf[14];
		gen257_pipex_var[14] = gen503_cyclix_var;
		gen504_cyclix_var = genpsticky_glbl_regfile_buf[15];
		gen257_pipex_var[15] = gen504_cyclix_var;
		gen505_cyclix_var = genpsticky_glbl_regfile_buf[16];
		gen257_pipex_var[16] = gen505_cyclix_var;
		gen506_cyclix_var = genpsticky_glbl_regfile_buf[17];
		gen257_pipex_var[17] = gen506_cyclix_var;
		gen507_cyclix_var = genpsticky_glbl_regfile_buf[18];
		gen257_pipex_var[18] = gen507_cyclix_var;
		gen508_cyclix_var = genpsticky_glbl_regfile_buf[19];
		gen257_pipex_var[19] = gen508_cyclix_var;
		gen509_cyclix_var = genpsticky_glbl_regfile_buf[20];
		gen257_pipex_var[20] = gen509_cyclix_var;
		gen510_cyclix_var = genpsticky_glbl_regfile_buf[21];
		gen257_pipex_var[21] = gen510_cyclix_var;
		gen511_cyclix_var = genpsticky_glbl_regfile_buf[22];
		gen257_pipex_var[22] = gen511_cyclix_var;
		gen512_cyclix_var = genpsticky_glbl_regfile_buf[23];
		gen257_pipex_var[23] = gen512_cyclix_var;
		gen513_cyclix_var = genpsticky_glbl_regfile_buf[24];
		gen257_pipex_var[24] = gen513_cyclix_var;
		gen514_cyclix_var = genpsticky_glbl_regfile_buf[25];
		gen257_pipex_var[25] = gen514_cyclix_var;
		gen515_cyclix_var = genpsticky_glbl_regfile_buf[26];
		gen257_pipex_var[26] = gen515_cyclix_var;
		gen516_cyclix_var = genpsticky_glbl_regfile_buf[27];
		gen257_pipex_var[27] = gen516_cyclix_var;
		gen517_cyclix_var = genpsticky_glbl_regfile_buf[28];
		gen257_pipex_var[28] = gen517_cyclix_var;
		gen518_cyclix_var = genpsticky_glbl_regfile_buf[29];
		gen257_pipex_var[29] = gen518_cyclix_var;
		gen519_cyclix_var = genpsticky_glbl_regfile_buf[30];
		gen257_pipex_var[30] = gen519_cyclix_var;
		gen520_cyclix_var = genpsticky_glbl_regfile_buf[31];
		gen257_pipex_var[31] = gen520_cyclix_var;
		gen258_pipex_var = gen257_pipex_var[genpstage_EXEC_rs1_addr];
		genpstage_EXEC_rs1_rdata = gen258_pipex_var;
		gen521_cyclix_var = genpsticky_glbl_regfile_buf[1];
		gen259_pipex_var[1] = gen521_cyclix_var;
		gen522_cyclix_var = genpsticky_glbl_regfile_buf[2];
		gen259_pipex_var[2] = gen522_cyclix_var;
		gen523_cyclix_var = genpsticky_glbl_regfile_buf[3];
		gen259_pipex_var[3] = gen523_cyclix_var;
		gen524_cyclix_var = genpsticky_glbl_regfile_buf[4];
		gen259_pipex_var[4] = gen524_cyclix_var;
		gen525_cyclix_var = genpsticky_glbl_regfile_buf[5];
		gen259_pipex_var[5] = gen525_cyclix_var;
		gen526_cyclix_var = genpsticky_glbl_regfile_buf[6];
		gen259_pipex_var[6] = gen526_cyclix_var;
		gen527_cyclix_var = genpsticky_glbl_regfile_buf[7];
		gen259_pipex_var[7] = gen527_cyclix_var;
		gen528_cyclix_var = genpsticky_glbl_regfile_buf[8];
		gen259_pipex_var[8] = gen528_cyclix_var;
		gen529_cyclix_var = genpsticky_glbl_regfile_buf[9];
		gen259_pipex_var[9] = gen529_cyclix_var;
		gen530_cyclix_var = genpsticky_glbl_regfile_buf[10];
		gen259_pipex_var[10] = gen530_cyclix_var;
		gen531_cyclix_var = genpsticky_glbl_regfile_buf[11];
		gen259_pipex_var[11] = gen531_cyclix_var;
		gen532_cyclix_var = genpsticky_glbl_regfile_buf[12];
		gen259_pipex_var[12] = gen532_cyclix_var;
		gen533_cyclix_var = genpsticky_glbl_regfile_buf[13];
		gen259_pipex_var[13] = gen533_cyclix_var;
		gen534_cyclix_var = genpsticky_glbl_regfile_buf[14];
		gen259_pipex_var[14] = gen534_cyclix_var;
		gen535_cyclix_var = genpsticky_glbl_regfile_buf[15];
		gen259_pipex_var[15] = gen535_cyclix_var;
		gen536_cyclix_var = genpsticky_glbl_regfile_buf[16];
		gen259_pipex_var[16] = gen536_cyclix_var;
		gen537_cyclix_var = genpsticky_glbl_regfile_buf[17];
		gen259_pipex_var[17] = gen537_cyclix_var;
		gen538_cyclix_var = genpsticky_glbl_regfile_buf[18];
		gen259_pipex_var[18] = gen538_cyclix_var;
		gen539_cyclix_var = genpsticky_glbl_regfile_buf[19];
		gen259_pipex_var[19] = gen539_cyclix_var;
		gen540_cyclix_var = genpsticky_glbl_regfile_buf[20];
		gen259_pipex_var[20] = gen540_cyclix_var;
		gen541_cyclix_var = genpsticky_glbl_regfile_buf[21];
		gen259_pipex_var[21] = gen541_cyclix_var;
		gen542_cyclix_var = genpsticky_glbl_regfile_buf[22];
		gen259_pipex_var[22] = gen542_cyclix_var;
		gen543_cyclix_var = genpsticky_glbl_regfile_buf[23];
		gen259_pipex_var[23] = gen543_cyclix_var;
		gen544_cyclix_var = genpsticky_glbl_regfile_buf[24];
		gen259_pipex_var[24] = gen544_cyclix_var;
		gen545_cyclix_var = genpsticky_glbl_regfile_buf[25];
		gen259_pipex_var[25] = gen545_cyclix_var;
		gen546_cyclix_var = genpsticky_glbl_regfile_buf[26];
		gen259_pipex_var[26] = gen546_cyclix_var;
		gen547_cyclix_var = genpsticky_glbl_regfile_buf[27];
		gen259_pipex_var[27] = gen547_cyclix_var;
		gen548_cyclix_var = genpsticky_glbl_regfile_buf[28];
		gen259_pipex_var[28] = gen548_cyclix_var;
		gen549_cyclix_var = genpsticky_glbl_regfile_buf[29];
		gen259_pipex_var[29] = gen549_cyclix_var;
		gen550_cyclix_var = genpsticky_glbl_regfile_buf[30];
		gen259_pipex_var[30] = gen550_cyclix_var;
		gen551_cyclix_var = genpsticky_glbl_regfile_buf[31];
		gen259_pipex_var[31] = gen551_cyclix_var;
		gen260_pipex_var = gen259_pipex_var[genpstage_EXEC_rs2_addr];
		genpstage_EXEC_rs2_rdata = gen260_pipex_var;
		gen261_pipex_var = (genpstage_EXEC_rs1_addr == ap_uint<32>(0));
		gen262_pipex_var = gen261_pipex_var;
		gen552_cyclix_var = gen262_pipex_var;
		if (gen552_cyclix_var) {
			genpstage_EXEC_rs1_rdata = ap_uint<32>(0);
		}
		gen263_pipex_var = (genpstage_EXEC_rs2_addr == ap_uint<32>(0));
		gen264_pipex_var = gen263_pipex_var;
		gen553_cyclix_var = gen264_pipex_var;
		if (gen553_cyclix_var) {
			genpstage_EXEC_rs2_rdata = ap_uint<32>(0);
		}
		gen265_pipex_var = genpstage_EXEC_csrreq;
		gen554_cyclix_var = gen265_pipex_var;
		if (gen554_cyclix_var) {
			genpstage_EXEC_csr_rdata = genpsticky_glbl_CSR_MCAUSE;
		}
		gen266_pipex_var = genpstage_MEMWB_genpctrl_working;
		gen267_pipex_var = genpstage_MEMWB_rd_req;
		gen268_pipex_var = (gen266_pipex_var & gen267_pipex_var);
		gen269_pipex_var = gen268_pipex_var;
		gen555_cyclix_var = gen269_pipex_var;
		if (gen555_cyclix_var) {
			gen270_pipex_var = genpstage_EXEC_rs1_req;
			gen556_cyclix_var = gen270_pipex_var;
			if (gen556_cyclix_var) {
				gen271_pipex_var = genpstage_MEMWB_rd_addr;
				gen272_pipex_var = (gen271_pipex_var == genpstage_EXEC_rs1_addr);
				gen273_pipex_var = gen272_pipex_var;
				gen557_cyclix_var = gen273_pipex_var;
				if (gen557_cyclix_var) {
					genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | genpstage_EXEC_genpctrl_active_glbl);
					genpstage_EXEC_genpctrl_active_glbl = ap_uint<32>(0);
				}
			}
			gen274_pipex_var = genpstage_EXEC_rs2_req;
			gen558_cyclix_var = gen274_pipex_var;
			if (gen558_cyclix_var) {
				gen275_pipex_var = genpstage_MEMWB_rd_addr;
				gen276_pipex_var = (gen275_pipex_var == genpstage_EXEC_rs2_addr);
				gen277_pipex_var = gen276_pipex_var;
				gen559_cyclix_var = gen277_pipex_var;
				if (gen559_cyclix_var) {
					genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | genpstage_EXEC_genpctrl_active_glbl);
					genpstage_EXEC_genpctrl_active_glbl = ap_uint<32>(0);
				}
			}
		}
		genpstage_EXEC_alu_op1 = genpstage_EXEC_rs1_rdata;
		switch (genpstage_EXEC_op1_source) {
			case 1:
				genpstage_EXEC_alu_op1 = genpstage_EXEC_immediate;
				break;
			case 2:
				genpstage_EXEC_alu_op1 = genpstage_EXEC_curinstr_addr;
				break;
		}
		genpstage_EXEC_alu_op2 = genpstage_EXEC_rs2_rdata;
		switch (genpstage_EXEC_op2_source) {
			case 1:
				genpstage_EXEC_alu_op2 = genpstage_EXEC_immediate;
				break;
			case 2:
				genpstage_EXEC_alu_op2 = genpstage_EXEC_csr_rdata;
				break;
		}
		gen278_pipex_var = genpstage_EXEC_alu_unsigned;
		gen560_cyclix_var = gen278_pipex_var;
		if (gen560_cyclix_var) {
			gen279_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_EXEC_alu_op1);
			genpstage_EXEC_alu_op1_wide = gen279_pipex_var;
			gen280_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_EXEC_alu_op2);
			genpstage_EXEC_alu_op2_wide = gen280_pipex_var;
		}
		gen281_pipex_var = ap_uint<1>(0);
		gen281_pipex_var = (gen281_pipex_var || gen278_pipex_var);
		gen281_pipex_var = !gen281_pipex_var;
		gen561_cyclix_var = gen281_pipex_var;
		if (gen561_cyclix_var) {
			gen282_pipex_var = genpstage_EXEC_alu_op1[31];
			gen283_pipex_var = gen282_pipex_var.concat((ap_uint<32>)genpstage_EXEC_alu_op1);
			genpstage_EXEC_alu_op1_wide = gen283_pipex_var;
			gen284_pipex_var = genpstage_EXEC_alu_op2[31];
			gen285_pipex_var = gen284_pipex_var.concat((ap_uint<32>)genpstage_EXEC_alu_op2);
			genpstage_EXEC_alu_op2_wide = gen285_pipex_var;
		}
		gen286_pipex_var = genpsticky_glbl_MIRQEN;
		gen562_cyclix_var = gen286_pipex_var;
		if (gen562_cyclix_var) {
			gen287_pipex_var = ~genpstage_EXEC_irq_recv;
			gen288_pipex_var = gen287_pipex_var;
			gen563_cyclix_var = gen288_pipex_var;
			if (gen563_cyclix_var) {
				gen564_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
				if (gen564_cyclix_var) {
					gen565_cyclix_var = irq_fifo.read_nb(genpstage_EXEC_irq_mcause);
					gen289_pipex_var = gen565_cyclix_var;
				}
				genpstage_EXEC_irq_recv = gen289_pipex_var;
			}
			gen290_pipex_var = genpstage_EXEC_irq_recv;
			gen566_cyclix_var = gen290_pipex_var;
			if (gen566_cyclix_var) {
				genpstage_EXEC_jump_req = ap_uint<32>(1);
				genpstage_EXEC_jump_req_cond = ap_uint<32>(0);
				genpstage_EXEC_jump_src = ap_uint<32>(0);
				genpstage_EXEC_rs1_req = ap_uint<32>(0);
				genpstage_EXEC_rs2_req = ap_uint<32>(0);
				genpstage_EXEC_rd_req = ap_uint<32>(0);
				genpstage_EXEC_immediate = ap_uint<32>(128);
				genpstage_EXEC_fencereq = ap_uint<32>(0);
				genpstage_EXEC_ecallreq = ap_uint<32>(0);
				genpstage_EXEC_ebreakreq = ap_uint<32>(0);
				genpstage_EXEC_csrreq = ap_uint<32>(0);
				genpstage_EXEC_alu_req = ap_uint<32>(0);
				genpstage_EXEC_mem_req = ap_uint<32>(0);
				gen567_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
				gen568_cyclix_var = gen567_cyclix_var;
				if (gen568_cyclix_var) {
					gen569_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
					if (gen569_cyclix_var) {
						genpsticky_glbl_MIRQEN = ap_uint<32>(0);
					}
				}
				gen570_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
				gen571_cyclix_var = gen570_cyclix_var;
				if (gen571_cyclix_var) {
					gen572_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
					if (gen572_cyclix_var) {
						genpsticky_glbl_CSR_MCAUSE = genpstage_EXEC_irq_mcause;
					}
				}
				gen573_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
				gen574_cyclix_var = gen573_cyclix_var;
				if (gen574_cyclix_var) {
					gen575_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
					if (gen575_cyclix_var) {
						genpsticky_glbl_MRETADDR = genpstage_EXEC_curinstr_addr;
					}
				}
			}
		}
		gen291_pipex_var = genpstage_EXEC_mret_req;
		gen576_cyclix_var = gen291_pipex_var;
		if (gen576_cyclix_var) {
			gen577_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
			gen578_cyclix_var = gen577_cyclix_var;
			if (gen578_cyclix_var) {
				gen579_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
				if (gen579_cyclix_var) {
					genpsticky_glbl_MIRQEN = ap_uint<32>(1);
				}
			}
		}
		genpstage_EXEC_alu_result_wide = genpstage_EXEC_alu_op1_wide;
		gen292_pipex_var = genpstage_EXEC_alu_req;
		gen580_cyclix_var = gen292_pipex_var;
		if (gen580_cyclix_var) {
			switch (genpstage_EXEC_alu_opcode) {
				case 0:
					gen293_pipex_var = (genpstage_EXEC_alu_op1_wide + genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen293_pipex_var;
					break;
				case 1:
					gen294_pipex_var = (genpstage_EXEC_alu_op1_wide - genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen294_pipex_var;
					break;
				case 2:
					gen295_pipex_var = (genpstage_EXEC_alu_op1_wide & genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen295_pipex_var;
					break;
				case 3:
					gen296_pipex_var = (genpstage_EXEC_alu_op1_wide | genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen296_pipex_var;
					break;
				case 4:
					gen297_pipex_var = (genpstage_EXEC_alu_op1_wide << genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen297_pipex_var;
					break;
				case 5:
					gen298_pipex_var = genpstage_EXEC_alu_op1_wide.range(31, 0);
					gen299_pipex_var = ap_uint<32>(0).concat((ap_uint<32>)gen298_pipex_var);
					gen300_pipex_var = genpstage_EXEC_alu_op2_wide.range(4, 0);
					gen301_pipex_var = (gen299_pipex_var >> gen300_pipex_var);
					genpstage_EXEC_alu_result_wide = gen301_pipex_var;
					break;
				case 6:
					gen302_pipex_var = genpstage_EXEC_alu_op1_wide.range(31, 0);
					gen303_pipex_var = gen302_pipex_var[31];
					gen304_pipex_var = gen303_pipex_var.concat((ap_uint<63>)gen303_pipex_var.concat((ap_uint<62>)gen303_pipex_var.concat((ap_uint<61>)gen303_pipex_var.concat((ap_uint<60>)gen303_pipex_var.concat((ap_uint<59>)gen303_pipex_var.concat((ap_uint<58>)gen303_pipex_var.concat((ap_uint<57>)gen303_pipex_var.concat((ap_uint<56>)gen303_pipex_var.concat((ap_uint<55>)gen303_pipex_var.concat((ap_uint<54>)gen303_pipex_var.concat((ap_uint<53>)gen303_pipex_var.concat((ap_uint<52>)gen303_pipex_var.concat((ap_uint<51>)gen303_pipex_var.concat((ap_uint<50>)gen303_pipex_var.concat((ap_uint<49>)gen303_pipex_var.concat((ap_uint<48>)gen303_pipex_var.concat((ap_uint<47>)gen303_pipex_var.concat((ap_uint<46>)gen303_pipex_var.concat((ap_uint<45>)gen303_pipex_var.concat((ap_uint<44>)gen303_pipex_var.concat((ap_uint<43>)gen303_pipex_var.concat((ap_uint<42>)gen303_pipex_var.concat((ap_uint<41>)gen303_pipex_var.concat((ap_uint<40>)gen303_pipex_var.concat((ap_uint<39>)gen303_pipex_var.concat((ap_uint<38>)gen303_pipex_var.concat((ap_uint<37>)gen303_pipex_var.concat((ap_uint<36>)gen303_pipex_var.concat((ap_uint<35>)gen303_pipex_var.concat((ap_uint<34>)gen303_pipex_var.concat((ap_uint<33>)gen303_pipex_var.concat((ap_uint<32>)gen302_pipex_var))))))))))))))))))))))))))))))));
					gen305_pipex_var = genpstage_EXEC_alu_op2_wide.range(4, 0);
					gen306_pipex_var = (gen304_pipex_var >> gen305_pipex_var);
					genpstage_EXEC_alu_result_wide = gen306_pipex_var;
					break;
				case 7:
					gen307_pipex_var = (genpstage_EXEC_alu_op1_wide ^ genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen307_pipex_var;
					break;
				case 8:
					gen308_pipex_var = ~genpstage_EXEC_alu_op2_wide;
					gen309_pipex_var = (genpstage_EXEC_alu_op1_wide & gen308_pipex_var);
					genpstage_EXEC_alu_result_wide = gen309_pipex_var;
					break;
			}
			gen310_pipex_var = genpstage_EXEC_alu_result_wide.range(31, 0);
			genpstage_EXEC_alu_result = gen310_pipex_var;
			gen311_pipex_var = genpstage_EXEC_alu_result_wide[32];
			genpstage_EXEC_alu_CF = gen311_pipex_var;
			gen312_pipex_var = genpstage_EXEC_alu_result_wide[31];
			genpstage_EXEC_alu_SF = gen312_pipex_var;
			gen313_pipex_var = |genpstage_EXEC_alu_result;
			gen314_pipex_var = ~gen313_pipex_var;
			genpstage_EXEC_alu_ZF = gen314_pipex_var;
			gen315_pipex_var = genpstage_EXEC_alu_op1[31];
			gen316_pipex_var = ~gen315_pipex_var;
			gen317_pipex_var = genpstage_EXEC_alu_op2[31];
			gen318_pipex_var = ~gen317_pipex_var;
			gen319_pipex_var = genpstage_EXEC_alu_result[31];
			gen320_pipex_var = (gen318_pipex_var & gen319_pipex_var);
			gen321_pipex_var = (gen316_pipex_var & gen320_pipex_var);
			gen322_pipex_var = genpstage_EXEC_alu_op1[31];
			gen323_pipex_var = genpstage_EXEC_alu_op2[31];
			gen324_pipex_var = genpstage_EXEC_alu_result[31];
			gen325_pipex_var = ~gen324_pipex_var;
			gen326_pipex_var = (gen323_pipex_var & gen325_pipex_var);
			gen327_pipex_var = (gen322_pipex_var & gen326_pipex_var);
			gen328_pipex_var = (gen321_pipex_var | gen327_pipex_var);
			genpstage_EXEC_alu_OF = gen328_pipex_var;
			gen329_pipex_var = genpstage_EXEC_alu_unsigned;
			gen581_cyclix_var = gen329_pipex_var;
			if (gen581_cyclix_var) {
				genpstage_EXEC_alu_overflow = genpstage_EXEC_alu_CF;
			}
			gen330_pipex_var = ap_uint<1>(0);
			gen330_pipex_var = (gen330_pipex_var || gen329_pipex_var);
			gen330_pipex_var = !gen330_pipex_var;
			gen582_cyclix_var = gen330_pipex_var;
			if (gen582_cyclix_var) {
				genpstage_EXEC_alu_overflow = genpstage_EXEC_alu_OF;
			}
		}
		switch (genpstage_EXEC_rd_source) {
			case 0:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_immediate;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 1:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_result;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 2:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_CF;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 3:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_OF;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 4:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_nextinstr_addr;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 6:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_csr_rdata;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
		}
		gen331_pipex_var = (genpstage_EXEC_curinstr_addr + genpstage_EXEC_immediate);
		genpstage_EXEC_curinstraddr_imm = gen331_pipex_var;
		switch (genpstage_EXEC_jump_src) {
			case 0:
				genpstage_EXEC_jump_vector = genpstage_EXEC_immediate;
				break;
			case 1:
				genpstage_EXEC_jump_vector = genpstage_EXEC_alu_result;
				break;
		}
		gen332_pipex_var = genpstage_EXEC_jump_req_cond;
		gen583_cyclix_var = gen332_pipex_var;
		if (gen583_cyclix_var) {
			switch (genpstage_EXEC_funct3) {
				case 0:
					gen333_pipex_var = genpstage_EXEC_alu_ZF;
					gen584_cyclix_var = gen333_pipex_var;
					if (gen584_cyclix_var) {
						genpstage_EXEC_jump_req = ap_uint<32>(1);
						genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					}
					break;
				case 1:
					gen334_pipex_var = ~genpstage_EXEC_alu_ZF;
					gen335_pipex_var = gen334_pipex_var;
					gen585_cyclix_var = gen335_pipex_var;
					if (gen585_cyclix_var) {
						genpstage_EXEC_jump_req = ap_uint<32>(1);
						genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					}
					break;
				case 4:
					gen336_pipex_var = genpstage_EXEC_alu_CF;
					gen586_cyclix_var = gen336_pipex_var;
					if (gen586_cyclix_var) {
						genpstage_EXEC_jump_req = ap_uint<32>(1);
						genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					}
					break;
				case 5:
					gen337_pipex_var = ~genpstage_EXEC_alu_CF;
					gen338_pipex_var = gen337_pipex_var;
					gen587_cyclix_var = gen338_pipex_var;
					if (gen587_cyclix_var) {
						genpstage_EXEC_jump_req = ap_uint<32>(1);
						genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					}
					break;
				case 6:
					gen339_pipex_var = genpstage_EXEC_alu_CF;
					gen588_cyclix_var = gen339_pipex_var;
					if (gen588_cyclix_var) {
						genpstage_EXEC_jump_req = ap_uint<32>(1);
						genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					}
					break;
				case 7:
					gen340_pipex_var = ~genpstage_EXEC_alu_CF;
					gen341_pipex_var = gen340_pipex_var;
					gen589_cyclix_var = gen341_pipex_var;
					if (gen589_cyclix_var) {
						genpstage_EXEC_jump_req = ap_uint<32>(1);
						genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					}
					break;
			}
		}
		genpstage_EXEC_mem_addr = genpstage_EXEC_alu_result;
		genpstage_EXEC_mem_wdata = genpstage_EXEC_rs2_rdata;
		genpstage_EXEC_genpctrl_nevictable = (genpstage_EXEC_genpctrl_nevictable || genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
		gen590_cyclix_var = ~genpstage_MEMWB_genpctrl_rdy;
		gen591_cyclix_var = gen590_cyclix_var;
		if (gen591_cyclix_var) {
			genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | genpstage_EXEC_genpctrl_active_glbl);
			genpstage_EXEC_genpctrl_active_glbl = ap_uint<32>(0);
			gen592_cyclix_var = genpstage_EXEC_genpctrl_nevictable;
			if (gen592_cyclix_var) {
				genpstage_EXEC_genpctrl_occupied = (genpstage_EXEC_genpctrl_active_glbl | genpstage_EXEC_genpctrl_killed_glbl);
				gen593_cyclix_var = genpstage_EXEC_genpctrl_occupied;
				if (gen593_cyclix_var) {
					genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | ap_uint<32>(1));
				}
			}
		}
		gen594_cyclix_var = genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
		if (gen594_cyclix_var) {
			genpstage_EXEC_genpctrl_occupied = (genpstage_EXEC_genpctrl_active_glbl | genpstage_EXEC_genpctrl_killed_glbl);
			gen595_cyclix_var = genpstage_EXEC_genpctrl_occupied;
			if (gen595_cyclix_var) {
				genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | ap_uint<32>(1));
			}
		}
		gen596_cyclix_var = genpstage_EXEC_genpctrl_stalled_glbl;
		if (gen596_cyclix_var) {
			genpstage_EXEC_genpctrl_finish = ap_uint<32>(0);
			genpstage_EXEC_genpctrl_succ = ap_uint<32>(0);
		}
		gen597_cyclix_var = ap_uint<1>(0);
		gen597_cyclix_var = (gen597_cyclix_var || gen596_cyclix_var);
		gen597_cyclix_var = !gen597_cyclix_var;
		if (gen597_cyclix_var) {
			genpstage_EXEC_genpctrl_finish = genpstage_EXEC_genpctrl_occupied;
			genpstage_EXEC_genpctrl_succ = genpstage_EXEC_genpctrl_active_glbl;
		}
		gen598_cyclix_var = genpstage_EXEC_genpctrl_finish;
		if (gen598_cyclix_var) {
			gen599_cyclix_var = genpstage_MEMWB_genpctrl_rdy;
			if (gen599_cyclix_var) {
				genpstage_MEMWB_rd_wdata_genglbl = genpstage_EXEC_rd_wdata;
				genpstage_MEMWB_rd_req_genglbl = genpstage_EXEC_rd_req;
				genpstage_MEMWB_rd_addr_genglbl = genpstage_EXEC_rd_addr;
				genpstage_MEMWB_jump_req_genglbl = genpstage_EXEC_jump_req;
				genpstage_MEMWB_jump_vector_genglbl = genpstage_EXEC_jump_vector;
				genpstage_MEMWB_mem_req_genglbl = genpstage_EXEC_mem_req;
				genpstage_MEMWB_mem_addr_genglbl = genpstage_EXEC_mem_addr;
				genpstage_MEMWB_mem_wdata_genglbl = genpstage_EXEC_mem_wdata;
				genpstage_MEMWB_mem_cmd_genglbl = genpstage_EXEC_mem_cmd;
				genpstage_MEMWB_rd_source_genglbl = genpstage_EXEC_rd_source;
				genpstage_MEMWB_genpctrl_active_glbl = genpstage_EXEC_genpctrl_active_glbl;
				genpstage_MEMWB_genpctrl_killed_glbl = genpstage_EXEC_genpctrl_killed_glbl;
				genpstage_MEMWB_genpctrl_stalled_glbl = ap_uint<32>(0);
			}
			genpstage_EXEC_genpctrl_active_glbl = ap_uint<32>(0);
			genpstage_EXEC_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_EXEC_genpctrl_stalled_glbl = ap_uint<32>(0);
		}
		gen600_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
		genpstage_EXEC_genpctrl_rdy = gen600_cyclix_var;
		genpstage_EXEC_genpctrl_working = (genpstage_EXEC_genpctrl_succ | genpstage_EXEC_genpctrl_stalled_glbl);
		genpstage_IFETCH_genpctrl_succ = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_working = ap_uint<32>(0);
		gen601_cyclix_var = genpstage_IFETCH_genpctrl_stalled_glbl;
		if (gen601_cyclix_var) {
			genpstage_IFETCH_genpctrl_new = ap_uint<32>(0);
			genpstage_IFETCH_genpctrl_stalled_glbl = ap_uint<32>(0);
			gen602_cyclix_var = !genpstage_IFETCH_genpctrl_killed_glbl;
			genpstage_IFETCH_genpctrl_active_glbl = gen602_cyclix_var;
		}
		gen603_cyclix_var = ap_uint<1>(0);
		gen603_cyclix_var = (gen603_cyclix_var || gen601_cyclix_var);
		gen603_cyclix_var = !gen603_cyclix_var;
		if (gen603_cyclix_var) {
			genpstage_IFETCH_genpctrl_active_glbl = ap_uint<32>(1);
			genpstage_IFETCH_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_IFETCH_genpctrl_new = (genpstage_IFETCH_genpctrl_active_glbl || genpstage_IFETCH_genpctrl_killed_glbl);
		}
		genpstage_IFETCH_genpctrl_finish = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_nevictable = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_occupied = (genpstage_IFETCH_genpctrl_active_glbl | genpstage_IFETCH_genpctrl_killed_glbl);
		genpstage_IFETCH_genpctrl_flushreq = (genpstage_IFETCH_genpctrl_flushreq | genpstage_EXEC_genpctrl_flushreq);
		gen604_cyclix_var = genpstage_IFETCH_genpctrl_occupied;
		if (gen604_cyclix_var) {
			gen605_cyclix_var = genpstage_IFETCH_genpctrl_new;
			if (gen605_cyclix_var) {
				genpstage_IFETCH_instr_req_done = ap_uint<32>(0);
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = ap_uint<32>(0);
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = ap_uint<32>(0);
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(0);
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = ap_uint<32>(0);
			}
			gen606_cyclix_var = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
			if (gen606_cyclix_var) {
				gen607_cyclix_var = (genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id == ap_uint<1>(0));
				gen608_cyclix_var = gen607_cyclix_var;
				if (gen608_cyclix_var) {
					gen609_cyclix_var = (genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid == genmcopipe_instr_mem_rd_ptr);
					gen610_cyclix_var = gen609_cyclix_var;
					if (gen610_cyclix_var) {
						gen611_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen363_pipex_mcopipe_rdata);
						gen612_cyclix_var = gen611_cyclix_var;
						if (gen612_cyclix_var) {
							genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
							genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(1);
							genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = gen363_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen364_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress = ap_uint<32>(0);
			gen364_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress = (gen364_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress || genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
			gen613_cyclix_var = genpstage_IFETCH_genpctrl_flushreq;
			if (gen613_cyclix_var) {
				gen614_cyclix_var = gen364_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress;
				if (gen614_cyclix_var) {
					gen615_cyclix_var = genpstage_IFETCH_genpctrl_active_glbl;
					if (gen615_cyclix_var) {
						genpstage_IFETCH_genpctrl_active_glbl = ap_uint<32>(0);
						genpstage_IFETCH_genpctrl_killed_glbl = ap_uint<32>(1);
					}
				}
				gen616_cyclix_var = ap_uint<1>(0);
				gen616_cyclix_var = (gen616_cyclix_var || gen614_cyclix_var);
				gen616_cyclix_var = !gen616_cyclix_var;
				if (gen616_cyclix_var) {
					genpstage_IFETCH_instr_req_done = ap_uint<32>(0);
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = ap_uint<32>(0);
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = ap_uint<32>(0);
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(0);
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = ap_uint<32>(0);
				}
			}
		}
		gen617_cyclix_var = ap_uint<1>(0);
		gen617_cyclix_var = (gen617_cyclix_var || gen604_cyclix_var);
		gen617_cyclix_var = !gen617_cyclix_var;
		if (gen617_cyclix_var) {
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(0);
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
		}
		gen175_pipex_syncbuf = genpsticky_glbl_jump_req_cmd;
		gen177_pipex_syncbuf = genpsticky_glbl_pc;
		genpstage_IFETCH_curinstr_addr = genpsticky_glbl_pc;
		gen184_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen618_cyclix_var = gen184_pipex_var;
		if (gen618_cyclix_var) {
			genpstage_IFETCH_curinstr_addr = genpsticky_glbl_jump_vector_cmd;
		}
		gen174_pipex_syncreq = ap_uint<32>(1);
		gen175_pipex_syncbuf = ap_uint<32>(0);
		gen185_pipex_var = (genpstage_IFETCH_curinstr_addr + ap_uint<32>(4));
		genpstage_IFETCH_nextinstr_addr = gen185_pipex_var;
		gen176_pipex_syncreq = ap_uint<32>(1);
		gen177_pipex_syncbuf = genpstage_IFETCH_nextinstr_addr;
		genpstage_IFETCH_instr_busreq.addr = genpstage_IFETCH_curinstr_addr;
		genpstage_IFETCH_instr_busreq.be = ap_uint<32>(15);
		genpstage_IFETCH_instr_busreq.wdata = ap_uint<32>(0);
		gen186_pipex_var = ~genpstage_IFETCH_instr_req_done;
		gen187_pipex_var = gen186_pipex_var;
		gen619_cyclix_var = gen187_pipex_var;
		if (gen619_cyclix_var) {
			gen620_cyclix_var = genpstage_IFETCH_genpctrl_active_glbl;
			if (gen620_cyclix_var) {
				gen621_cyclix_var = ~genmcopipe_instr_mem_full_flag;
				gen622_cyclix_var = gen621_cyclix_var;
				if (gen622_cyclix_var) {
					gen365_pipex_req_struct.we = ap_uint<1>(0);
					gen365_pipex_req_struct.wdata = genpstage_IFETCH_instr_busreq;
					gen623_cyclix_var = genmcopipe_instr_mem_req.write_nb(gen365_pipex_req_struct);
					gen624_cyclix_var = gen623_cyclix_var;
					if (gen624_cyclix_var) {
						gen188_pipex_var = ap_uint<32>(1);
						gen625_cyclix_var = !ap_uint<1>(0);
						genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = gen625_cyclix_var;
						genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = genmcopipe_instr_mem_wr_ptr;
						genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = ap_uint<1>(0);
						gen626_cyclix_var = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
						if (gen626_cyclix_var) {
							genmcopipe_instr_mem_wr_done = ap_uint<32>(1);
						}
					}
				}
			}
			genpstage_IFETCH_instr_req_done = gen188_pipex_var;
		}
		gen189_pipex_var = ~genpstage_IFETCH_instr_req_done;
		gen190_pipex_var = gen189_pipex_var;
		gen627_cyclix_var = gen190_pipex_var;
		if (gen627_cyclix_var) {
			genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | genpstage_IFETCH_genpctrl_active_glbl);
			genpstage_IFETCH_genpctrl_active_glbl = ap_uint<32>(0);
		}
		genpstage_IFETCH_genpctrl_nevictable = (genpstage_IFETCH_genpctrl_nevictable || genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
		gen628_cyclix_var = ~genpstage_EXEC_genpctrl_rdy;
		gen629_cyclix_var = gen628_cyclix_var;
		if (gen629_cyclix_var) {
			genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | genpstage_IFETCH_genpctrl_active_glbl);
			genpstage_IFETCH_genpctrl_active_glbl = ap_uint<32>(0);
			gen630_cyclix_var = genpstage_IFETCH_genpctrl_nevictable;
			if (gen630_cyclix_var) {
				genpstage_IFETCH_genpctrl_occupied = (genpstage_IFETCH_genpctrl_active_glbl | genpstage_IFETCH_genpctrl_killed_glbl);
				gen631_cyclix_var = genpstage_IFETCH_genpctrl_occupied;
				if (gen631_cyclix_var) {
					genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | ap_uint<32>(1));
				}
			}
		}
		gen632_cyclix_var = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
		if (gen632_cyclix_var) {
			genpstage_IFETCH_genpctrl_occupied = (genpstage_IFETCH_genpctrl_active_glbl | genpstage_IFETCH_genpctrl_killed_glbl);
			gen633_cyclix_var = genpstage_IFETCH_genpctrl_occupied;
			if (gen633_cyclix_var) {
				genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | ap_uint<32>(1));
			}
		}
		gen634_cyclix_var = genpstage_IFETCH_genpctrl_stalled_glbl;
		if (gen634_cyclix_var) {
			genpstage_IFETCH_genpctrl_finish = ap_uint<32>(0);
			genpstage_IFETCH_genpctrl_succ = ap_uint<32>(0);
		}
		gen635_cyclix_var = ap_uint<1>(0);
		gen635_cyclix_var = (gen635_cyclix_var || gen634_cyclix_var);
		gen635_cyclix_var = !gen635_cyclix_var;
		if (gen635_cyclix_var) {
			genpstage_IFETCH_genpctrl_finish = genpstage_IFETCH_genpctrl_occupied;
			genpstage_IFETCH_genpctrl_succ = genpstage_IFETCH_genpctrl_active_glbl;
		}
		gen636_cyclix_var = genpstage_IFETCH_genpctrl_succ;
		if (gen636_cyclix_var) {
			gen637_cyclix_var = gen174_pipex_syncreq;
			if (gen637_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = gen175_pipex_syncbuf;
			}
			gen638_cyclix_var = gen176_pipex_syncreq;
			if (gen638_cyclix_var) {
				genpsticky_glbl_pc = gen177_pipex_syncbuf;
			}
		}
		gen639_cyclix_var = genpstage_IFETCH_genpctrl_finish;
		if (gen639_cyclix_var) {
			gen640_cyclix_var = genpstage_EXEC_genpctrl_rdy;
			if (gen640_cyclix_var) {
				genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_if_id = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
				genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
				genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_tid = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
				genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
				genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
				genpstage_EXEC_curinstr_addr_genglbl = genpstage_IFETCH_curinstr_addr;
				genpstage_EXEC_nextinstr_addr_genglbl = genpstage_IFETCH_nextinstr_addr;
				genpstage_EXEC_genpctrl_active_glbl = genpstage_IFETCH_genpctrl_active_glbl;
				genpstage_EXEC_genpctrl_killed_glbl = genpstage_IFETCH_genpctrl_killed_glbl;
				genpstage_EXEC_genpctrl_stalled_glbl = ap_uint<32>(0);
			}
			genpstage_IFETCH_genpctrl_active_glbl = ap_uint<32>(0);
			genpstage_IFETCH_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_IFETCH_genpctrl_stalled_glbl = ap_uint<32>(0);
		}
		gen641_cyclix_var = ~genpstage_IFETCH_genpctrl_stalled_glbl;
		genpstage_IFETCH_genpctrl_rdy = gen641_cyclix_var;
		genpstage_IFETCH_genpctrl_working = (genpstage_IFETCH_genpctrl_succ | genpstage_IFETCH_genpctrl_stalled_glbl);
		gen642_cyclix_var = genmcopipe_instr_mem_rd_done;
		if (gen642_cyclix_var) {
			genmcopipe_instr_mem_rd_ptr = genmcopipe_instr_mem_rd_ptr_next;
			genmcopipe_instr_mem_full_flag = ap_uint<32>(0);
			gen643_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen644_cyclix_var = gen643_cyclix_var;
			if (gen644_cyclix_var) {
				genmcopipe_instr_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen645_cyclix_var = genmcopipe_instr_mem_wr_done;
		if (gen645_cyclix_var) {
			genmcopipe_instr_mem_wr_ptr = genmcopipe_instr_mem_wr_ptr_next;
			genmcopipe_instr_mem_empty_flag = ap_uint<32>(0);
			gen646_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen647_cyclix_var = gen646_cyclix_var;
			if (gen647_cyclix_var) {
				genmcopipe_instr_mem_full_flag = ap_uint<32>(1);
			}
		}
		gen648_cyclix_var = genmcopipe_data_mem_rd_done;
		if (gen648_cyclix_var) {
			genmcopipe_data_mem_rd_ptr = genmcopipe_data_mem_rd_ptr_next;
			genmcopipe_data_mem_full_flag = ap_uint<32>(0);
			gen649_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen650_cyclix_var = gen649_cyclix_var;
			if (gen650_cyclix_var) {
				genmcopipe_data_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen651_cyclix_var = genmcopipe_data_mem_wr_done;
		if (gen651_cyclix_var) {
			genmcopipe_data_mem_wr_ptr = genmcopipe_data_mem_wr_ptr_next;
			genmcopipe_data_mem_empty_flag = ap_uint<32>(0);
			gen652_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen653_cyclix_var = gen652_cyclix_var;
			if (gen653_cyclix_var) {
				genmcopipe_data_mem_full_flag = ap_uint<32>(1);
			}
		}
	}
}
