Loading plugins phase: Elapsed time ==> 0s.115ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\tardi\Desktop\ES10-Drowning\PSoCSampler\SamplingCircuit.cydsn\SamplingCircuit.cyprj -d CY8C5888LTI-LP097 -s C:\Users\tardi\Desktop\ES10-Drowning\PSoCSampler\SamplingCircuit.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.444ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.049ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SamplingCircuit.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tardi\Desktop\ES10-Drowning\PSoCSampler\SamplingCircuit.cydsn\SamplingCircuit.cyprj -dcpsoc3 SamplingCircuit.v -verilog
======================================================================

======================================================================
Compiling:  SamplingCircuit.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tardi\Desktop\ES10-Drowning\PSoCSampler\SamplingCircuit.cydsn\SamplingCircuit.cyprj -dcpsoc3 SamplingCircuit.v -verilog
======================================================================

======================================================================
Compiling:  SamplingCircuit.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tardi\Desktop\ES10-Drowning\PSoCSampler\SamplingCircuit.cydsn\SamplingCircuit.cyprj -dcpsoc3 -verilog SamplingCircuit.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Apr 25 07:29:38 2024


======================================================================
Compiling:  SamplingCircuit.v
Program  :   vpp
Options  :    -yv2 -q10 SamplingCircuit.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Apr 25 07:29:38 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SamplingCircuit.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 387, col 104):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 389, col 118):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 391, col 105):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 412, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 412, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 413, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 413, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 414, col 39):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 414, col 66):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 415, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 415, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SamplingCircuit.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tardi\Desktop\ES10-Drowning\PSoCSampler\SamplingCircuit.cydsn\SamplingCircuit.cyprj -dcpsoc3 -verilog SamplingCircuit.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Apr 25 07:29:38 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\tardi\Desktop\ES10-Drowning\PSoCSampler\SamplingCircuit.cydsn\codegentemp\SamplingCircuit.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\tardi\Desktop\ES10-Drowning\PSoCSampler\SamplingCircuit.cydsn\codegentemp\SamplingCircuit.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  SamplingCircuit.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tardi\Desktop\ES10-Drowning\PSoCSampler\SamplingCircuit.cydsn\SamplingCircuit.cyprj -dcpsoc3 -verilog SamplingCircuit.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Apr 25 07:29:38 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\tardi\Desktop\ES10-Drowning\PSoCSampler\SamplingCircuit.cydsn\codegentemp\SamplingCircuit.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\tardi\Desktop\ES10-Drowning\PSoCSampler\SamplingCircuit.cydsn\codegentemp\SamplingCircuit.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2Sthree:bI2S:dyn_data_width_1\
	\I2Sthree:bI2S:dyn_data_width_0\
	Net_650
	\I2Sthree:bI2S:tx_lch_active\
	\I2Sthree:bI2S:tx_rch_active\
	\I2Sthree:bI2S:tx_stereo_data\
	\I2Sthree:bI2S:rx_stereo_data\
	\I2Sthree:bI2S:tx_lch_load_3\
	\I2Sthree:bI2S:tx_lch_load_2\
	\I2Sthree:bI2S:tx_lch_load_1\
	\I2Sthree:bI2S:tx_lch_load_0\
	\I2Sthree:bI2S:tx_rch_load_3\
	\I2Sthree:bI2S:tx_rch_load_2\
	\I2Sthree:bI2S:tx_rch_load_1\
	\I2Sthree:bI2S:tx_rch_load_0\
	\I2Sthree:bI2S:data_trunc\
	Net_649
	\I2Sthree:rx_drq1_0\
	\I2Sthree:clip_4\
	\I2Sthree:clip_3\
	\I2Sthree:clip_2\
	\I2Sthree:clip_1\
	Net_646_0
	\I2Sthree:rx_dma0_4\
	\I2Sthree:rx_dma0_3\
	\I2Sthree:rx_dma0_2\
	\I2Sthree:rx_dma0_1\
	\I2Sthree:rx_dma1_4\
	\I2Sthree:rx_dma1_3\
	\I2Sthree:rx_dma1_2\
	\I2Sthree:rx_dma1_1\
	Net_648_0
	\I2Sthree:rx_line_4\
	\I2Sthree:rx_line_3\
	\I2Sthree:rx_line_2\
	\I2Sthree:rx_line_1\
	\I2Sthree:sdo_4\
	\I2Sthree:sdo_3\
	\I2Sthree:sdo_2\
	\I2Sthree:sdo_1\
	Net_651_0
	\I2Sthree:tx_dma0_4\
	\I2Sthree:tx_dma0_3\
	\I2Sthree:tx_dma0_2\
	\I2Sthree:tx_dma0_1\
	Net_652_0
	\I2Sthree:tx_dma1_4\
	\I2Sthree:tx_dma1_3\
	\I2Sthree:tx_dma1_2\
	\I2Sthree:tx_dma1_1\
	Net_653_0
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_294\
	\I2Sone:bI2S:dyn_data_width_1\
	\I2Sone:bI2S:dyn_data_width_0\
	\I2Sone:bI2S:tx_lch_active\
	\I2Sone:bI2S:tx_rch_active\
	\I2Sone:bI2S:tx_stereo_data\
	\I2Sone:bI2S:rx_stereo_data\
	\I2Sone:bI2S:tx_lch_load_3\
	\I2Sone:bI2S:tx_lch_load_2\
	\I2Sone:bI2S:tx_lch_load_1\
	\I2Sone:bI2S:tx_lch_load_0\
	\I2Sone:bI2S:tx_rch_load_3\
	\I2Sone:bI2S:tx_rch_load_2\
	\I2Sone:bI2S:tx_rch_load_1\
	\I2Sone:bI2S:tx_rch_load_0\
	\I2Sone:bI2S:data_trunc\
	Net_638
	\I2Sone:rx_drq1_0\
	\I2Sone:clip_4\
	\I2Sone:clip_3\
	\I2Sone:clip_2\
	\I2Sone:clip_1\
	Net_636_0
	\I2Sone:rx_dma0_4\
	\I2Sone:rx_dma0_3\
	\I2Sone:rx_dma0_2\
	\I2Sone:rx_dma0_1\
	\I2Sone:rx_dma1_4\
	\I2Sone:rx_dma1_3\
	\I2Sone:rx_dma1_2\
	\I2Sone:rx_dma1_1\
	Net_637_0
	\I2Sone:rx_line_4\
	\I2Sone:rx_line_3\
	\I2Sone:rx_line_2\
	\I2Sone:rx_line_1\
	\I2Sone:sdo_4\
	\I2Sone:sdo_3\
	\I2Sone:sdo_2\
	\I2Sone:sdo_1\
	Net_640_0
	\I2Sone:tx_dma0_4\
	\I2Sone:tx_dma0_3\
	\I2Sone:tx_dma0_2\
	\I2Sone:tx_dma0_1\
	Net_641_0
	\I2Sone:tx_dma1_4\
	\I2Sone:tx_dma1_3\
	\I2Sone:tx_dma1_2\
	\I2Sone:tx_dma1_1\
	Net_642_0
	\I2Stwo:bI2S:dyn_data_width_1\
	\I2Stwo:bI2S:dyn_data_width_0\
	Net_73
	\I2Stwo:bI2S:tx_lch_active\
	\I2Stwo:bI2S:tx_rch_active\
	\I2Stwo:bI2S:tx_stereo_data\
	\I2Stwo:bI2S:rx_stereo_data\
	\I2Stwo:bI2S:tx_lch_load_3\
	\I2Stwo:bI2S:tx_lch_load_2\
	\I2Stwo:bI2S:tx_lch_load_1\
	\I2Stwo:bI2S:tx_lch_load_0\
	\I2Stwo:bI2S:tx_rch_load_3\
	\I2Stwo:bI2S:tx_rch_load_2\
	\I2Stwo:bI2S:tx_rch_load_1\
	\I2Stwo:bI2S:tx_rch_load_0\
	\I2Stwo:bI2S:data_trunc\
	Net_630
	\I2Stwo:rx_drq1_0\
	\I2Stwo:clip_4\
	\I2Stwo:clip_3\
	\I2Stwo:clip_2\
	\I2Stwo:clip_1\
	Net_628_0
	\I2Stwo:rx_dma0_4\
	\I2Stwo:rx_dma0_3\
	\I2Stwo:rx_dma0_2\
	\I2Stwo:rx_dma0_1\
	\I2Stwo:rx_dma1_4\
	\I2Stwo:rx_dma1_3\
	\I2Stwo:rx_dma1_2\
	\I2Stwo:rx_dma1_1\
	Net_629_0
	\I2Stwo:rx_line_4\
	\I2Stwo:rx_line_3\
	\I2Stwo:rx_line_2\
	\I2Stwo:rx_line_1\
	\I2Stwo:sdo_4\
	\I2Stwo:sdo_3\
	\I2Stwo:sdo_2\
	\I2Stwo:sdo_1\
	Net_631_0
	\I2Stwo:tx_dma0_4\
	\I2Stwo:tx_dma0_3\
	\I2Stwo:tx_dma0_2\
	\I2Stwo:tx_dma0_1\
	Net_632_0
	\I2Stwo:tx_dma1_4\
	\I2Stwo:tx_dma1_3\
	\I2Stwo:tx_dma1_2\
	\I2Stwo:tx_dma1_1\
	Net_633_0
	\I2Sfour:bI2S:dyn_data_width_1\
	\I2Sfour:bI2S:dyn_data_width_0\
	Net_662
	\I2Sfour:bI2S:tx_lch_active\
	\I2Sfour:bI2S:tx_rch_active\
	\I2Sfour:bI2S:tx_stereo_data\
	\I2Sfour:bI2S:rx_stereo_data\
	\I2Sfour:bI2S:tx_lch_load_3\
	\I2Sfour:bI2S:tx_lch_load_2\
	\I2Sfour:bI2S:tx_lch_load_1\
	\I2Sfour:bI2S:tx_lch_load_0\
	\I2Sfour:bI2S:tx_rch_load_3\
	\I2Sfour:bI2S:tx_rch_load_2\
	\I2Sfour:bI2S:tx_rch_load_1\
	\I2Sfour:bI2S:tx_rch_load_0\
	\I2Sfour:bI2S:data_trunc\
	Net_661
	\I2Sfour:rx_drq1_0\
	\I2Sfour:clip_4\
	\I2Sfour:clip_3\
	\I2Sfour:clip_2\
	\I2Sfour:clip_1\
	Net_657_0
	\I2Sfour:rx_dma0_4\
	\I2Sfour:rx_dma0_3\
	\I2Sfour:rx_dma0_2\
	\I2Sfour:rx_dma0_1\
	\I2Sfour:rx_dma1_4\
	\I2Sfour:rx_dma1_3\
	\I2Sfour:rx_dma1_2\
	\I2Sfour:rx_dma1_1\
	Net_660_0
	\I2Sfour:rx_line_4\
	\I2Sfour:rx_line_3\
	\I2Sfour:rx_line_2\
	\I2Sfour:rx_line_1\
	\I2Sfour:sdo_4\
	\I2Sfour:sdo_3\
	\I2Sfour:sdo_2\
	\I2Sfour:sdo_1\
	Net_664_0
	\I2Sfour:tx_dma0_4\
	\I2Sfour:tx_dma0_3\
	\I2Sfour:tx_dma0_2\
	\I2Sfour:tx_dma0_1\
	Net_665_0
	\I2Sfour:tx_dma1_4\
	\I2Sfour:tx_dma1_3\
	\I2Sfour:tx_dma1_2\
	\I2Sfour:tx_dma1_1\
	Net_666_0
	\I2Ssix:bI2S:dyn_data_width_1\
	\I2Ssix:bI2S:dyn_data_width_0\
	Net_677
	\I2Ssix:bI2S:tx_lch_active\
	\I2Ssix:bI2S:tx_rch_active\
	\I2Ssix:bI2S:tx_stereo_data\
	\I2Ssix:bI2S:rx_stereo_data\
	\I2Ssix:bI2S:tx_lch_load_3\
	\I2Ssix:bI2S:tx_lch_load_2\
	\I2Ssix:bI2S:tx_lch_load_1\
	\I2Ssix:bI2S:tx_lch_load_0\
	\I2Ssix:bI2S:tx_rch_load_3\
	\I2Ssix:bI2S:tx_rch_load_2\
	\I2Ssix:bI2S:tx_rch_load_1\
	\I2Ssix:bI2S:tx_rch_load_0\
	\I2Ssix:bI2S:data_trunc\
	Net_676
	\I2Ssix:rx_drq1_0\
	\I2Ssix:clip_4\
	\I2Ssix:clip_3\
	\I2Ssix:clip_2\
	\I2Ssix:clip_1\
	Net_672_0
	\I2Ssix:rx_dma0_4\
	\I2Ssix:rx_dma0_3\
	\I2Ssix:rx_dma0_2\
	\I2Ssix:rx_dma0_1\
	\I2Ssix:rx_dma1_4\
	\I2Ssix:rx_dma1_3\
	\I2Ssix:rx_dma1_2\
	\I2Ssix:rx_dma1_1\
	Net_675_0
	\I2Ssix:rx_line_4\
	\I2Ssix:rx_line_3\
	\I2Ssix:rx_line_2\
	\I2Ssix:rx_line_1\
	\I2Ssix:sdo_4\
	\I2Ssix:sdo_3\
	\I2Ssix:sdo_2\
	\I2Ssix:sdo_1\
	Net_679_0
	\I2Ssix:tx_dma0_4\
	\I2Ssix:tx_dma0_3\
	\I2Ssix:tx_dma0_2\
	\I2Ssix:tx_dma0_1\
	Net_680_0
	\I2Ssix:tx_dma1_4\
	\I2Ssix:tx_dma1_3\
	\I2Ssix:tx_dma1_2\
	\I2Ssix:tx_dma1_1\
	Net_681_0
	\I2Sfive:bI2S:dyn_data_width_1\
	\I2Sfive:bI2S:dyn_data_width_0\
	Net_691
	\I2Sfive:bI2S:tx_lch_active\
	\I2Sfive:bI2S:tx_rch_active\
	\I2Sfive:bI2S:tx_stereo_data\
	\I2Sfive:bI2S:rx_stereo_data\
	\I2Sfive:bI2S:tx_lch_load_3\
	\I2Sfive:bI2S:tx_lch_load_2\
	\I2Sfive:bI2S:tx_lch_load_1\
	\I2Sfive:bI2S:tx_lch_load_0\
	\I2Sfive:bI2S:tx_rch_load_3\
	\I2Sfive:bI2S:tx_rch_load_2\
	\I2Sfive:bI2S:tx_rch_load_1\
	\I2Sfive:bI2S:tx_rch_load_0\
	\I2Sfive:bI2S:data_trunc\
	Net_690
	\I2Sfive:rx_drq1_0\
	\I2Sfive:clip_4\
	\I2Sfive:clip_3\
	\I2Sfive:clip_2\
	\I2Sfive:clip_1\
	Net_686_0
	\I2Sfive:rx_dma0_4\
	\I2Sfive:rx_dma0_3\
	\I2Sfive:rx_dma0_2\
	\I2Sfive:rx_dma0_1\
	\I2Sfive:rx_dma1_4\
	\I2Sfive:rx_dma1_3\
	\I2Sfive:rx_dma1_2\
	\I2Sfive:rx_dma1_1\
	Net_689_0
	\I2Sfive:rx_line_4\
	\I2Sfive:rx_line_3\
	\I2Sfive:rx_line_2\
	\I2Sfive:rx_line_1\
	\I2Sfive:sdo_4\
	\I2Sfive:sdo_3\
	\I2Sfive:sdo_2\
	\I2Sfive:sdo_1\
	Net_693_0
	\I2Sfive:tx_dma0_4\
	\I2Sfive:tx_dma0_3\
	\I2Sfive:tx_dma0_2\
	\I2Sfive:tx_dma0_1\
	Net_694_0
	\I2Sfive:tx_dma1_4\
	\I2Sfive:tx_dma1_3\
	\I2Sfive:tx_dma1_2\
	\I2Sfive:tx_dma1_1\
	Net_695_0
	\I2Sseven:bI2S:dyn_data_width_1\
	\I2Sseven:bI2S:dyn_data_width_0\
	Net_705
	\I2Sseven:bI2S:tx_lch_active\
	\I2Sseven:bI2S:tx_rch_active\
	\I2Sseven:bI2S:tx_stereo_data\
	\I2Sseven:bI2S:rx_stereo_data\
	\I2Sseven:bI2S:tx_lch_load_3\
	\I2Sseven:bI2S:tx_lch_load_2\
	\I2Sseven:bI2S:tx_lch_load_1\
	\I2Sseven:bI2S:tx_lch_load_0\
	\I2Sseven:bI2S:tx_rch_load_3\
	\I2Sseven:bI2S:tx_rch_load_2\
	\I2Sseven:bI2S:tx_rch_load_1\
	\I2Sseven:bI2S:tx_rch_load_0\
	\I2Sseven:bI2S:data_trunc\
	Net_704
	\I2Sseven:rx_drq1_0\
	\I2Sseven:clip_4\
	\I2Sseven:clip_3\
	\I2Sseven:clip_2\
	\I2Sseven:clip_1\
	Net_700_0
	\I2Sseven:rx_dma0_4\
	\I2Sseven:rx_dma0_3\
	\I2Sseven:rx_dma0_2\
	\I2Sseven:rx_dma0_1\
	\I2Sseven:rx_dma1_4\
	\I2Sseven:rx_dma1_3\
	\I2Sseven:rx_dma1_2\
	\I2Sseven:rx_dma1_1\
	Net_703_0
	\I2Sseven:rx_line_4\
	\I2Sseven:rx_line_3\
	\I2Sseven:rx_line_2\
	\I2Sseven:rx_line_1\
	\I2Sseven:sdo_4\
	\I2Sseven:sdo_3\
	\I2Sseven:sdo_2\
	\I2Sseven:sdo_1\
	Net_707_0
	\I2Sseven:tx_dma0_4\
	\I2Sseven:tx_dma0_3\
	\I2Sseven:tx_dma0_2\
	\I2Sseven:tx_dma0_1\
	Net_708_0
	\I2Sseven:tx_dma1_4\
	\I2Sseven:tx_dma1_3\
	\I2Sseven:tx_dma1_2\
	\I2Sseven:tx_dma1_1\
	Net_709_0
	\I2Seight:bI2S:dyn_data_width_1\
	\I2Seight:bI2S:dyn_data_width_0\
	Net_719
	\I2Seight:bI2S:tx_lch_active\
	\I2Seight:bI2S:tx_rch_active\
	\I2Seight:bI2S:tx_stereo_data\
	\I2Seight:bI2S:rx_stereo_data\
	\I2Seight:bI2S:tx_lch_load_3\
	\I2Seight:bI2S:tx_lch_load_2\
	\I2Seight:bI2S:tx_lch_load_1\
	\I2Seight:bI2S:tx_lch_load_0\
	\I2Seight:bI2S:tx_rch_load_3\
	\I2Seight:bI2S:tx_rch_load_2\
	\I2Seight:bI2S:tx_rch_load_1\
	\I2Seight:bI2S:tx_rch_load_0\
	\I2Seight:bI2S:data_trunc\
	Net_718
	\I2Seight:rx_drq1_0\
	\I2Seight:clip_4\
	\I2Seight:clip_3\
	\I2Seight:clip_2\
	\I2Seight:clip_1\
	Net_714_0
	\I2Seight:rx_dma0_4\
	\I2Seight:rx_dma0_3\
	\I2Seight:rx_dma0_2\
	\I2Seight:rx_dma0_1\
	\I2Seight:rx_dma1_4\
	\I2Seight:rx_dma1_3\
	\I2Seight:rx_dma1_2\
	\I2Seight:rx_dma1_1\
	Net_717_0
	\I2Seight:rx_line_4\
	\I2Seight:rx_line_3\
	\I2Seight:rx_line_2\
	\I2Seight:rx_line_1\
	\I2Seight:sdo_4\
	\I2Seight:sdo_3\
	\I2Seight:sdo_2\
	\I2Seight:sdo_1\
	Net_721_0
	\I2Seight:tx_dma0_4\
	\I2Seight:tx_dma0_3\
	\I2Seight:tx_dma0_2\
	\I2Seight:tx_dma0_1\
	Net_722_0
	\I2Seight:tx_dma1_4\
	\I2Seight:tx_dma1_3\
	\I2Seight:tx_dma1_2\
	\I2Seight:tx_dma1_1\
	Net_723_0


Deleted 423 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__I2S_SDI_three_net_0
Aliasing tmpOE__I2S_three_ws_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing tmpOE__cs_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sthree:bI2S:rx_lch_active\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sthree:bI2S:rx_rch_active\ to zero
Aliasing \I2Sthree:bI2S:data_width_8\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sthree:bI2S:data_width_16\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sthree:bI2S:data_width_24\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sthree:bI2S:data_width_32\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sthree:bI2S:Rx:STS[0]:status_2\ to zero
Aliasing \I2Sthree:bI2S:Rx:STS[0]:status_5\ to zero
Aliasing \I2Sthree:bI2S:Rx:STS[0]:status_4\ to zero
Aliasing \I2Sthree:bI2S:Rx:STS[0]:status_3\ to zero
Aliasing \I2Sthree:rx_drq0_0\ to \I2Sthree:bI2S:Rx:STS[0]:status_1\
Aliasing tmpOE__MOSI_1_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing tmpOE__MISO_1_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing tmpOE__SCLK_1_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing \SPIM:BSPIM:pol_supprt\ to zero
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to zero
Aliasing \SPIM:BSPIM:tx_status_5\ to zero
Aliasing \SPIM:BSPIM:rx_status_3\ to zero
Aliasing \SPIM:BSPIM:rx_status_2\ to zero
Aliasing \SPIM:BSPIM:rx_status_1\ to zero
Aliasing \SPIM:BSPIM:rx_status_0\ to zero
Aliasing \SPIM:Net_289\ to zero
Aliasing tmpOE__I2S_two_ws_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing tmpOE__I2S_SDI_one_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sone:bI2S:rx_lch_active\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sone:bI2S:rx_rch_active\ to zero
Aliasing \I2Sone:bI2S:data_width_8\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sone:bI2S:data_width_16\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sone:bI2S:data_width_24\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sone:bI2S:data_width_32\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sone:bI2S:Rx:STS[0]:status_2\ to zero
Aliasing \I2Sone:bI2S:Rx:STS[0]:status_5\ to zero
Aliasing \I2Sone:bI2S:Rx:STS[0]:status_4\ to zero
Aliasing \I2Sone:bI2S:Rx:STS[0]:status_3\ to zero
Aliasing \I2Sone:rx_drq0_0\ to \I2Sone:bI2S:Rx:STS[0]:status_1\
Aliasing tmpOE__I2S_one_net_1 to tmpOE__I2S_SDI_three_net_0
Aliasing tmpOE__I2S_one_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing tmpOE__I2S_SDI_two_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Stwo:bI2S:rx_lch_active\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Stwo:bI2S:rx_rch_active\ to zero
Aliasing \I2Stwo:bI2S:data_width_8\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Stwo:bI2S:data_width_16\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Stwo:bI2S:data_width_24\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Stwo:bI2S:data_width_32\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Stwo:bI2S:Rx:STS[0]:status_2\ to zero
Aliasing \I2Stwo:bI2S:Rx:STS[0]:status_5\ to zero
Aliasing \I2Stwo:bI2S:Rx:STS[0]:status_4\ to zero
Aliasing \I2Stwo:bI2S:Rx:STS[0]:status_3\ to zero
Aliasing \I2Stwo:rx_drq0_0\ to \I2Stwo:bI2S:Rx:STS[0]:status_1\
Aliasing \I2Sfour:bI2S:rx_lch_active\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sfour:bI2S:rx_rch_active\ to zero
Aliasing \I2Sfour:bI2S:data_width_8\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sfour:bI2S:data_width_16\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sfour:bI2S:data_width_24\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sfour:bI2S:data_width_32\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sfour:bI2S:Rx:STS[0]:status_2\ to zero
Aliasing \I2Sfour:bI2S:Rx:STS[0]:status_5\ to zero
Aliasing \I2Sfour:bI2S:Rx:STS[0]:status_4\ to zero
Aliasing \I2Sfour:bI2S:Rx:STS[0]:status_3\ to zero
Aliasing \I2Sfour:rx_drq0_0\ to \I2Sfour:bI2S:Rx:STS[0]:status_1\
Aliasing tmpOE__I2S_four_ws_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing tmpOE__I2S_SDI_four_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Ssix:bI2S:rx_lch_active\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Ssix:bI2S:rx_rch_active\ to zero
Aliasing \I2Ssix:bI2S:data_width_8\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Ssix:bI2S:data_width_16\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Ssix:bI2S:data_width_24\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Ssix:bI2S:data_width_32\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Ssix:bI2S:Rx:STS[0]:status_2\ to zero
Aliasing \I2Ssix:bI2S:Rx:STS[0]:status_5\ to zero
Aliasing \I2Ssix:bI2S:Rx:STS[0]:status_4\ to zero
Aliasing \I2Ssix:bI2S:Rx:STS[0]:status_3\ to zero
Aliasing \I2Ssix:rx_drq0_0\ to \I2Ssix:bI2S:Rx:STS[0]:status_1\
Aliasing tmpOE__I2S_SDI_six_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing tmpOE__I2S_six_ws_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sfive:bI2S:rx_lch_active\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sfive:bI2S:rx_rch_active\ to zero
Aliasing \I2Sfive:bI2S:data_width_8\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sfive:bI2S:data_width_16\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sfive:bI2S:data_width_24\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sfive:bI2S:data_width_32\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sfive:bI2S:Rx:STS[0]:status_2\ to zero
Aliasing \I2Sfive:bI2S:Rx:STS[0]:status_5\ to zero
Aliasing \I2Sfive:bI2S:Rx:STS[0]:status_4\ to zero
Aliasing \I2Sfive:bI2S:Rx:STS[0]:status_3\ to zero
Aliasing \I2Sfive:rx_drq0_0\ to \I2Sfive:bI2S:Rx:STS[0]:status_1\
Aliasing tmpOE__I2S_five_ws_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sseven:bI2S:rx_lch_active\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sseven:bI2S:rx_rch_active\ to zero
Aliasing \I2Sseven:bI2S:data_width_8\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sseven:bI2S:data_width_16\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sseven:bI2S:data_width_24\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sseven:bI2S:data_width_32\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sseven:bI2S:Rx:STS[0]:status_2\ to zero
Aliasing \I2Sseven:bI2S:Rx:STS[0]:status_5\ to zero
Aliasing \I2Sseven:bI2S:Rx:STS[0]:status_4\ to zero
Aliasing \I2Sseven:bI2S:Rx:STS[0]:status_3\ to zero
Aliasing \I2Sseven:rx_drq0_0\ to \I2Sseven:bI2S:Rx:STS[0]:status_1\
Aliasing tmpOE__I2S_seven_ws_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Seight:bI2S:rx_lch_active\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Seight:bI2S:rx_rch_active\ to zero
Aliasing \I2Seight:bI2S:data_width_8\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Seight:bI2S:data_width_16\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Seight:bI2S:data_width_24\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Seight:bI2S:data_width_32\ to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Seight:bI2S:Rx:STS[0]:status_2\ to zero
Aliasing \I2Seight:bI2S:Rx:STS[0]:status_5\ to zero
Aliasing \I2Seight:bI2S:Rx:STS[0]:status_4\ to zero
Aliasing \I2Seight:bI2S:Rx:STS[0]:status_3\ to zero
Aliasing \I2Seight:rx_drq0_0\ to \I2Seight:bI2S:Rx:STS[0]:status_1\
Aliasing tmpOE__I2S_eight_ws_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing tmpOE__I2S_SDI_five_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing tmpOE__I2S_SDI_seven_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing tmpOE__I2S_SDI_eight_net_0 to tmpOE__I2S_SDI_three_net_0
Aliasing \I2Sthree:bI2S:rx_f1_load\\D\ to zero
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Aliasing \I2Sone:bI2S:rx_f1_load\\D\ to zero
Aliasing \I2Stwo:bI2S:rx_f1_load\\D\ to zero
Aliasing \I2Sfour:bI2S:rx_f1_load\\D\ to zero
Aliasing \I2Ssix:bI2S:rx_f1_load\\D\ to zero
Aliasing \I2Sfive:bI2S:rx_f1_load\\D\ to zero
Aliasing \I2Sseven:bI2S:rx_f1_load\\D\ to zero
Aliasing \I2Seight:bI2S:rx_f1_load\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire tmpOE__I2S_three_ws_net_0[11] = tmpOE__I2S_SDI_three_net_0[1]
Removing Rhs of wire Net_625[12] = \I2Sthree:bI2S:channel\[51]
Removing Rhs of wire Net_616_0[18] = \I2Sthree:bI2S:Rx:STS[0]:status_1\[90]
Removing Rhs of wire Net_616_0[18] = \I2Sthree:bI2S:rx_f0_n_empty_0\[91]
Removing Lhs of wire tmpOE__cs_net_0[20] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sthree:bI2S:ctrl_2\[38] = \I2Sthree:bI2S:ctrl_reg_out_2\[35]
Removing Lhs of wire \I2Sthree:bI2S:enable\[41] = \I2Sthree:bI2S:ctrl_reg_out_2\[35]
Removing Lhs of wire \I2Sthree:bI2S:rx_lch_active\[56] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sthree:bI2S:rx_rch_active\[57] = zero[2]
Removing Lhs of wire \I2Sthree:bI2S:data_width_8\[59] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sthree:bI2S:data_width_16\[60] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sthree:bI2S:data_width_24\[61] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sthree:bI2S:data_width_32\[62] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sthree:bI2S:rx_lch_load_3\[71] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sthree:bI2S:rx_lch_load_2\[72] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sthree:bI2S:rx_lch_load_1\[73] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sthree:bI2S:rx_lch_load_0\[74] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sthree:bI2S:ctrl_1\[80] = \I2Sthree:bI2S:ctrl_reg_out_1\[36]
Removing Lhs of wire \I2Sthree:bI2S:Rx:STS[0]:status_0\[89] = \I2Sthree:bI2S:rx_overflow_0\[87]
Removing Lhs of wire \I2Sthree:bI2S:Rx:STS[0]:status_2\[92] = zero[2]
Removing Lhs of wire \I2Sthree:bI2S:Rx:STS[0]:status_5\[93] = zero[2]
Removing Lhs of wire \I2Sthree:bI2S:Rx:STS[0]:status_4\[94] = zero[2]
Removing Lhs of wire \I2Sthree:bI2S:Rx:STS[0]:status_3\[95] = zero[2]
Removing Lhs of wire \I2Sthree:rx_drq0_0\[101] = Net_616_0[18]
Removing Lhs of wire \I2Sthree:rx_line_0\[105] = Net_620[3]
Removing Lhs of wire tmpOE__MOSI_1_net_0[198] = tmpOE__I2S_SDI_three_net_0[1]
Removing Rhs of wire Net_23[199] = \SPIM:BSPIM:mosi_reg\[229]
Removing Lhs of wire tmpOE__MISO_1_net_0[205] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire tmpOE__SCLK_1_net_0[211] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \SPIM:Net_276\[217] = Net_535[218]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[221] = \SPIM:BSPIM:dpcounter_one\[222]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[223] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[224] = \SPIM:Net_244\[225]
Removing Lhs of wire \SPIM:Net_244\[225] = Net_262[206]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[250] = \SPIM:BSPIM:dpMOSI_fifo_empty\[251]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[252] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[253]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[254] = \SPIM:BSPIM:load_rx_data\[221]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[256] = \SPIM:BSPIM:dpMISO_fifo_full\[257]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[258] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[259]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[261] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[262] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[263] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[264] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[265] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[266] = zero[2]
Removing Lhs of wire \SPIM:Net_273\[276] = zero[2]
Removing Lhs of wire \SPIM:Net_289\[315] = zero[2]
Removing Rhs of wire Net_559_0[318] = \I2Sone:bI2S:Rx:STS[0]:status_1\[397]
Removing Rhs of wire Net_559_0[318] = \I2Sone:bI2S:rx_f0_n_empty_0\[398]
Removing Lhs of wire tmpOE__I2S_two_ws_net_0[321] = tmpOE__I2S_SDI_three_net_0[1]
Removing Rhs of wire Net_74[322] = \I2Stwo:bI2S:channel\[549]
Removing Lhs of wire tmpOE__I2S_SDI_one_net_0[328] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sone:bI2S:ctrl_2\[344] = \I2Sone:bI2S:ctrl_reg_out_2\[341]
Removing Lhs of wire \I2Sone:bI2S:enable\[347] = \I2Sone:bI2S:ctrl_reg_out_2\[341]
Removing Rhs of wire Net_639[358] = \I2Sone:bI2S:count_0\[356]
Removing Rhs of wire Net_739[359] = \I2Sone:bI2S:channel\[357]
Removing Lhs of wire \I2Sone:bI2S:rx_lch_active\[363] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sone:bI2S:rx_rch_active\[364] = zero[2]
Removing Lhs of wire \I2Sone:bI2S:data_width_8\[366] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sone:bI2S:data_width_16\[367] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sone:bI2S:data_width_24\[368] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sone:bI2S:data_width_32\[369] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sone:bI2S:rx_lch_load_3\[378] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sone:bI2S:rx_lch_load_2\[379] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sone:bI2S:rx_lch_load_1\[380] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sone:bI2S:rx_lch_load_0\[381] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sone:bI2S:ctrl_1\[387] = \I2Sone:bI2S:ctrl_reg_out_1\[342]
Removing Lhs of wire \I2Sone:bI2S:Rx:STS[0]:status_0\[396] = \I2Sone:bI2S:rx_overflow_0\[394]
Removing Lhs of wire \I2Sone:bI2S:Rx:STS[0]:status_2\[399] = zero[2]
Removing Lhs of wire \I2Sone:bI2S:Rx:STS[0]:status_5\[400] = zero[2]
Removing Lhs of wire \I2Sone:bI2S:Rx:STS[0]:status_4\[401] = zero[2]
Removing Lhs of wire \I2Sone:bI2S:Rx:STS[0]:status_3\[402] = zero[2]
Removing Lhs of wire \I2Sone:rx_drq0_0\[408] = Net_559_0[318]
Removing Lhs of wire \I2Sone:rx_line_0\[412] = Net_563[329]
Removing Lhs of wire tmpOE__I2S_one_net_1[509] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire tmpOE__I2S_one_net_0[510] = tmpOE__I2S_SDI_three_net_0[1]
Removing Rhs of wire Net_26_0[518] = \I2Stwo:bI2S:Rx:STS[0]:status_1\[588]
Removing Rhs of wire Net_26_0[518] = \I2Stwo:bI2S:rx_f0_n_empty_0\[589]
Removing Lhs of wire tmpOE__I2S_SDI_two_net_0[520] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Stwo:bI2S:ctrl_2\[536] = \I2Stwo:bI2S:ctrl_reg_out_2\[533]
Removing Lhs of wire \I2Stwo:bI2S:enable\[539] = \I2Stwo:bI2S:ctrl_reg_out_2\[533]
Removing Lhs of wire \I2Stwo:bI2S:rx_lch_active\[554] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Stwo:bI2S:rx_rch_active\[555] = zero[2]
Removing Lhs of wire \I2Stwo:bI2S:data_width_8\[557] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Stwo:bI2S:data_width_16\[558] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Stwo:bI2S:data_width_24\[559] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Stwo:bI2S:data_width_32\[560] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Stwo:bI2S:rx_lch_load_3\[569] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Stwo:bI2S:rx_lch_load_2\[570] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Stwo:bI2S:rx_lch_load_1\[571] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Stwo:bI2S:rx_lch_load_0\[572] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Stwo:bI2S:ctrl_1\[578] = \I2Stwo:bI2S:ctrl_reg_out_1\[534]
Removing Lhs of wire \I2Stwo:bI2S:Rx:STS[0]:status_0\[587] = \I2Stwo:bI2S:rx_overflow_0\[585]
Removing Lhs of wire \I2Stwo:bI2S:Rx:STS[0]:status_2\[590] = zero[2]
Removing Lhs of wire \I2Stwo:bI2S:Rx:STS[0]:status_5\[591] = zero[2]
Removing Lhs of wire \I2Stwo:bI2S:Rx:STS[0]:status_4\[592] = zero[2]
Removing Lhs of wire \I2Stwo:bI2S:Rx:STS[0]:status_3\[593] = zero[2]
Removing Lhs of wire \I2Stwo:rx_drq0_0\[599] = Net_26_0[518]
Removing Lhs of wire \I2Stwo:rx_line_0\[603] = Net_7[521]
Removing Lhs of wire \I2Sfour:bI2S:ctrl_2\[706] = \I2Sfour:bI2S:ctrl_reg_out_2\[703]
Removing Lhs of wire \I2Sfour:bI2S:enable\[709] = \I2Sfour:bI2S:ctrl_reg_out_2\[703]
Removing Rhs of wire Net_668[721] = \I2Sfour:bI2S:channel\[719]
Removing Lhs of wire \I2Sfour:bI2S:rx_lch_active\[725] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfour:bI2S:rx_rch_active\[726] = zero[2]
Removing Lhs of wire \I2Sfour:bI2S:data_width_8\[728] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfour:bI2S:data_width_16\[729] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfour:bI2S:data_width_24\[730] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfour:bI2S:data_width_32\[731] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfour:bI2S:rx_lch_load_3\[740] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfour:bI2S:rx_lch_load_2\[741] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfour:bI2S:rx_lch_load_1\[742] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfour:bI2S:rx_lch_load_0\[743] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfour:bI2S:ctrl_1\[749] = \I2Sfour:bI2S:ctrl_reg_out_1\[704]
Removing Lhs of wire \I2Sfour:bI2S:Rx:STS[0]:status_0\[758] = \I2Sfour:bI2S:rx_overflow_0\[756]
Removing Lhs of wire \I2Sfour:bI2S:Rx:STS[0]:status_1\[759] = \I2Sfour:bI2S:rx_f0_n_empty_0\[760]
Removing Lhs of wire \I2Sfour:bI2S:Rx:STS[0]:status_2\[761] = zero[2]
Removing Lhs of wire \I2Sfour:bI2S:Rx:STS[0]:status_5\[762] = zero[2]
Removing Lhs of wire \I2Sfour:bI2S:Rx:STS[0]:status_4\[763] = zero[2]
Removing Lhs of wire \I2Sfour:bI2S:Rx:STS[0]:status_3\[764] = zero[2]
Removing Rhs of wire \I2Sfour:rx_drq0_0\[770] = \I2Sfour:bI2S:rx_f0_n_empty_0\[760]
Removing Lhs of wire \I2Sfour:rx_line_0\[774] = Net_663[837]
Removing Rhs of wire Net_659_0[823] = \I2Sfour:rx_drq0_0\[770]
Removing Lhs of wire tmpOE__I2S_four_ws_net_0[871] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire tmpOE__I2S_SDI_four_net_0[878] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Ssix:bI2S:ctrl_2\[893] = \I2Ssix:bI2S:ctrl_reg_out_2\[890]
Removing Lhs of wire \I2Ssix:bI2S:enable\[896] = \I2Ssix:bI2S:ctrl_reg_out_2\[890]
Removing Rhs of wire Net_683[908] = \I2Ssix:bI2S:channel\[906]
Removing Lhs of wire \I2Ssix:bI2S:rx_lch_active\[912] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Ssix:bI2S:rx_rch_active\[913] = zero[2]
Removing Lhs of wire \I2Ssix:bI2S:data_width_8\[915] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Ssix:bI2S:data_width_16\[916] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Ssix:bI2S:data_width_24\[917] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Ssix:bI2S:data_width_32\[918] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Ssix:bI2S:rx_lch_load_3\[927] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Ssix:bI2S:rx_lch_load_2\[928] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Ssix:bI2S:rx_lch_load_1\[929] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Ssix:bI2S:rx_lch_load_0\[930] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Ssix:bI2S:ctrl_1\[936] = \I2Ssix:bI2S:ctrl_reg_out_1\[891]
Removing Lhs of wire \I2Ssix:bI2S:Rx:STS[0]:status_0\[945] = \I2Ssix:bI2S:rx_overflow_0\[943]
Removing Lhs of wire \I2Ssix:bI2S:Rx:STS[0]:status_1\[946] = \I2Ssix:bI2S:rx_f0_n_empty_0\[947]
Removing Lhs of wire \I2Ssix:bI2S:Rx:STS[0]:status_2\[948] = zero[2]
Removing Lhs of wire \I2Ssix:bI2S:Rx:STS[0]:status_5\[949] = zero[2]
Removing Lhs of wire \I2Ssix:bI2S:Rx:STS[0]:status_4\[950] = zero[2]
Removing Lhs of wire \I2Ssix:bI2S:Rx:STS[0]:status_3\[951] = zero[2]
Removing Rhs of wire \I2Ssix:rx_drq0_0\[957] = \I2Ssix:bI2S:rx_f0_n_empty_0\[947]
Removing Lhs of wire \I2Ssix:rx_line_0\[961] = Net_678[1024]
Removing Rhs of wire Net_674_0[1010] = \I2Ssix:rx_drq0_0\[957]
Removing Lhs of wire tmpOE__I2S_SDI_six_net_0[1056] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire tmpOE__I2S_six_ws_net_0[1063] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfive:bI2S:ctrl_2\[1080] = \I2Sfive:bI2S:ctrl_reg_out_2\[1077]
Removing Lhs of wire \I2Sfive:bI2S:enable\[1083] = \I2Sfive:bI2S:ctrl_reg_out_2\[1077]
Removing Rhs of wire Net_697[1095] = \I2Sfive:bI2S:channel\[1093]
Removing Lhs of wire \I2Sfive:bI2S:rx_lch_active\[1099] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfive:bI2S:rx_rch_active\[1100] = zero[2]
Removing Lhs of wire \I2Sfive:bI2S:data_width_8\[1102] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfive:bI2S:data_width_16\[1103] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfive:bI2S:data_width_24\[1104] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfive:bI2S:data_width_32\[1105] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfive:bI2S:rx_lch_load_3\[1114] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfive:bI2S:rx_lch_load_2\[1115] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfive:bI2S:rx_lch_load_1\[1116] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfive:bI2S:rx_lch_load_0\[1117] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sfive:bI2S:ctrl_1\[1123] = \I2Sfive:bI2S:ctrl_reg_out_1\[1078]
Removing Lhs of wire \I2Sfive:bI2S:Rx:STS[0]:status_0\[1132] = \I2Sfive:bI2S:rx_overflow_0\[1130]
Removing Lhs of wire \I2Sfive:bI2S:Rx:STS[0]:status_1\[1133] = \I2Sfive:bI2S:rx_f0_n_empty_0\[1134]
Removing Lhs of wire \I2Sfive:bI2S:Rx:STS[0]:status_2\[1135] = zero[2]
Removing Lhs of wire \I2Sfive:bI2S:Rx:STS[0]:status_5\[1136] = zero[2]
Removing Lhs of wire \I2Sfive:bI2S:Rx:STS[0]:status_4\[1137] = zero[2]
Removing Lhs of wire \I2Sfive:bI2S:Rx:STS[0]:status_3\[1138] = zero[2]
Removing Rhs of wire \I2Sfive:rx_drq0_0\[1144] = \I2Sfive:bI2S:rx_f0_n_empty_0\[1134]
Removing Lhs of wire \I2Sfive:rx_line_0\[1148] = Net_692[1211]
Removing Rhs of wire Net_688_0[1197] = \I2Sfive:rx_drq0_0\[1144]
Removing Lhs of wire tmpOE__I2S_five_ws_net_0[1245] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sseven:bI2S:ctrl_2\[1262] = \I2Sseven:bI2S:ctrl_reg_out_2\[1259]
Removing Lhs of wire \I2Sseven:bI2S:enable\[1265] = \I2Sseven:bI2S:ctrl_reg_out_2\[1259]
Removing Rhs of wire Net_711[1277] = \I2Sseven:bI2S:channel\[1275]
Removing Lhs of wire \I2Sseven:bI2S:rx_lch_active\[1281] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sseven:bI2S:rx_rch_active\[1282] = zero[2]
Removing Lhs of wire \I2Sseven:bI2S:data_width_8\[1284] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sseven:bI2S:data_width_16\[1285] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sseven:bI2S:data_width_24\[1286] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sseven:bI2S:data_width_32\[1287] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sseven:bI2S:rx_lch_load_3\[1296] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sseven:bI2S:rx_lch_load_2\[1297] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sseven:bI2S:rx_lch_load_1\[1298] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sseven:bI2S:rx_lch_load_0\[1299] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sseven:bI2S:ctrl_1\[1305] = \I2Sseven:bI2S:ctrl_reg_out_1\[1260]
Removing Lhs of wire \I2Sseven:bI2S:Rx:STS[0]:status_0\[1314] = \I2Sseven:bI2S:rx_overflow_0\[1312]
Removing Lhs of wire \I2Sseven:bI2S:Rx:STS[0]:status_1\[1315] = \I2Sseven:bI2S:rx_f0_n_empty_0\[1316]
Removing Lhs of wire \I2Sseven:bI2S:Rx:STS[0]:status_2\[1317] = zero[2]
Removing Lhs of wire \I2Sseven:bI2S:Rx:STS[0]:status_5\[1318] = zero[2]
Removing Lhs of wire \I2Sseven:bI2S:Rx:STS[0]:status_4\[1319] = zero[2]
Removing Lhs of wire \I2Sseven:bI2S:Rx:STS[0]:status_3\[1320] = zero[2]
Removing Rhs of wire \I2Sseven:rx_drq0_0\[1326] = \I2Sseven:bI2S:rx_f0_n_empty_0\[1316]
Removing Lhs of wire \I2Sseven:rx_line_0\[1330] = Net_742[1393]
Removing Rhs of wire Net_702_0[1379] = \I2Sseven:rx_drq0_0\[1326]
Removing Lhs of wire tmpOE__I2S_seven_ws_net_0[1427] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Seight:bI2S:ctrl_2\[1444] = \I2Seight:bI2S:ctrl_reg_out_2\[1441]
Removing Lhs of wire \I2Seight:bI2S:enable\[1447] = \I2Seight:bI2S:ctrl_reg_out_2\[1441]
Removing Rhs of wire Net_725[1459] = \I2Seight:bI2S:channel\[1457]
Removing Lhs of wire \I2Seight:bI2S:rx_lch_active\[1463] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Seight:bI2S:rx_rch_active\[1464] = zero[2]
Removing Lhs of wire \I2Seight:bI2S:data_width_8\[1466] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Seight:bI2S:data_width_16\[1467] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Seight:bI2S:data_width_24\[1468] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Seight:bI2S:data_width_32\[1469] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Seight:bI2S:rx_lch_load_3\[1478] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Seight:bI2S:rx_lch_load_2\[1479] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Seight:bI2S:rx_lch_load_1\[1480] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Seight:bI2S:rx_lch_load_0\[1481] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Seight:bI2S:ctrl_1\[1487] = \I2Seight:bI2S:ctrl_reg_out_1\[1442]
Removing Lhs of wire \I2Seight:bI2S:Rx:STS[0]:status_0\[1496] = \I2Seight:bI2S:rx_overflow_0\[1494]
Removing Lhs of wire \I2Seight:bI2S:Rx:STS[0]:status_1\[1497] = \I2Seight:bI2S:rx_f0_n_empty_0\[1498]
Removing Lhs of wire \I2Seight:bI2S:Rx:STS[0]:status_2\[1499] = zero[2]
Removing Lhs of wire \I2Seight:bI2S:Rx:STS[0]:status_5\[1500] = zero[2]
Removing Lhs of wire \I2Seight:bI2S:Rx:STS[0]:status_4\[1501] = zero[2]
Removing Lhs of wire \I2Seight:bI2S:Rx:STS[0]:status_3\[1502] = zero[2]
Removing Rhs of wire \I2Seight:rx_drq0_0\[1508] = \I2Seight:bI2S:rx_f0_n_empty_0\[1498]
Removing Lhs of wire \I2Seight:rx_line_0\[1512] = Net_720[1575]
Removing Rhs of wire Net_716_0[1561] = \I2Seight:rx_drq0_0\[1508]
Removing Lhs of wire tmpOE__I2S_eight_ws_net_0[1609] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire tmpOE__I2S_SDI_five_net_0[1616] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire tmpOE__I2S_SDI_seven_net_0[1621] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire tmpOE__I2S_SDI_eight_net_0[1626] = tmpOE__I2S_SDI_three_net_0[1]
Removing Lhs of wire \I2Sthree:bI2S:rx_f1_load\\D\[1637] = zero[2]
Removing Lhs of wire \I2Sthree:bI2S:rx_int_reg\\D\[1640] = \I2Sthree:bI2S:rx_int_out_0\[97]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[1643] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[1648] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[1650] = \SPIM:BSPIM:load_rx_data\[221]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[1651] = \SPIM:BSPIM:mosi_from_dp\[235]
Removing Lhs of wire \I2Sone:bI2S:rx_f1_load\\D\[1660] = zero[2]
Removing Lhs of wire \I2Sone:bI2S:rx_int_reg\\D\[1663] = \I2Sone:bI2S:rx_int_out_0\[404]
Removing Lhs of wire \I2Stwo:bI2S:rx_f1_load\\D\[1671] = zero[2]
Removing Lhs of wire \I2Stwo:bI2S:rx_int_reg\\D\[1674] = \I2Stwo:bI2S:rx_int_out_0\[595]
Removing Lhs of wire \I2Sfour:bI2S:rx_f1_load\\D\[1682] = zero[2]
Removing Lhs of wire \I2Sfour:bI2S:rx_int_reg\\D\[1685] = \I2Sfour:bI2S:rx_int_out_0\[766]
Removing Lhs of wire \I2Ssix:bI2S:rx_f1_load\\D\[1693] = zero[2]
Removing Lhs of wire \I2Ssix:bI2S:rx_int_reg\\D\[1696] = \I2Ssix:bI2S:rx_int_out_0\[953]
Removing Lhs of wire \I2Sfive:bI2S:rx_f1_load\\D\[1704] = zero[2]
Removing Lhs of wire \I2Sfive:bI2S:rx_int_reg\\D\[1707] = \I2Sfive:bI2S:rx_int_out_0\[1140]
Removing Lhs of wire \I2Sseven:bI2S:rx_f1_load\\D\[1715] = zero[2]
Removing Lhs of wire \I2Sseven:bI2S:rx_int_reg\\D\[1718] = \I2Sseven:bI2S:rx_int_out_0\[1322]
Removing Lhs of wire \I2Seight:bI2S:rx_f1_load\\D\[1726] = zero[2]
Removing Lhs of wire \I2Seight:bI2S:rx_int_reg\\D\[1729] = \I2Seight:bI2S:rx_int_out_0\[1504]

------------------------------------------------------
Aliased 0 equations, 245 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__I2S_SDI_three_net_0' (cost = 0):
tmpOE__I2S_SDI_three_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sthree:bI2S:rx_rch_load_3\' (cost = 0):
\I2Sthree:bI2S:rx_rch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sthree:bI2S:rx_rch_load_2\' (cost = 0):
\I2Sthree:bI2S:rx_rch_load_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sthree:bI2S:rx_rch_load_1\' (cost = 0):
\I2Sthree:bI2S:rx_rch_load_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sthree:bI2S:rx_rch_load_0\' (cost = 0):
\I2Sthree:bI2S:rx_rch_load_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sthree:bI2S:rx_overflow_0\' (cost = 1):
\I2Sthree:bI2S:rx_overflow_0\ <= ((\I2Sthree:bI2S:rx_f0_load\ and \I2Sthree:bI2S:rx_f0_full_0\));

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for '\I2Sone:bI2S:rx_rch_load_3\' (cost = 0):
\I2Sone:bI2S:rx_rch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sone:bI2S:rx_rch_load_2\' (cost = 0):
\I2Sone:bI2S:rx_rch_load_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sone:bI2S:rx_rch_load_1\' (cost = 0):
\I2Sone:bI2S:rx_rch_load_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sone:bI2S:rx_rch_load_0\' (cost = 0):
\I2Sone:bI2S:rx_rch_load_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sone:bI2S:rx_overflow_0\' (cost = 1):
\I2Sone:bI2S:rx_overflow_0\ <= ((\I2Sone:bI2S:rx_f0_load\ and \I2Sone:bI2S:rx_f0_full_0\));

Note:  Expanding virtual equation for '\I2Stwo:bI2S:rx_rch_load_3\' (cost = 0):
\I2Stwo:bI2S:rx_rch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Stwo:bI2S:rx_rch_load_2\' (cost = 0):
\I2Stwo:bI2S:rx_rch_load_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Stwo:bI2S:rx_rch_load_1\' (cost = 0):
\I2Stwo:bI2S:rx_rch_load_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Stwo:bI2S:rx_rch_load_0\' (cost = 0):
\I2Stwo:bI2S:rx_rch_load_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Stwo:bI2S:rx_overflow_0\' (cost = 1):
\I2Stwo:bI2S:rx_overflow_0\ <= ((\I2Stwo:bI2S:rx_f0_load\ and \I2Stwo:bI2S:rx_f0_full_0\));

Note:  Expanding virtual equation for '\I2Sfour:bI2S:rx_rch_load_3\' (cost = 0):
\I2Sfour:bI2S:rx_rch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sfour:bI2S:rx_rch_load_2\' (cost = 0):
\I2Sfour:bI2S:rx_rch_load_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sfour:bI2S:rx_rch_load_1\' (cost = 0):
\I2Sfour:bI2S:rx_rch_load_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sfour:bI2S:rx_rch_load_0\' (cost = 0):
\I2Sfour:bI2S:rx_rch_load_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sfour:bI2S:rx_overflow_0\' (cost = 1):
\I2Sfour:bI2S:rx_overflow_0\ <= ((\I2Sfour:bI2S:rx_f0_load\ and \I2Sfour:bI2S:rx_f0_full_0\));

Note:  Expanding virtual equation for '\I2Ssix:bI2S:rx_rch_load_3\' (cost = 0):
\I2Ssix:bI2S:rx_rch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Ssix:bI2S:rx_rch_load_2\' (cost = 0):
\I2Ssix:bI2S:rx_rch_load_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Ssix:bI2S:rx_rch_load_1\' (cost = 0):
\I2Ssix:bI2S:rx_rch_load_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Ssix:bI2S:rx_rch_load_0\' (cost = 0):
\I2Ssix:bI2S:rx_rch_load_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Ssix:bI2S:rx_overflow_0\' (cost = 1):
\I2Ssix:bI2S:rx_overflow_0\ <= ((\I2Ssix:bI2S:rx_f0_load\ and \I2Ssix:bI2S:rx_f0_full_0\));

Note:  Expanding virtual equation for '\I2Sfive:bI2S:rx_rch_load_3\' (cost = 0):
\I2Sfive:bI2S:rx_rch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sfive:bI2S:rx_rch_load_2\' (cost = 0):
\I2Sfive:bI2S:rx_rch_load_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sfive:bI2S:rx_rch_load_1\' (cost = 0):
\I2Sfive:bI2S:rx_rch_load_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sfive:bI2S:rx_rch_load_0\' (cost = 0):
\I2Sfive:bI2S:rx_rch_load_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sfive:bI2S:rx_overflow_0\' (cost = 1):
\I2Sfive:bI2S:rx_overflow_0\ <= ((\I2Sfive:bI2S:rx_f0_load\ and \I2Sfive:bI2S:rx_f0_full_0\));

Note:  Expanding virtual equation for '\I2Sseven:bI2S:rx_rch_load_3\' (cost = 0):
\I2Sseven:bI2S:rx_rch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sseven:bI2S:rx_rch_load_2\' (cost = 0):
\I2Sseven:bI2S:rx_rch_load_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sseven:bI2S:rx_rch_load_1\' (cost = 0):
\I2Sseven:bI2S:rx_rch_load_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sseven:bI2S:rx_rch_load_0\' (cost = 0):
\I2Sseven:bI2S:rx_rch_load_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Sseven:bI2S:rx_overflow_0\' (cost = 1):
\I2Sseven:bI2S:rx_overflow_0\ <= ((\I2Sseven:bI2S:rx_f0_load\ and \I2Sseven:bI2S:rx_f0_full_0\));

Note:  Expanding virtual equation for '\I2Seight:bI2S:rx_rch_load_3\' (cost = 0):
\I2Seight:bI2S:rx_rch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Seight:bI2S:rx_rch_load_2\' (cost = 0):
\I2Seight:bI2S:rx_rch_load_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Seight:bI2S:rx_rch_load_1\' (cost = 0):
\I2Seight:bI2S:rx_rch_load_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Seight:bI2S:rx_rch_load_0\' (cost = 0):
\I2Seight:bI2S:rx_rch_load_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2Seight:bI2S:rx_overflow_0\' (cost = 1):
\I2Seight:bI2S:rx_overflow_0\ <= ((\I2Seight:bI2S:rx_f0_load\ and \I2Seight:bI2S:rx_f0_full_0\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 43 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tardi\Desktop\ES10-Drowning\PSoCSampler\SamplingCircuit.cydsn\SamplingCircuit.cyprj -dcpsoc3 SamplingCircuit.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.879ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 25 April 2024 07:29:38
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tardi\Desktop\ES10-Drowning\PSoCSampler\SamplingCircuit.cydsn\SamplingCircuit.cyprj -d CY8C5888LTI-LP097 SamplingCircuit.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \I2Sthree:bI2S:rx_f1_load\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \I2Sone:bI2S:rx_f1_load\ from registered to combinatorial
    Converted constant MacroCell: \I2Stwo:bI2S:rx_f1_load\ from registered to combinatorial
    Converted constant MacroCell: \I2Sfour:bI2S:rx_f1_load\ from registered to combinatorial
    Converted constant MacroCell: \I2Ssix:bI2S:rx_f1_load\ from registered to combinatorial
    Converted constant MacroCell: \I2Sfive:bI2S:rx_f1_load\ from registered to combinatorial
    Converted constant MacroCell: \I2Sseven:bI2S:rx_f1_load\ from registered to combinatorial
    Converted constant MacroCell: \I2Seight:bI2S:rx_f1_load\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_535
    Digital Clock 1: Automatic-assigning  clock 'I2S_Clock'. Fanout=8, Signal=Net_743
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \I2Sthree:bI2S:ClkSync\: with output requested to be synchronous
        ClockIn: I2S_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2S_Clock, EnableOut: Constant 1
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \I2Sone:bI2S:ClkSync\: with output requested to be synchronous
        ClockIn: I2S_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2S_Clock, EnableOut: Constant 1
    UDB Clk/Enable \I2Stwo:bI2S:ClkSync\: with output requested to be synchronous
        ClockIn: I2S_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2S_Clock, EnableOut: Constant 1
    UDB Clk/Enable \I2Sfour:bI2S:ClkSync\: with output requested to be synchronous
        ClockIn: I2S_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2S_Clock, EnableOut: Constant 1
    UDB Clk/Enable \I2Ssix:bI2S:ClkSync\: with output requested to be synchronous
        ClockIn: I2S_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2S_Clock, EnableOut: Constant 1
    UDB Clk/Enable \I2Sfive:bI2S:ClkSync\: with output requested to be synchronous
        ClockIn: I2S_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2S_Clock, EnableOut: Constant 1
    UDB Clk/Enable \I2Sseven:bI2S:ClkSync\: with output requested to be synchronous
        ClockIn: I2S_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2S_Clock, EnableOut: Constant 1
    UDB Clk/Enable \I2Seight:bI2S:ClkSync\: with output requested to be synchronous
        ClockIn: I2S_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2S_Clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = I2S_SDI_three(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_SDI_three(0)__PA ,
            fb => Net_620 ,
            pad => I2S_SDI_three(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_three_ws(0)
        Attributes:
            Alias: SCK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_three_ws(0)__PA ,
            pin_input => Net_625 ,
            pad => I2S_three_ws(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cs(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cs(0)__PA ,
            pin_input => Net_268 ,
            pad => cs(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI_1(0)__PA ,
            pin_input => Net_23 ,
            pad => MOSI_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_1(0)__PA ,
            fb => Net_262 ,
            pad => MISO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_1(0)__PA ,
            pin_input => Net_263 ,
            pad => SCLK_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_two_ws(0)
        Attributes:
            Alias: SCK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_two_ws(0)__PA ,
            pin_input => Net_74 ,
            pad => I2S_two_ws(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_SDI_one(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_SDI_one(0)__PA ,
            fb => Net_563 ,
            pad => I2S_SDI_one(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_one(0)
        Attributes:
            Alias: SCK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_one(0)__PA ,
            pin_input => Net_639 ,
            pad => I2S_one(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_one(1)
        Attributes:
            Alias: WS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_one(1)__PA ,
            pin_input => Net_739 ,
            pad => I2S_one(1)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_SDI_two(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_SDI_two(0)__PA ,
            fb => Net_7 ,
            pad => I2S_SDI_two(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_four_ws(0)
        Attributes:
            Alias: SCK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_four_ws(0)__PA ,
            pin_input => Net_668 ,
            pad => I2S_four_ws(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_SDI_four(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_SDI_four(0)__PA ,
            fb => Net_663 ,
            pad => I2S_SDI_four(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_SDI_six(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_SDI_six(0)__PA ,
            fb => Net_678 ,
            pad => I2S_SDI_six(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_six_ws(0)
        Attributes:
            Alias: SCK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_six_ws(0)__PA ,
            pin_input => Net_683 ,
            pad => I2S_six_ws(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_five_ws(0)
        Attributes:
            Alias: SCK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_five_ws(0)__PA ,
            pin_input => Net_697 ,
            pad => I2S_five_ws(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_seven_ws(0)
        Attributes:
            Alias: SCK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_seven_ws(0)__PA ,
            pin_input => Net_711 ,
            pad => I2S_seven_ws(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_eight_ws(0)
        Attributes:
            Alias: SCK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_eight_ws(0)__PA ,
            pin_input => Net_725 ,
            pad => I2S_eight_ws(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_SDI_five(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_SDI_five(0)__PA ,
            fb => Net_692 ,
            pad => I2S_SDI_five(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_SDI_seven(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_SDI_seven(0)__PA ,
            fb => Net_742 ,
            pad => I2S_SDI_seven(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_SDI_eight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_SDI_eight(0)__PA ,
            fb => Net_720 ,
            pad => I2S_SDI_eight(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2Sthree:bI2S:rx_overflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sthree:bI2S:rx_f0_load\ * \I2Sthree:bI2S:rx_f0_full_0\
        );
        Output = \I2Sthree:bI2S:rx_overflow_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\I2Sone:bI2S:rx_overflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sone:bI2S:rx_f0_load\ * \I2Sone:bI2S:rx_f0_full_0\
        );
        Output = \I2Sone:bI2S:rx_overflow_0\ (fanout=1)

    MacroCell: Name=\I2Stwo:bI2S:rx_overflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Stwo:bI2S:rx_f0_load\ * \I2Stwo:bI2S:rx_f0_full_0\
        );
        Output = \I2Stwo:bI2S:rx_overflow_0\ (fanout=1)

    MacroCell: Name=\I2Sfour:bI2S:rx_overflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sfour:bI2S:rx_f0_load\ * \I2Sfour:bI2S:rx_f0_full_0\
        );
        Output = \I2Sfour:bI2S:rx_overflow_0\ (fanout=1)

    MacroCell: Name=\I2Ssix:bI2S:rx_overflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Ssix:bI2S:rx_f0_load\ * \I2Ssix:bI2S:rx_f0_full_0\
        );
        Output = \I2Ssix:bI2S:rx_overflow_0\ (fanout=1)

    MacroCell: Name=\I2Sfive:bI2S:rx_overflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sfive:bI2S:rx_f0_load\ * \I2Sfive:bI2S:rx_f0_full_0\
        );
        Output = \I2Sfive:bI2S:rx_overflow_0\ (fanout=1)

    MacroCell: Name=\I2Sseven:bI2S:rx_overflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sseven:bI2S:rx_f0_load\ * \I2Sseven:bI2S:rx_f0_full_0\
        );
        Output = \I2Sseven:bI2S:rx_overflow_0\ (fanout=1)

    MacroCell: Name=\I2Seight:bI2S:rx_overflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Seight:bI2S:rx_f0_load\ * \I2Seight:bI2S:rx_f0_full_0\
        );
        Output = \I2Seight:bI2S:rx_overflow_0\ (fanout=1)

    MacroCell: Name=Net_268, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_268 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + !Net_268 * \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !Net_268 * \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = Net_268 (fanout=2)

    MacroCell: Name=\I2Sthree:bI2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sthree:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Sthree:bI2S:reset\ (fanout=1)

    MacroCell: Name=Net_625, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sthree:bI2S:reset\ * !\I2Sthree:bI2S:count_6\
        );
        Output = Net_625 (fanout=1)

    MacroCell: Name=\I2Sthree:bI2S:rx_f0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sthree:bI2S:rx_state_2\ * !\I2Sthree:bI2S:rx_state_1\ * 
              \I2Sthree:bI2S:rx_state_0\
            + \I2Sthree:bI2S:rx_state_1\ * !\I2Sthree:bI2S:rx_state_0\
        );
        Output = \I2Sthree:bI2S:rx_f0_load\ (fanout=3)

    MacroCell: Name=\I2Sthree:bI2S:rx_state_2\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sthree:bI2S:rx_state_2\ * !\I2Sthree:bI2S:rx_state_1\ * 
              \I2Sthree:bI2S:rx_state_0\ * \I2Sthree:bI2S:rxenable\
        );
        Output = \I2Sthree:bI2S:rx_state_2\ (fanout=5)

    MacroCell: Name=\I2Sthree:bI2S:rx_state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Sthree:bI2S:count_6\ * \I2Sthree:bI2S:count_5\ * 
              \I2Sthree:bI2S:count_4\ * \I2Sthree:bI2S:count_3\ * 
              \I2Sthree:bI2S:count_2\ * !\I2Sthree:bI2S:count_1\ * 
              !\I2Sthree:bI2S:rx_state_2\ * !\I2Sthree:bI2S:rx_state_1\ * 
              !\I2Sthree:bI2S:rx_state_0\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:count_6\ * !\I2Sthree:bI2S:count_5\ * 
              \I2Sthree:bI2S:count_3\ * \I2Sthree:bI2S:count_2\ * 
              !\I2Sthree:bI2S:count_1\ * !\I2Sthree:bI2S:rx_state_2\ * 
              !\I2Sthree:bI2S:rx_state_1\ * !\I2Sthree:bI2S:rx_state_0\ * 
              \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:count_6\ * !\I2Sthree:bI2S:count_4\ * 
              \I2Sthree:bI2S:count_3\ * \I2Sthree:bI2S:count_2\ * 
              !\I2Sthree:bI2S:count_1\ * !\I2Sthree:bI2S:rx_state_2\ * 
              !\I2Sthree:bI2S:rx_state_1\ * !\I2Sthree:bI2S:rx_state_0\ * 
              \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:rx_state_2\ * !\I2Sthree:bI2S:rx_state_1\ * 
              \I2Sthree:bI2S:rx_state_0\ * \I2Sthree:bI2S:rxenable\
        );
        Output = \I2Sthree:bI2S:rx_state_1\ (fanout=5)

    MacroCell: Name=\I2Sthree:bI2S:rx_state_0\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Sthree:bI2S:count_6\ * \I2Sthree:bI2S:count_5\ * 
              \I2Sthree:bI2S:count_4\ * \I2Sthree:bI2S:count_3\ * 
              \I2Sthree:bI2S:count_2\ * !\I2Sthree:bI2S:count_1\ * 
              !\I2Sthree:bI2S:rx_state_2\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:count_6\ * !\I2Sthree:bI2S:count_5\ * 
              \I2Sthree:bI2S:count_3\ * \I2Sthree:bI2S:count_2\ * 
              !\I2Sthree:bI2S:count_1\ * !\I2Sthree:bI2S:rx_state_2\ * 
              \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:count_6\ * !\I2Sthree:bI2S:count_4\ * 
              \I2Sthree:bI2S:count_3\ * \I2Sthree:bI2S:count_2\ * 
              !\I2Sthree:bI2S:count_1\ * !\I2Sthree:bI2S:rx_state_2\ * 
              \I2Sthree:bI2S:rxenable\
            + !\I2Sthree:bI2S:rx_state_2\ * \I2Sthree:bI2S:rx_state_1\ * 
              \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:rx_state_2\ * !\I2Sthree:bI2S:rx_state_1\ * 
              \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:rx_state_0\ * \I2Sthree:bI2S:rxenable\
        );
        Output = \I2Sthree:bI2S:rx_state_0\ (fanout=5)

    MacroCell: Name=\I2Sthree:bI2S:rx_overflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sthree:bI2S:ctrl_reg_out_1\ * \I2Sthree:bI2S:rx_f0_load\ * 
              \I2Sthree:bI2S:rx_f0_full_0\
            + \I2Sthree:bI2S:ctrl_reg_out_1\ * 
              \I2Sthree:bI2S:rx_overflow_sticky\
        );
        Output = \I2Sthree:bI2S:rx_overflow_sticky\ (fanout=2)

    MacroCell: Name=\I2Sthree:bI2S:rxenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Sthree:bI2S:ctrl_reg_out_2\ * !\I2Sthree:bI2S:count_6\ * 
              !\I2Sthree:bI2S:rx_overflow_sticky\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:ctrl_reg_out_2\ * !\I2Sthree:bI2S:count_5\ * 
              !\I2Sthree:bI2S:rx_overflow_sticky\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:ctrl_reg_out_2\ * !\I2Sthree:bI2S:count_4\ * 
              !\I2Sthree:bI2S:rx_overflow_sticky\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:ctrl_reg_out_2\ * !\I2Sthree:bI2S:count_3\ * 
              !\I2Sthree:bI2S:rx_overflow_sticky\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:ctrl_reg_out_2\ * !\I2Sthree:bI2S:count_2\ * 
              !\I2Sthree:bI2S:rx_overflow_sticky\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:ctrl_reg_out_2\ * \I2Sthree:bI2S:count_1\ * 
              !\I2Sthree:bI2S:rx_overflow_sticky\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:ctrl_reg_out_1\ * \I2Sthree:bI2S:count_6\ * 
              \I2Sthree:bI2S:count_5\ * \I2Sthree:bI2S:count_4\ * 
              \I2Sthree:bI2S:count_3\ * \I2Sthree:bI2S:count_2\ * 
              !\I2Sthree:bI2S:count_1\ * \I2Sthree:bI2S:count_0\ * 
              !\I2Sthree:bI2S:rx_overflow_sticky\
            + \I2Sthree:bI2S:count_6\ * \I2Sthree:bI2S:count_5\ * 
              \I2Sthree:bI2S:count_4\ * \I2Sthree:bI2S:count_3\ * 
              \I2Sthree:bI2S:count_2\ * !\I2Sthree:bI2S:count_1\ * 
              !\I2Sthree:bI2S:count_0\ * !\I2Sthree:bI2S:rx_overflow_sticky\ * 
              \I2Sthree:bI2S:rxenable\
        );
        Output = \I2Sthree:bI2S:rxenable\ (fanout=4)

    MacroCell: Name=\I2Sthree:bI2S:rx_data_in_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_620 * !\I2Sthree:bI2S:count_0\
            + \I2Sthree:bI2S:count_0\ * \I2Sthree:bI2S:rx_data_in_0\
        );
        Output = \I2Sthree:bI2S:rx_data_in_0\ (fanout=2)

    MacroCell: Name=Net_263, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_263 * \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = Net_263 (fanout=2)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\I2Sone:bI2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sone:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Sone:bI2S:reset\ (fanout=1)

    MacroCell: Name=Net_739, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sone:bI2S:reset\ * !\I2Sone:bI2S:count_6\
        );
        Output = Net_739 (fanout=1)

    MacroCell: Name=\I2Sone:bI2S:rx_f0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sone:bI2S:rx_state_2\ * !\I2Sone:bI2S:rx_state_1\ * 
              \I2Sone:bI2S:rx_state_0\
            + \I2Sone:bI2S:rx_state_1\ * !\I2Sone:bI2S:rx_state_0\
        );
        Output = \I2Sone:bI2S:rx_f0_load\ (fanout=3)

    MacroCell: Name=\I2Sone:bI2S:rx_state_2\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sone:bI2S:rx_state_2\ * !\I2Sone:bI2S:rx_state_1\ * 
              \I2Sone:bI2S:rx_state_0\ * \I2Sone:bI2S:rxenable\
        );
        Output = \I2Sone:bI2S:rx_state_2\ (fanout=5)

    MacroCell: Name=\I2Sone:bI2S:rx_state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Sone:bI2S:count_6\ * \I2Sone:bI2S:count_5\ * 
              \I2Sone:bI2S:count_4\ * \I2Sone:bI2S:count_3\ * 
              \I2Sone:bI2S:count_2\ * !\I2Sone:bI2S:count_1\ * 
              !\I2Sone:bI2S:rx_state_2\ * !\I2Sone:bI2S:rx_state_1\ * 
              !\I2Sone:bI2S:rx_state_0\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:count_6\ * !\I2Sone:bI2S:count_5\ * 
              \I2Sone:bI2S:count_3\ * \I2Sone:bI2S:count_2\ * 
              !\I2Sone:bI2S:count_1\ * !\I2Sone:bI2S:rx_state_2\ * 
              !\I2Sone:bI2S:rx_state_1\ * !\I2Sone:bI2S:rx_state_0\ * 
              \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:count_6\ * !\I2Sone:bI2S:count_4\ * 
              \I2Sone:bI2S:count_3\ * \I2Sone:bI2S:count_2\ * 
              !\I2Sone:bI2S:count_1\ * !\I2Sone:bI2S:rx_state_2\ * 
              !\I2Sone:bI2S:rx_state_1\ * !\I2Sone:bI2S:rx_state_0\ * 
              \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:rx_state_2\ * !\I2Sone:bI2S:rx_state_1\ * 
              \I2Sone:bI2S:rx_state_0\ * \I2Sone:bI2S:rxenable\
        );
        Output = \I2Sone:bI2S:rx_state_1\ (fanout=5)

    MacroCell: Name=\I2Sone:bI2S:rx_state_0\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Sone:bI2S:count_6\ * \I2Sone:bI2S:count_5\ * 
              \I2Sone:bI2S:count_4\ * \I2Sone:bI2S:count_3\ * 
              \I2Sone:bI2S:count_2\ * !\I2Sone:bI2S:count_1\ * 
              !\I2Sone:bI2S:rx_state_2\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:count_6\ * !\I2Sone:bI2S:count_5\ * 
              \I2Sone:bI2S:count_3\ * \I2Sone:bI2S:count_2\ * 
              !\I2Sone:bI2S:count_1\ * !\I2Sone:bI2S:rx_state_2\ * 
              \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:count_6\ * !\I2Sone:bI2S:count_4\ * 
              \I2Sone:bI2S:count_3\ * \I2Sone:bI2S:count_2\ * 
              !\I2Sone:bI2S:count_1\ * !\I2Sone:bI2S:rx_state_2\ * 
              \I2Sone:bI2S:rxenable\
            + !\I2Sone:bI2S:rx_state_2\ * \I2Sone:bI2S:rx_state_1\ * 
              \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:rx_state_2\ * !\I2Sone:bI2S:rx_state_1\ * 
              \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:rx_state_0\ * \I2Sone:bI2S:rxenable\
        );
        Output = \I2Sone:bI2S:rx_state_0\ (fanout=5)

    MacroCell: Name=\I2Sone:bI2S:rx_overflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sone:bI2S:ctrl_reg_out_1\ * \I2Sone:bI2S:rx_f0_load\ * 
              \I2Sone:bI2S:rx_f0_full_0\
            + \I2Sone:bI2S:ctrl_reg_out_1\ * \I2Sone:bI2S:rx_overflow_sticky\
        );
        Output = \I2Sone:bI2S:rx_overflow_sticky\ (fanout=2)

    MacroCell: Name=\I2Sone:bI2S:rxenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Sone:bI2S:ctrl_reg_out_2\ * !\I2Sone:bI2S:count_6\ * 
              !\I2Sone:bI2S:rx_overflow_sticky\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:ctrl_reg_out_2\ * !\I2Sone:bI2S:count_5\ * 
              !\I2Sone:bI2S:rx_overflow_sticky\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:ctrl_reg_out_2\ * !\I2Sone:bI2S:count_4\ * 
              !\I2Sone:bI2S:rx_overflow_sticky\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:ctrl_reg_out_2\ * !\I2Sone:bI2S:count_3\ * 
              !\I2Sone:bI2S:rx_overflow_sticky\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:ctrl_reg_out_2\ * !\I2Sone:bI2S:count_2\ * 
              !\I2Sone:bI2S:rx_overflow_sticky\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:ctrl_reg_out_2\ * \I2Sone:bI2S:count_1\ * 
              !\I2Sone:bI2S:rx_overflow_sticky\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:ctrl_reg_out_1\ * \I2Sone:bI2S:count_6\ * 
              \I2Sone:bI2S:count_5\ * \I2Sone:bI2S:count_4\ * 
              \I2Sone:bI2S:count_3\ * \I2Sone:bI2S:count_2\ * 
              !\I2Sone:bI2S:count_1\ * Net_639 * 
              !\I2Sone:bI2S:rx_overflow_sticky\
            + \I2Sone:bI2S:count_6\ * \I2Sone:bI2S:count_5\ * 
              \I2Sone:bI2S:count_4\ * \I2Sone:bI2S:count_3\ * 
              \I2Sone:bI2S:count_2\ * !\I2Sone:bI2S:count_1\ * !Net_639 * 
              !\I2Sone:bI2S:rx_overflow_sticky\ * \I2Sone:bI2S:rxenable\
        );
        Output = \I2Sone:bI2S:rxenable\ (fanout=4)

    MacroCell: Name=\I2Sone:bI2S:rx_data_in_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_563 * !Net_639
            + Net_639 * \I2Sone:bI2S:rx_data_in_0\
        );
        Output = \I2Sone:bI2S:rx_data_in_0\ (fanout=2)

    MacroCell: Name=\I2Stwo:bI2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Stwo:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Stwo:bI2S:reset\ (fanout=1)

    MacroCell: Name=Net_74, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Stwo:bI2S:reset\ * !\I2Stwo:bI2S:count_6\
        );
        Output = Net_74 (fanout=1)

    MacroCell: Name=\I2Stwo:bI2S:rx_f0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Stwo:bI2S:rx_state_2\ * !\I2Stwo:bI2S:rx_state_1\ * 
              \I2Stwo:bI2S:rx_state_0\
            + \I2Stwo:bI2S:rx_state_1\ * !\I2Stwo:bI2S:rx_state_0\
        );
        Output = \I2Stwo:bI2S:rx_f0_load\ (fanout=3)

    MacroCell: Name=\I2Stwo:bI2S:rx_state_2\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Stwo:bI2S:rx_state_2\ * !\I2Stwo:bI2S:rx_state_1\ * 
              \I2Stwo:bI2S:rx_state_0\ * \I2Stwo:bI2S:rxenable\
        );
        Output = \I2Stwo:bI2S:rx_state_2\ (fanout=5)

    MacroCell: Name=\I2Stwo:bI2S:rx_state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Stwo:bI2S:count_6\ * \I2Stwo:bI2S:count_5\ * 
              \I2Stwo:bI2S:count_4\ * \I2Stwo:bI2S:count_3\ * 
              \I2Stwo:bI2S:count_2\ * !\I2Stwo:bI2S:count_1\ * 
              !\I2Stwo:bI2S:rx_state_2\ * !\I2Stwo:bI2S:rx_state_1\ * 
              !\I2Stwo:bI2S:rx_state_0\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:count_6\ * !\I2Stwo:bI2S:count_5\ * 
              \I2Stwo:bI2S:count_3\ * \I2Stwo:bI2S:count_2\ * 
              !\I2Stwo:bI2S:count_1\ * !\I2Stwo:bI2S:rx_state_2\ * 
              !\I2Stwo:bI2S:rx_state_1\ * !\I2Stwo:bI2S:rx_state_0\ * 
              \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:count_6\ * !\I2Stwo:bI2S:count_4\ * 
              \I2Stwo:bI2S:count_3\ * \I2Stwo:bI2S:count_2\ * 
              !\I2Stwo:bI2S:count_1\ * !\I2Stwo:bI2S:rx_state_2\ * 
              !\I2Stwo:bI2S:rx_state_1\ * !\I2Stwo:bI2S:rx_state_0\ * 
              \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:rx_state_2\ * !\I2Stwo:bI2S:rx_state_1\ * 
              \I2Stwo:bI2S:rx_state_0\ * \I2Stwo:bI2S:rxenable\
        );
        Output = \I2Stwo:bI2S:rx_state_1\ (fanout=5)

    MacroCell: Name=\I2Stwo:bI2S:rx_state_0\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Stwo:bI2S:count_6\ * \I2Stwo:bI2S:count_5\ * 
              \I2Stwo:bI2S:count_4\ * \I2Stwo:bI2S:count_3\ * 
              \I2Stwo:bI2S:count_2\ * !\I2Stwo:bI2S:count_1\ * 
              !\I2Stwo:bI2S:rx_state_2\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:count_6\ * !\I2Stwo:bI2S:count_5\ * 
              \I2Stwo:bI2S:count_3\ * \I2Stwo:bI2S:count_2\ * 
              !\I2Stwo:bI2S:count_1\ * !\I2Stwo:bI2S:rx_state_2\ * 
              \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:count_6\ * !\I2Stwo:bI2S:count_4\ * 
              \I2Stwo:bI2S:count_3\ * \I2Stwo:bI2S:count_2\ * 
              !\I2Stwo:bI2S:count_1\ * !\I2Stwo:bI2S:rx_state_2\ * 
              \I2Stwo:bI2S:rxenable\
            + !\I2Stwo:bI2S:rx_state_2\ * \I2Stwo:bI2S:rx_state_1\ * 
              \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:rx_state_2\ * !\I2Stwo:bI2S:rx_state_1\ * 
              \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:rx_state_0\ * \I2Stwo:bI2S:rxenable\
        );
        Output = \I2Stwo:bI2S:rx_state_0\ (fanout=5)

    MacroCell: Name=\I2Stwo:bI2S:rx_overflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Stwo:bI2S:ctrl_reg_out_1\ * \I2Stwo:bI2S:rx_f0_load\ * 
              \I2Stwo:bI2S:rx_f0_full_0\
            + \I2Stwo:bI2S:ctrl_reg_out_1\ * \I2Stwo:bI2S:rx_overflow_sticky\
        );
        Output = \I2Stwo:bI2S:rx_overflow_sticky\ (fanout=2)

    MacroCell: Name=\I2Stwo:bI2S:rxenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Stwo:bI2S:ctrl_reg_out_2\ * !\I2Stwo:bI2S:count_6\ * 
              !\I2Stwo:bI2S:rx_overflow_sticky\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:ctrl_reg_out_2\ * !\I2Stwo:bI2S:count_5\ * 
              !\I2Stwo:bI2S:rx_overflow_sticky\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:ctrl_reg_out_2\ * !\I2Stwo:bI2S:count_4\ * 
              !\I2Stwo:bI2S:rx_overflow_sticky\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:ctrl_reg_out_2\ * !\I2Stwo:bI2S:count_3\ * 
              !\I2Stwo:bI2S:rx_overflow_sticky\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:ctrl_reg_out_2\ * !\I2Stwo:bI2S:count_2\ * 
              !\I2Stwo:bI2S:rx_overflow_sticky\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:ctrl_reg_out_2\ * \I2Stwo:bI2S:count_1\ * 
              !\I2Stwo:bI2S:rx_overflow_sticky\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:ctrl_reg_out_1\ * \I2Stwo:bI2S:count_6\ * 
              \I2Stwo:bI2S:count_5\ * \I2Stwo:bI2S:count_4\ * 
              \I2Stwo:bI2S:count_3\ * \I2Stwo:bI2S:count_2\ * 
              !\I2Stwo:bI2S:count_1\ * \I2Stwo:bI2S:count_0\ * 
              !\I2Stwo:bI2S:rx_overflow_sticky\
            + \I2Stwo:bI2S:count_6\ * \I2Stwo:bI2S:count_5\ * 
              \I2Stwo:bI2S:count_4\ * \I2Stwo:bI2S:count_3\ * 
              \I2Stwo:bI2S:count_2\ * !\I2Stwo:bI2S:count_1\ * 
              !\I2Stwo:bI2S:count_0\ * !\I2Stwo:bI2S:rx_overflow_sticky\ * 
              \I2Stwo:bI2S:rxenable\
        );
        Output = \I2Stwo:bI2S:rxenable\ (fanout=4)

    MacroCell: Name=\I2Stwo:bI2S:rx_data_in_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !\I2Stwo:bI2S:count_0\
            + \I2Stwo:bI2S:count_0\ * \I2Stwo:bI2S:rx_data_in_0\
        );
        Output = \I2Stwo:bI2S:rx_data_in_0\ (fanout=2)

    MacroCell: Name=\I2Sfour:bI2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sfour:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Sfour:bI2S:reset\ (fanout=1)

    MacroCell: Name=Net_668, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sfour:bI2S:reset\ * !\I2Sfour:bI2S:count_6\
        );
        Output = Net_668 (fanout=1)

    MacroCell: Name=\I2Sfour:bI2S:rx_f0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sfour:bI2S:rx_state_2\ * !\I2Sfour:bI2S:rx_state_1\ * 
              \I2Sfour:bI2S:rx_state_0\
            + \I2Sfour:bI2S:rx_state_1\ * !\I2Sfour:bI2S:rx_state_0\
        );
        Output = \I2Sfour:bI2S:rx_f0_load\ (fanout=3)

    MacroCell: Name=\I2Sfour:bI2S:rx_state_2\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sfour:bI2S:rx_state_2\ * !\I2Sfour:bI2S:rx_state_1\ * 
              \I2Sfour:bI2S:rx_state_0\ * \I2Sfour:bI2S:rxenable\
        );
        Output = \I2Sfour:bI2S:rx_state_2\ (fanout=5)

    MacroCell: Name=\I2Sfour:bI2S:rx_state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Sfour:bI2S:count_6\ * \I2Sfour:bI2S:count_5\ * 
              \I2Sfour:bI2S:count_4\ * \I2Sfour:bI2S:count_3\ * 
              \I2Sfour:bI2S:count_2\ * !\I2Sfour:bI2S:count_1\ * 
              !\I2Sfour:bI2S:rx_state_2\ * !\I2Sfour:bI2S:rx_state_1\ * 
              !\I2Sfour:bI2S:rx_state_0\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:count_6\ * !\I2Sfour:bI2S:count_5\ * 
              \I2Sfour:bI2S:count_3\ * \I2Sfour:bI2S:count_2\ * 
              !\I2Sfour:bI2S:count_1\ * !\I2Sfour:bI2S:rx_state_2\ * 
              !\I2Sfour:bI2S:rx_state_1\ * !\I2Sfour:bI2S:rx_state_0\ * 
              \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:count_6\ * !\I2Sfour:bI2S:count_4\ * 
              \I2Sfour:bI2S:count_3\ * \I2Sfour:bI2S:count_2\ * 
              !\I2Sfour:bI2S:count_1\ * !\I2Sfour:bI2S:rx_state_2\ * 
              !\I2Sfour:bI2S:rx_state_1\ * !\I2Sfour:bI2S:rx_state_0\ * 
              \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:rx_state_2\ * !\I2Sfour:bI2S:rx_state_1\ * 
              \I2Sfour:bI2S:rx_state_0\ * \I2Sfour:bI2S:rxenable\
        );
        Output = \I2Sfour:bI2S:rx_state_1\ (fanout=5)

    MacroCell: Name=\I2Sfour:bI2S:rx_state_0\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Sfour:bI2S:count_6\ * \I2Sfour:bI2S:count_5\ * 
              \I2Sfour:bI2S:count_4\ * \I2Sfour:bI2S:count_3\ * 
              \I2Sfour:bI2S:count_2\ * !\I2Sfour:bI2S:count_1\ * 
              !\I2Sfour:bI2S:rx_state_2\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:count_6\ * !\I2Sfour:bI2S:count_5\ * 
              \I2Sfour:bI2S:count_3\ * \I2Sfour:bI2S:count_2\ * 
              !\I2Sfour:bI2S:count_1\ * !\I2Sfour:bI2S:rx_state_2\ * 
              \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:count_6\ * !\I2Sfour:bI2S:count_4\ * 
              \I2Sfour:bI2S:count_3\ * \I2Sfour:bI2S:count_2\ * 
              !\I2Sfour:bI2S:count_1\ * !\I2Sfour:bI2S:rx_state_2\ * 
              \I2Sfour:bI2S:rxenable\
            + !\I2Sfour:bI2S:rx_state_2\ * \I2Sfour:bI2S:rx_state_1\ * 
              \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:rx_state_2\ * !\I2Sfour:bI2S:rx_state_1\ * 
              \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:rx_state_0\ * \I2Sfour:bI2S:rxenable\
        );
        Output = \I2Sfour:bI2S:rx_state_0\ (fanout=5)

    MacroCell: Name=\I2Sfour:bI2S:rx_overflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sfour:bI2S:ctrl_reg_out_1\ * \I2Sfour:bI2S:rx_f0_load\ * 
              \I2Sfour:bI2S:rx_f0_full_0\
            + \I2Sfour:bI2S:ctrl_reg_out_1\ * 
              \I2Sfour:bI2S:rx_overflow_sticky\
        );
        Output = \I2Sfour:bI2S:rx_overflow_sticky\ (fanout=2)

    MacroCell: Name=\I2Sfour:bI2S:rxenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Sfour:bI2S:ctrl_reg_out_2\ * !\I2Sfour:bI2S:count_6\ * 
              !\I2Sfour:bI2S:rx_overflow_sticky\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:ctrl_reg_out_2\ * !\I2Sfour:bI2S:count_5\ * 
              !\I2Sfour:bI2S:rx_overflow_sticky\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:ctrl_reg_out_2\ * !\I2Sfour:bI2S:count_4\ * 
              !\I2Sfour:bI2S:rx_overflow_sticky\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:ctrl_reg_out_2\ * !\I2Sfour:bI2S:count_3\ * 
              !\I2Sfour:bI2S:rx_overflow_sticky\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:ctrl_reg_out_2\ * !\I2Sfour:bI2S:count_2\ * 
              !\I2Sfour:bI2S:rx_overflow_sticky\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:ctrl_reg_out_2\ * \I2Sfour:bI2S:count_1\ * 
              !\I2Sfour:bI2S:rx_overflow_sticky\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:ctrl_reg_out_1\ * \I2Sfour:bI2S:count_6\ * 
              \I2Sfour:bI2S:count_5\ * \I2Sfour:bI2S:count_4\ * 
              \I2Sfour:bI2S:count_3\ * \I2Sfour:bI2S:count_2\ * 
              !\I2Sfour:bI2S:count_1\ * \I2Sfour:bI2S:count_0\ * 
              !\I2Sfour:bI2S:rx_overflow_sticky\
            + \I2Sfour:bI2S:count_6\ * \I2Sfour:bI2S:count_5\ * 
              \I2Sfour:bI2S:count_4\ * \I2Sfour:bI2S:count_3\ * 
              \I2Sfour:bI2S:count_2\ * !\I2Sfour:bI2S:count_1\ * 
              !\I2Sfour:bI2S:count_0\ * !\I2Sfour:bI2S:rx_overflow_sticky\ * 
              \I2Sfour:bI2S:rxenable\
        );
        Output = \I2Sfour:bI2S:rxenable\ (fanout=4)

    MacroCell: Name=\I2Sfour:bI2S:rx_data_in_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2Sfour:bI2S:count_0\ * Net_663
            + \I2Sfour:bI2S:count_0\ * \I2Sfour:bI2S:rx_data_in_0\
        );
        Output = \I2Sfour:bI2S:rx_data_in_0\ (fanout=2)

    MacroCell: Name=\I2Ssix:bI2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Ssix:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Ssix:bI2S:reset\ (fanout=1)

    MacroCell: Name=Net_683, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Ssix:bI2S:reset\ * !\I2Ssix:bI2S:count_6\
        );
        Output = Net_683 (fanout=1)

    MacroCell: Name=\I2Ssix:bI2S:rx_f0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Ssix:bI2S:rx_state_2\ * !\I2Ssix:bI2S:rx_state_1\ * 
              \I2Ssix:bI2S:rx_state_0\
            + \I2Ssix:bI2S:rx_state_1\ * !\I2Ssix:bI2S:rx_state_0\
        );
        Output = \I2Ssix:bI2S:rx_f0_load\ (fanout=3)

    MacroCell: Name=\I2Ssix:bI2S:rx_state_2\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Ssix:bI2S:rx_state_2\ * !\I2Ssix:bI2S:rx_state_1\ * 
              \I2Ssix:bI2S:rx_state_0\ * \I2Ssix:bI2S:rxenable\
        );
        Output = \I2Ssix:bI2S:rx_state_2\ (fanout=5)

    MacroCell: Name=\I2Ssix:bI2S:rx_state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Ssix:bI2S:count_6\ * \I2Ssix:bI2S:count_5\ * 
              \I2Ssix:bI2S:count_4\ * \I2Ssix:bI2S:count_3\ * 
              \I2Ssix:bI2S:count_2\ * !\I2Ssix:bI2S:count_1\ * 
              !\I2Ssix:bI2S:rx_state_2\ * !\I2Ssix:bI2S:rx_state_1\ * 
              !\I2Ssix:bI2S:rx_state_0\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:count_6\ * !\I2Ssix:bI2S:count_5\ * 
              \I2Ssix:bI2S:count_3\ * \I2Ssix:bI2S:count_2\ * 
              !\I2Ssix:bI2S:count_1\ * !\I2Ssix:bI2S:rx_state_2\ * 
              !\I2Ssix:bI2S:rx_state_1\ * !\I2Ssix:bI2S:rx_state_0\ * 
              \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:count_6\ * !\I2Ssix:bI2S:count_4\ * 
              \I2Ssix:bI2S:count_3\ * \I2Ssix:bI2S:count_2\ * 
              !\I2Ssix:bI2S:count_1\ * !\I2Ssix:bI2S:rx_state_2\ * 
              !\I2Ssix:bI2S:rx_state_1\ * !\I2Ssix:bI2S:rx_state_0\ * 
              \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:rx_state_2\ * !\I2Ssix:bI2S:rx_state_1\ * 
              \I2Ssix:bI2S:rx_state_0\ * \I2Ssix:bI2S:rxenable\
        );
        Output = \I2Ssix:bI2S:rx_state_1\ (fanout=5)

    MacroCell: Name=\I2Ssix:bI2S:rx_state_0\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Ssix:bI2S:count_6\ * \I2Ssix:bI2S:count_5\ * 
              \I2Ssix:bI2S:count_4\ * \I2Ssix:bI2S:count_3\ * 
              \I2Ssix:bI2S:count_2\ * !\I2Ssix:bI2S:count_1\ * 
              !\I2Ssix:bI2S:rx_state_2\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:count_6\ * !\I2Ssix:bI2S:count_5\ * 
              \I2Ssix:bI2S:count_3\ * \I2Ssix:bI2S:count_2\ * 
              !\I2Ssix:bI2S:count_1\ * !\I2Ssix:bI2S:rx_state_2\ * 
              \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:count_6\ * !\I2Ssix:bI2S:count_4\ * 
              \I2Ssix:bI2S:count_3\ * \I2Ssix:bI2S:count_2\ * 
              !\I2Ssix:bI2S:count_1\ * !\I2Ssix:bI2S:rx_state_2\ * 
              \I2Ssix:bI2S:rxenable\
            + !\I2Ssix:bI2S:rx_state_2\ * \I2Ssix:bI2S:rx_state_1\ * 
              \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:rx_state_2\ * !\I2Ssix:bI2S:rx_state_1\ * 
              \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:rx_state_0\ * \I2Ssix:bI2S:rxenable\
        );
        Output = \I2Ssix:bI2S:rx_state_0\ (fanout=5)

    MacroCell: Name=\I2Ssix:bI2S:rx_overflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Ssix:bI2S:ctrl_reg_out_1\ * \I2Ssix:bI2S:rx_f0_load\ * 
              \I2Ssix:bI2S:rx_f0_full_0\
            + \I2Ssix:bI2S:ctrl_reg_out_1\ * \I2Ssix:bI2S:rx_overflow_sticky\
        );
        Output = \I2Ssix:bI2S:rx_overflow_sticky\ (fanout=2)

    MacroCell: Name=\I2Ssix:bI2S:rxenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Ssix:bI2S:ctrl_reg_out_2\ * !\I2Ssix:bI2S:count_6\ * 
              !\I2Ssix:bI2S:rx_overflow_sticky\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:ctrl_reg_out_2\ * !\I2Ssix:bI2S:count_5\ * 
              !\I2Ssix:bI2S:rx_overflow_sticky\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:ctrl_reg_out_2\ * !\I2Ssix:bI2S:count_4\ * 
              !\I2Ssix:bI2S:rx_overflow_sticky\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:ctrl_reg_out_2\ * !\I2Ssix:bI2S:count_3\ * 
              !\I2Ssix:bI2S:rx_overflow_sticky\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:ctrl_reg_out_2\ * !\I2Ssix:bI2S:count_2\ * 
              !\I2Ssix:bI2S:rx_overflow_sticky\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:ctrl_reg_out_2\ * \I2Ssix:bI2S:count_1\ * 
              !\I2Ssix:bI2S:rx_overflow_sticky\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:ctrl_reg_out_1\ * \I2Ssix:bI2S:count_6\ * 
              \I2Ssix:bI2S:count_5\ * \I2Ssix:bI2S:count_4\ * 
              \I2Ssix:bI2S:count_3\ * \I2Ssix:bI2S:count_2\ * 
              !\I2Ssix:bI2S:count_1\ * \I2Ssix:bI2S:count_0\ * 
              !\I2Ssix:bI2S:rx_overflow_sticky\
            + \I2Ssix:bI2S:count_6\ * \I2Ssix:bI2S:count_5\ * 
              \I2Ssix:bI2S:count_4\ * \I2Ssix:bI2S:count_3\ * 
              \I2Ssix:bI2S:count_2\ * !\I2Ssix:bI2S:count_1\ * 
              !\I2Ssix:bI2S:count_0\ * !\I2Ssix:bI2S:rx_overflow_sticky\ * 
              \I2Ssix:bI2S:rxenable\
        );
        Output = \I2Ssix:bI2S:rxenable\ (fanout=4)

    MacroCell: Name=\I2Ssix:bI2S:rx_data_in_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2Ssix:bI2S:count_0\ * Net_678
            + \I2Ssix:bI2S:count_0\ * \I2Ssix:bI2S:rx_data_in_0\
        );
        Output = \I2Ssix:bI2S:rx_data_in_0\ (fanout=2)

    MacroCell: Name=\I2Sfive:bI2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sfive:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Sfive:bI2S:reset\ (fanout=1)

    MacroCell: Name=Net_697, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sfive:bI2S:reset\ * !\I2Sfive:bI2S:count_6\
        );
        Output = Net_697 (fanout=1)

    MacroCell: Name=\I2Sfive:bI2S:rx_f0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sfive:bI2S:rx_state_2\ * !\I2Sfive:bI2S:rx_state_1\ * 
              \I2Sfive:bI2S:rx_state_0\
            + \I2Sfive:bI2S:rx_state_1\ * !\I2Sfive:bI2S:rx_state_0\
        );
        Output = \I2Sfive:bI2S:rx_f0_load\ (fanout=3)

    MacroCell: Name=\I2Sfive:bI2S:rx_state_2\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sfive:bI2S:rx_state_2\ * !\I2Sfive:bI2S:rx_state_1\ * 
              \I2Sfive:bI2S:rx_state_0\ * \I2Sfive:bI2S:rxenable\
        );
        Output = \I2Sfive:bI2S:rx_state_2\ (fanout=5)

    MacroCell: Name=\I2Sfive:bI2S:rx_state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Sfive:bI2S:count_6\ * \I2Sfive:bI2S:count_5\ * 
              \I2Sfive:bI2S:count_4\ * \I2Sfive:bI2S:count_3\ * 
              \I2Sfive:bI2S:count_2\ * !\I2Sfive:bI2S:count_1\ * 
              !\I2Sfive:bI2S:rx_state_2\ * !\I2Sfive:bI2S:rx_state_1\ * 
              !\I2Sfive:bI2S:rx_state_0\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:count_6\ * !\I2Sfive:bI2S:count_5\ * 
              \I2Sfive:bI2S:count_3\ * \I2Sfive:bI2S:count_2\ * 
              !\I2Sfive:bI2S:count_1\ * !\I2Sfive:bI2S:rx_state_2\ * 
              !\I2Sfive:bI2S:rx_state_1\ * !\I2Sfive:bI2S:rx_state_0\ * 
              \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:count_6\ * !\I2Sfive:bI2S:count_4\ * 
              \I2Sfive:bI2S:count_3\ * \I2Sfive:bI2S:count_2\ * 
              !\I2Sfive:bI2S:count_1\ * !\I2Sfive:bI2S:rx_state_2\ * 
              !\I2Sfive:bI2S:rx_state_1\ * !\I2Sfive:bI2S:rx_state_0\ * 
              \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:rx_state_2\ * !\I2Sfive:bI2S:rx_state_1\ * 
              \I2Sfive:bI2S:rx_state_0\ * \I2Sfive:bI2S:rxenable\
        );
        Output = \I2Sfive:bI2S:rx_state_1\ (fanout=5)

    MacroCell: Name=\I2Sfive:bI2S:rx_state_0\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Sfive:bI2S:count_6\ * \I2Sfive:bI2S:count_5\ * 
              \I2Sfive:bI2S:count_4\ * \I2Sfive:bI2S:count_3\ * 
              \I2Sfive:bI2S:count_2\ * !\I2Sfive:bI2S:count_1\ * 
              !\I2Sfive:bI2S:rx_state_2\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:count_6\ * !\I2Sfive:bI2S:count_5\ * 
              \I2Sfive:bI2S:count_3\ * \I2Sfive:bI2S:count_2\ * 
              !\I2Sfive:bI2S:count_1\ * !\I2Sfive:bI2S:rx_state_2\ * 
              \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:count_6\ * !\I2Sfive:bI2S:count_4\ * 
              \I2Sfive:bI2S:count_3\ * \I2Sfive:bI2S:count_2\ * 
              !\I2Sfive:bI2S:count_1\ * !\I2Sfive:bI2S:rx_state_2\ * 
              \I2Sfive:bI2S:rxenable\
            + !\I2Sfive:bI2S:rx_state_2\ * \I2Sfive:bI2S:rx_state_1\ * 
              \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:rx_state_2\ * !\I2Sfive:bI2S:rx_state_1\ * 
              \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:rx_state_0\ * \I2Sfive:bI2S:rxenable\
        );
        Output = \I2Sfive:bI2S:rx_state_0\ (fanout=5)

    MacroCell: Name=\I2Sfive:bI2S:rx_overflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sfive:bI2S:ctrl_reg_out_1\ * \I2Sfive:bI2S:rx_f0_load\ * 
              \I2Sfive:bI2S:rx_f0_full_0\
            + \I2Sfive:bI2S:ctrl_reg_out_1\ * 
              \I2Sfive:bI2S:rx_overflow_sticky\
        );
        Output = \I2Sfive:bI2S:rx_overflow_sticky\ (fanout=2)

    MacroCell: Name=\I2Sfive:bI2S:rxenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Sfive:bI2S:ctrl_reg_out_2\ * !\I2Sfive:bI2S:count_6\ * 
              !\I2Sfive:bI2S:rx_overflow_sticky\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:ctrl_reg_out_2\ * !\I2Sfive:bI2S:count_5\ * 
              !\I2Sfive:bI2S:rx_overflow_sticky\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:ctrl_reg_out_2\ * !\I2Sfive:bI2S:count_4\ * 
              !\I2Sfive:bI2S:rx_overflow_sticky\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:ctrl_reg_out_2\ * !\I2Sfive:bI2S:count_3\ * 
              !\I2Sfive:bI2S:rx_overflow_sticky\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:ctrl_reg_out_2\ * !\I2Sfive:bI2S:count_2\ * 
              !\I2Sfive:bI2S:rx_overflow_sticky\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:ctrl_reg_out_2\ * \I2Sfive:bI2S:count_1\ * 
              !\I2Sfive:bI2S:rx_overflow_sticky\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:ctrl_reg_out_1\ * \I2Sfive:bI2S:count_6\ * 
              \I2Sfive:bI2S:count_5\ * \I2Sfive:bI2S:count_4\ * 
              \I2Sfive:bI2S:count_3\ * \I2Sfive:bI2S:count_2\ * 
              !\I2Sfive:bI2S:count_1\ * \I2Sfive:bI2S:count_0\ * 
              !\I2Sfive:bI2S:rx_overflow_sticky\
            + \I2Sfive:bI2S:count_6\ * \I2Sfive:bI2S:count_5\ * 
              \I2Sfive:bI2S:count_4\ * \I2Sfive:bI2S:count_3\ * 
              \I2Sfive:bI2S:count_2\ * !\I2Sfive:bI2S:count_1\ * 
              !\I2Sfive:bI2S:count_0\ * !\I2Sfive:bI2S:rx_overflow_sticky\ * 
              \I2Sfive:bI2S:rxenable\
        );
        Output = \I2Sfive:bI2S:rxenable\ (fanout=4)

    MacroCell: Name=\I2Sfive:bI2S:rx_data_in_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2Sfive:bI2S:count_0\ * Net_692
            + \I2Sfive:bI2S:count_0\ * \I2Sfive:bI2S:rx_data_in_0\
        );
        Output = \I2Sfive:bI2S:rx_data_in_0\ (fanout=2)

    MacroCell: Name=\I2Sseven:bI2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sseven:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Sseven:bI2S:reset\ (fanout=1)

    MacroCell: Name=Net_711, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sseven:bI2S:reset\ * !\I2Sseven:bI2S:count_6\
        );
        Output = Net_711 (fanout=1)

    MacroCell: Name=\I2Sseven:bI2S:rx_f0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sseven:bI2S:rx_state_2\ * !\I2Sseven:bI2S:rx_state_1\ * 
              \I2Sseven:bI2S:rx_state_0\
            + \I2Sseven:bI2S:rx_state_1\ * !\I2Sseven:bI2S:rx_state_0\
        );
        Output = \I2Sseven:bI2S:rx_f0_load\ (fanout=3)

    MacroCell: Name=\I2Sseven:bI2S:rx_state_2\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sseven:bI2S:rx_state_2\ * !\I2Sseven:bI2S:rx_state_1\ * 
              \I2Sseven:bI2S:rx_state_0\ * \I2Sseven:bI2S:rxenable\
        );
        Output = \I2Sseven:bI2S:rx_state_2\ (fanout=5)

    MacroCell: Name=\I2Sseven:bI2S:rx_state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Sseven:bI2S:count_6\ * \I2Sseven:bI2S:count_5\ * 
              \I2Sseven:bI2S:count_4\ * \I2Sseven:bI2S:count_3\ * 
              \I2Sseven:bI2S:count_2\ * !\I2Sseven:bI2S:count_1\ * 
              !\I2Sseven:bI2S:rx_state_2\ * !\I2Sseven:bI2S:rx_state_1\ * 
              !\I2Sseven:bI2S:rx_state_0\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:count_6\ * !\I2Sseven:bI2S:count_5\ * 
              \I2Sseven:bI2S:count_3\ * \I2Sseven:bI2S:count_2\ * 
              !\I2Sseven:bI2S:count_1\ * !\I2Sseven:bI2S:rx_state_2\ * 
              !\I2Sseven:bI2S:rx_state_1\ * !\I2Sseven:bI2S:rx_state_0\ * 
              \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:count_6\ * !\I2Sseven:bI2S:count_4\ * 
              \I2Sseven:bI2S:count_3\ * \I2Sseven:bI2S:count_2\ * 
              !\I2Sseven:bI2S:count_1\ * !\I2Sseven:bI2S:rx_state_2\ * 
              !\I2Sseven:bI2S:rx_state_1\ * !\I2Sseven:bI2S:rx_state_0\ * 
              \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:rx_state_2\ * !\I2Sseven:bI2S:rx_state_1\ * 
              \I2Sseven:bI2S:rx_state_0\ * \I2Sseven:bI2S:rxenable\
        );
        Output = \I2Sseven:bI2S:rx_state_1\ (fanout=5)

    MacroCell: Name=\I2Sseven:bI2S:rx_state_0\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Sseven:bI2S:count_6\ * \I2Sseven:bI2S:count_5\ * 
              \I2Sseven:bI2S:count_4\ * \I2Sseven:bI2S:count_3\ * 
              \I2Sseven:bI2S:count_2\ * !\I2Sseven:bI2S:count_1\ * 
              !\I2Sseven:bI2S:rx_state_2\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:count_6\ * !\I2Sseven:bI2S:count_5\ * 
              \I2Sseven:bI2S:count_3\ * \I2Sseven:bI2S:count_2\ * 
              !\I2Sseven:bI2S:count_1\ * !\I2Sseven:bI2S:rx_state_2\ * 
              \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:count_6\ * !\I2Sseven:bI2S:count_4\ * 
              \I2Sseven:bI2S:count_3\ * \I2Sseven:bI2S:count_2\ * 
              !\I2Sseven:bI2S:count_1\ * !\I2Sseven:bI2S:rx_state_2\ * 
              \I2Sseven:bI2S:rxenable\
            + !\I2Sseven:bI2S:rx_state_2\ * \I2Sseven:bI2S:rx_state_1\ * 
              \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:rx_state_2\ * !\I2Sseven:bI2S:rx_state_1\ * 
              \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:rx_state_0\ * \I2Sseven:bI2S:rxenable\
        );
        Output = \I2Sseven:bI2S:rx_state_0\ (fanout=5)

    MacroCell: Name=\I2Sseven:bI2S:rx_overflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sseven:bI2S:ctrl_reg_out_1\ * \I2Sseven:bI2S:rx_f0_load\ * 
              \I2Sseven:bI2S:rx_f0_full_0\
            + \I2Sseven:bI2S:ctrl_reg_out_1\ * 
              \I2Sseven:bI2S:rx_overflow_sticky\
        );
        Output = \I2Sseven:bI2S:rx_overflow_sticky\ (fanout=2)

    MacroCell: Name=\I2Sseven:bI2S:rxenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Sseven:bI2S:ctrl_reg_out_2\ * !\I2Sseven:bI2S:count_6\ * 
              !\I2Sseven:bI2S:rx_overflow_sticky\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:ctrl_reg_out_2\ * !\I2Sseven:bI2S:count_5\ * 
              !\I2Sseven:bI2S:rx_overflow_sticky\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:ctrl_reg_out_2\ * !\I2Sseven:bI2S:count_4\ * 
              !\I2Sseven:bI2S:rx_overflow_sticky\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:ctrl_reg_out_2\ * !\I2Sseven:bI2S:count_3\ * 
              !\I2Sseven:bI2S:rx_overflow_sticky\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:ctrl_reg_out_2\ * !\I2Sseven:bI2S:count_2\ * 
              !\I2Sseven:bI2S:rx_overflow_sticky\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:ctrl_reg_out_2\ * \I2Sseven:bI2S:count_1\ * 
              !\I2Sseven:bI2S:rx_overflow_sticky\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:ctrl_reg_out_1\ * \I2Sseven:bI2S:count_6\ * 
              \I2Sseven:bI2S:count_5\ * \I2Sseven:bI2S:count_4\ * 
              \I2Sseven:bI2S:count_3\ * \I2Sseven:bI2S:count_2\ * 
              !\I2Sseven:bI2S:count_1\ * \I2Sseven:bI2S:count_0\ * 
              !\I2Sseven:bI2S:rx_overflow_sticky\
            + \I2Sseven:bI2S:count_6\ * \I2Sseven:bI2S:count_5\ * 
              \I2Sseven:bI2S:count_4\ * \I2Sseven:bI2S:count_3\ * 
              \I2Sseven:bI2S:count_2\ * !\I2Sseven:bI2S:count_1\ * 
              !\I2Sseven:bI2S:count_0\ * !\I2Sseven:bI2S:rx_overflow_sticky\ * 
              \I2Sseven:bI2S:rxenable\
        );
        Output = \I2Sseven:bI2S:rxenable\ (fanout=4)

    MacroCell: Name=\I2Sseven:bI2S:rx_data_in_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2Sseven:bI2S:count_0\ * Net_742
            + \I2Sseven:bI2S:count_0\ * \I2Sseven:bI2S:rx_data_in_0\
        );
        Output = \I2Sseven:bI2S:rx_data_in_0\ (fanout=2)

    MacroCell: Name=\I2Seight:bI2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Seight:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Seight:bI2S:reset\ (fanout=1)

    MacroCell: Name=Net_725, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Seight:bI2S:reset\ * !\I2Seight:bI2S:count_6\
        );
        Output = Net_725 (fanout=1)

    MacroCell: Name=\I2Seight:bI2S:rx_f0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Seight:bI2S:rx_state_2\ * !\I2Seight:bI2S:rx_state_1\ * 
              \I2Seight:bI2S:rx_state_0\
            + \I2Seight:bI2S:rx_state_1\ * !\I2Seight:bI2S:rx_state_0\
        );
        Output = \I2Seight:bI2S:rx_f0_load\ (fanout=3)

    MacroCell: Name=\I2Seight:bI2S:rx_state_2\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Seight:bI2S:rx_state_2\ * !\I2Seight:bI2S:rx_state_1\ * 
              \I2Seight:bI2S:rx_state_0\ * \I2Seight:bI2S:rxenable\
        );
        Output = \I2Seight:bI2S:rx_state_2\ (fanout=5)

    MacroCell: Name=\I2Seight:bI2S:rx_state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Seight:bI2S:count_6\ * \I2Seight:bI2S:count_5\ * 
              \I2Seight:bI2S:count_4\ * \I2Seight:bI2S:count_3\ * 
              \I2Seight:bI2S:count_2\ * !\I2Seight:bI2S:count_1\ * 
              !\I2Seight:bI2S:rx_state_2\ * !\I2Seight:bI2S:rx_state_1\ * 
              !\I2Seight:bI2S:rx_state_0\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:count_6\ * !\I2Seight:bI2S:count_5\ * 
              \I2Seight:bI2S:count_3\ * \I2Seight:bI2S:count_2\ * 
              !\I2Seight:bI2S:count_1\ * !\I2Seight:bI2S:rx_state_2\ * 
              !\I2Seight:bI2S:rx_state_1\ * !\I2Seight:bI2S:rx_state_0\ * 
              \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:count_6\ * !\I2Seight:bI2S:count_4\ * 
              \I2Seight:bI2S:count_3\ * \I2Seight:bI2S:count_2\ * 
              !\I2Seight:bI2S:count_1\ * !\I2Seight:bI2S:rx_state_2\ * 
              !\I2Seight:bI2S:rx_state_1\ * !\I2Seight:bI2S:rx_state_0\ * 
              \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:rx_state_2\ * !\I2Seight:bI2S:rx_state_1\ * 
              \I2Seight:bI2S:rx_state_0\ * \I2Seight:bI2S:rxenable\
        );
        Output = \I2Seight:bI2S:rx_state_1\ (fanout=5)

    MacroCell: Name=\I2Seight:bI2S:rx_state_0\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Seight:bI2S:count_6\ * \I2Seight:bI2S:count_5\ * 
              \I2Seight:bI2S:count_4\ * \I2Seight:bI2S:count_3\ * 
              \I2Seight:bI2S:count_2\ * !\I2Seight:bI2S:count_1\ * 
              !\I2Seight:bI2S:rx_state_2\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:count_6\ * !\I2Seight:bI2S:count_5\ * 
              \I2Seight:bI2S:count_3\ * \I2Seight:bI2S:count_2\ * 
              !\I2Seight:bI2S:count_1\ * !\I2Seight:bI2S:rx_state_2\ * 
              \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:count_6\ * !\I2Seight:bI2S:count_4\ * 
              \I2Seight:bI2S:count_3\ * \I2Seight:bI2S:count_2\ * 
              !\I2Seight:bI2S:count_1\ * !\I2Seight:bI2S:rx_state_2\ * 
              \I2Seight:bI2S:rxenable\
            + !\I2Seight:bI2S:rx_state_2\ * \I2Seight:bI2S:rx_state_1\ * 
              \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:rx_state_2\ * !\I2Seight:bI2S:rx_state_1\ * 
              \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:rx_state_0\ * \I2Seight:bI2S:rxenable\
        );
        Output = \I2Seight:bI2S:rx_state_0\ (fanout=5)

    MacroCell: Name=\I2Seight:bI2S:rx_overflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Seight:bI2S:ctrl_reg_out_1\ * \I2Seight:bI2S:rx_f0_load\ * 
              \I2Seight:bI2S:rx_f0_full_0\
            + \I2Seight:bI2S:ctrl_reg_out_1\ * 
              \I2Seight:bI2S:rx_overflow_sticky\
        );
        Output = \I2Seight:bI2S:rx_overflow_sticky\ (fanout=2)

    MacroCell: Name=\I2Seight:bI2S:rxenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Seight:bI2S:ctrl_reg_out_2\ * !\I2Seight:bI2S:count_6\ * 
              !\I2Seight:bI2S:rx_overflow_sticky\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:ctrl_reg_out_2\ * !\I2Seight:bI2S:count_5\ * 
              !\I2Seight:bI2S:rx_overflow_sticky\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:ctrl_reg_out_2\ * !\I2Seight:bI2S:count_4\ * 
              !\I2Seight:bI2S:rx_overflow_sticky\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:ctrl_reg_out_2\ * !\I2Seight:bI2S:count_3\ * 
              !\I2Seight:bI2S:rx_overflow_sticky\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:ctrl_reg_out_2\ * !\I2Seight:bI2S:count_2\ * 
              !\I2Seight:bI2S:rx_overflow_sticky\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:ctrl_reg_out_2\ * \I2Seight:bI2S:count_1\ * 
              !\I2Seight:bI2S:rx_overflow_sticky\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:ctrl_reg_out_1\ * \I2Seight:bI2S:count_6\ * 
              \I2Seight:bI2S:count_5\ * \I2Seight:bI2S:count_4\ * 
              \I2Seight:bI2S:count_3\ * \I2Seight:bI2S:count_2\ * 
              !\I2Seight:bI2S:count_1\ * \I2Seight:bI2S:count_0\ * 
              !\I2Seight:bI2S:rx_overflow_sticky\
            + \I2Seight:bI2S:count_6\ * \I2Seight:bI2S:count_5\ * 
              \I2Seight:bI2S:count_4\ * \I2Seight:bI2S:count_3\ * 
              \I2Seight:bI2S:count_2\ * !\I2Seight:bI2S:count_1\ * 
              !\I2Seight:bI2S:count_0\ * !\I2Seight:bI2S:rx_overflow_sticky\ * 
              \I2Seight:bI2S:rxenable\
        );
        Output = \I2Seight:bI2S:rxenable\ (fanout=4)

    MacroCell: Name=\I2Seight:bI2S:rx_data_in_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2Seight:bI2S:count_0\ * Net_720
            + \I2Seight:bI2S:count_0\ * \I2Seight:bI2S:rx_data_in_0\
        );
        Output = \I2Seight:bI2S:rx_data_in_0\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\
        PORT MAP (
            clock => Net_743 ,
            cs_addr_2 => \I2Sthree:bI2S:rx_state_2\ ,
            cs_addr_1 => \I2Sthree:bI2S:rx_state_1\ ,
            cs_addr_0 => \I2Sthree:bI2S:rx_state_0\ ,
            route_si => \I2Sthree:bI2S:rx_data_in_0\ ,
            f0_load => \I2Sthree:bI2S:rx_f0_load\ ,
            f0_bus_stat_comb => Net_616_0 ,
            f0_blk_stat_comb => \I2Sthree:bI2S:rx_f0_full_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_535 ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_262 ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\
        PORT MAP (
            clock => Net_743 ,
            cs_addr_2 => \I2Sone:bI2S:rx_state_2\ ,
            cs_addr_1 => \I2Sone:bI2S:rx_state_1\ ,
            cs_addr_0 => \I2Sone:bI2S:rx_state_0\ ,
            route_si => \I2Sone:bI2S:rx_data_in_0\ ,
            f0_load => \I2Sone:bI2S:rx_f0_load\ ,
            f0_bus_stat_comb => Net_559_0 ,
            f0_blk_stat_comb => \I2Sone:bI2S:rx_f0_full_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\
        PORT MAP (
            clock => Net_743 ,
            cs_addr_2 => \I2Stwo:bI2S:rx_state_2\ ,
            cs_addr_1 => \I2Stwo:bI2S:rx_state_1\ ,
            cs_addr_0 => \I2Stwo:bI2S:rx_state_0\ ,
            route_si => \I2Stwo:bI2S:rx_data_in_0\ ,
            f0_load => \I2Stwo:bI2S:rx_f0_load\ ,
            f0_bus_stat_comb => Net_26_0 ,
            f0_blk_stat_comb => \I2Stwo:bI2S:rx_f0_full_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\
        PORT MAP (
            clock => Net_743 ,
            cs_addr_2 => \I2Sfour:bI2S:rx_state_2\ ,
            cs_addr_1 => \I2Sfour:bI2S:rx_state_1\ ,
            cs_addr_0 => \I2Sfour:bI2S:rx_state_0\ ,
            route_si => \I2Sfour:bI2S:rx_data_in_0\ ,
            f0_load => \I2Sfour:bI2S:rx_f0_load\ ,
            f0_bus_stat_comb => Net_659_0 ,
            f0_blk_stat_comb => \I2Sfour:bI2S:rx_f0_full_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\
        PORT MAP (
            clock => Net_743 ,
            cs_addr_2 => \I2Ssix:bI2S:rx_state_2\ ,
            cs_addr_1 => \I2Ssix:bI2S:rx_state_1\ ,
            cs_addr_0 => \I2Ssix:bI2S:rx_state_0\ ,
            route_si => \I2Ssix:bI2S:rx_data_in_0\ ,
            f0_load => \I2Ssix:bI2S:rx_f0_load\ ,
            f0_bus_stat_comb => Net_674_0 ,
            f0_blk_stat_comb => \I2Ssix:bI2S:rx_f0_full_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\
        PORT MAP (
            clock => Net_743 ,
            cs_addr_2 => \I2Sfive:bI2S:rx_state_2\ ,
            cs_addr_1 => \I2Sfive:bI2S:rx_state_1\ ,
            cs_addr_0 => \I2Sfive:bI2S:rx_state_0\ ,
            route_si => \I2Sfive:bI2S:rx_data_in_0\ ,
            f0_load => \I2Sfive:bI2S:rx_f0_load\ ,
            f0_bus_stat_comb => Net_688_0 ,
            f0_blk_stat_comb => \I2Sfive:bI2S:rx_f0_full_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\
        PORT MAP (
            clock => Net_743 ,
            cs_addr_2 => \I2Sseven:bI2S:rx_state_2\ ,
            cs_addr_1 => \I2Sseven:bI2S:rx_state_1\ ,
            cs_addr_0 => \I2Sseven:bI2S:rx_state_0\ ,
            route_si => \I2Sseven:bI2S:rx_data_in_0\ ,
            f0_load => \I2Sseven:bI2S:rx_f0_load\ ,
            f0_bus_stat_comb => Net_702_0 ,
            f0_blk_stat_comb => \I2Sseven:bI2S:rx_f0_full_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\
        PORT MAP (
            clock => Net_743 ,
            cs_addr_2 => \I2Seight:bI2S:rx_state_2\ ,
            cs_addr_1 => \I2Seight:bI2S:rx_state_1\ ,
            cs_addr_0 => \I2Seight:bI2S:rx_state_0\ ,
            route_si => \I2Seight:bI2S:rx_data_in_0\ ,
            f0_load => \I2Seight:bI2S:rx_f0_load\ ,
            f0_bus_stat_comb => Net_716_0 ,
            f0_blk_stat_comb => \I2Seight:bI2S:rx_f0_full_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\I2Sthree:bI2S:Rx:STS[0]:Sts\
        PORT MAP (
            clock => Net_743 ,
            status_1 => Net_616_0 ,
            status_0 => \I2Sthree:bI2S:rx_overflow_0\ ,
            interrupt => \I2Sthree:bI2S:rx_int_out_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_535 ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_535 ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2Sone:bI2S:Rx:STS[0]:Sts\
        PORT MAP (
            clock => Net_743 ,
            status_1 => Net_559_0 ,
            status_0 => \I2Sone:bI2S:rx_overflow_0\ ,
            interrupt => \I2Sone:bI2S:rx_int_out_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2Stwo:bI2S:Rx:STS[0]:Sts\
        PORT MAP (
            clock => Net_743 ,
            status_1 => Net_26_0 ,
            status_0 => \I2Stwo:bI2S:rx_overflow_0\ ,
            interrupt => \I2Stwo:bI2S:rx_int_out_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2Sfour:bI2S:Rx:STS[0]:Sts\
        PORT MAP (
            clock => Net_743 ,
            status_1 => Net_659_0 ,
            status_0 => \I2Sfour:bI2S:rx_overflow_0\ ,
            interrupt => \I2Sfour:bI2S:rx_int_out_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2Ssix:bI2S:Rx:STS[0]:Sts\
        PORT MAP (
            clock => Net_743 ,
            status_1 => Net_674_0 ,
            status_0 => \I2Ssix:bI2S:rx_overflow_0\ ,
            interrupt => \I2Ssix:bI2S:rx_int_out_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2Sfive:bI2S:Rx:STS[0]:Sts\
        PORT MAP (
            clock => Net_743 ,
            status_1 => Net_688_0 ,
            status_0 => \I2Sfive:bI2S:rx_overflow_0\ ,
            interrupt => \I2Sfive:bI2S:rx_int_out_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2Sseven:bI2S:Rx:STS[0]:Sts\
        PORT MAP (
            clock => Net_743 ,
            status_1 => Net_702_0 ,
            status_0 => \I2Sseven:bI2S:rx_overflow_0\ ,
            interrupt => \I2Sseven:bI2S:rx_int_out_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2Seight:bI2S:Rx:STS[0]:Sts\
        PORT MAP (
            clock => Net_743 ,
            status_1 => Net_716_0 ,
            status_0 => \I2Seight:bI2S:rx_overflow_0\ ,
            interrupt => \I2Seight:bI2S:rx_int_out_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2Sthree:bI2S:CtlReg\
        PORT MAP (
            clock => Net_743 ,
            control_7 => \I2Sthree:bI2S:ctrl_reg_out_7\ ,
            control_6 => \I2Sthree:bI2S:ctrl_reg_out_6\ ,
            control_5 => \I2Sthree:bI2S:ctrl_reg_out_5\ ,
            control_4 => \I2Sthree:bI2S:ctrl_reg_out_4\ ,
            control_3 => \I2Sthree:bI2S:ctrl_reg_out_3\ ,
            control_2 => \I2Sthree:bI2S:ctrl_reg_out_2\ ,
            control_1 => \I2Sthree:bI2S:ctrl_reg_out_1\ ,
            control_0 => \I2Sthree:bI2S:ctrl_reg_out_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00011111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2Sone:bI2S:CtlReg\
        PORT MAP (
            clock => Net_743 ,
            control_7 => \I2Sone:bI2S:ctrl_reg_out_7\ ,
            control_6 => \I2Sone:bI2S:ctrl_reg_out_6\ ,
            control_5 => \I2Sone:bI2S:ctrl_reg_out_5\ ,
            control_4 => \I2Sone:bI2S:ctrl_reg_out_4\ ,
            control_3 => \I2Sone:bI2S:ctrl_reg_out_3\ ,
            control_2 => \I2Sone:bI2S:ctrl_reg_out_2\ ,
            control_1 => \I2Sone:bI2S:ctrl_reg_out_1\ ,
            control_0 => \I2Sone:bI2S:ctrl_reg_out_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00011111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2Stwo:bI2S:CtlReg\
        PORT MAP (
            clock => Net_743 ,
            control_7 => \I2Stwo:bI2S:ctrl_reg_out_7\ ,
            control_6 => \I2Stwo:bI2S:ctrl_reg_out_6\ ,
            control_5 => \I2Stwo:bI2S:ctrl_reg_out_5\ ,
            control_4 => \I2Stwo:bI2S:ctrl_reg_out_4\ ,
            control_3 => \I2Stwo:bI2S:ctrl_reg_out_3\ ,
            control_2 => \I2Stwo:bI2S:ctrl_reg_out_2\ ,
            control_1 => \I2Stwo:bI2S:ctrl_reg_out_1\ ,
            control_0 => \I2Stwo:bI2S:ctrl_reg_out_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00011111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2Sfour:bI2S:CtlReg\
        PORT MAP (
            clock => Net_743 ,
            control_7 => \I2Sfour:bI2S:ctrl_reg_out_7\ ,
            control_6 => \I2Sfour:bI2S:ctrl_reg_out_6\ ,
            control_5 => \I2Sfour:bI2S:ctrl_reg_out_5\ ,
            control_4 => \I2Sfour:bI2S:ctrl_reg_out_4\ ,
            control_3 => \I2Sfour:bI2S:ctrl_reg_out_3\ ,
            control_2 => \I2Sfour:bI2S:ctrl_reg_out_2\ ,
            control_1 => \I2Sfour:bI2S:ctrl_reg_out_1\ ,
            control_0 => \I2Sfour:bI2S:ctrl_reg_out_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00011111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2Ssix:bI2S:CtlReg\
        PORT MAP (
            clock => Net_743 ,
            control_7 => \I2Ssix:bI2S:ctrl_reg_out_7\ ,
            control_6 => \I2Ssix:bI2S:ctrl_reg_out_6\ ,
            control_5 => \I2Ssix:bI2S:ctrl_reg_out_5\ ,
            control_4 => \I2Ssix:bI2S:ctrl_reg_out_4\ ,
            control_3 => \I2Ssix:bI2S:ctrl_reg_out_3\ ,
            control_2 => \I2Ssix:bI2S:ctrl_reg_out_2\ ,
            control_1 => \I2Ssix:bI2S:ctrl_reg_out_1\ ,
            control_0 => \I2Ssix:bI2S:ctrl_reg_out_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00011111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2Sfive:bI2S:CtlReg\
        PORT MAP (
            clock => Net_743 ,
            control_7 => \I2Sfive:bI2S:ctrl_reg_out_7\ ,
            control_6 => \I2Sfive:bI2S:ctrl_reg_out_6\ ,
            control_5 => \I2Sfive:bI2S:ctrl_reg_out_5\ ,
            control_4 => \I2Sfive:bI2S:ctrl_reg_out_4\ ,
            control_3 => \I2Sfive:bI2S:ctrl_reg_out_3\ ,
            control_2 => \I2Sfive:bI2S:ctrl_reg_out_2\ ,
            control_1 => \I2Sfive:bI2S:ctrl_reg_out_1\ ,
            control_0 => \I2Sfive:bI2S:ctrl_reg_out_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00011111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2Sseven:bI2S:CtlReg\
        PORT MAP (
            clock => Net_743 ,
            control_7 => \I2Sseven:bI2S:ctrl_reg_out_7\ ,
            control_6 => \I2Sseven:bI2S:ctrl_reg_out_6\ ,
            control_5 => \I2Sseven:bI2S:ctrl_reg_out_5\ ,
            control_4 => \I2Sseven:bI2S:ctrl_reg_out_4\ ,
            control_3 => \I2Sseven:bI2S:ctrl_reg_out_3\ ,
            control_2 => \I2Sseven:bI2S:ctrl_reg_out_2\ ,
            control_1 => \I2Sseven:bI2S:ctrl_reg_out_1\ ,
            control_0 => \I2Sseven:bI2S:ctrl_reg_out_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00011111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2Seight:bI2S:CtlReg\
        PORT MAP (
            clock => Net_743 ,
            control_7 => \I2Seight:bI2S:ctrl_reg_out_7\ ,
            control_6 => \I2Seight:bI2S:ctrl_reg_out_6\ ,
            control_5 => \I2Seight:bI2S:ctrl_reg_out_5\ ,
            control_4 => \I2Seight:bI2S:ctrl_reg_out_4\ ,
            control_3 => \I2Seight:bI2S:ctrl_reg_out_3\ ,
            control_2 => \I2Seight:bI2S:ctrl_reg_out_2\ ,
            control_1 => \I2Seight:bI2S:ctrl_reg_out_1\ ,
            control_0 => \I2Seight:bI2S:ctrl_reg_out_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00011111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\I2Sthree:bI2S:BitCounter\
        PORT MAP (
            clock => Net_743 ,
            enable => \I2Sthree:bI2S:ctrl_reg_out_2\ ,
            count_6 => \I2Sthree:bI2S:count_6\ ,
            count_5 => \I2Sthree:bI2S:count_5\ ,
            count_4 => \I2Sthree:bI2S:count_4\ ,
            count_3 => \I2Sthree:bI2S:count_3\ ,
            count_2 => \I2Sthree:bI2S:count_2\ ,
            count_1 => \I2Sthree:bI2S:count_1\ ,
            count_0 => \I2Sthree:bI2S:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_535 ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\I2Sone:bI2S:BitCounter\
        PORT MAP (
            clock => Net_743 ,
            enable => \I2Sone:bI2S:ctrl_reg_out_2\ ,
            count_6 => \I2Sone:bI2S:count_6\ ,
            count_5 => \I2Sone:bI2S:count_5\ ,
            count_4 => \I2Sone:bI2S:count_4\ ,
            count_3 => \I2Sone:bI2S:count_3\ ,
            count_2 => \I2Sone:bI2S:count_2\ ,
            count_1 => \I2Sone:bI2S:count_1\ ,
            count_0 => Net_639 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\I2Stwo:bI2S:BitCounter\
        PORT MAP (
            clock => Net_743 ,
            enable => \I2Stwo:bI2S:ctrl_reg_out_2\ ,
            count_6 => \I2Stwo:bI2S:count_6\ ,
            count_5 => \I2Stwo:bI2S:count_5\ ,
            count_4 => \I2Stwo:bI2S:count_4\ ,
            count_3 => \I2Stwo:bI2S:count_3\ ,
            count_2 => \I2Stwo:bI2S:count_2\ ,
            count_1 => \I2Stwo:bI2S:count_1\ ,
            count_0 => \I2Stwo:bI2S:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\I2Sfour:bI2S:BitCounter\
        PORT MAP (
            clock => Net_743 ,
            enable => \I2Sfour:bI2S:ctrl_reg_out_2\ ,
            count_6 => \I2Sfour:bI2S:count_6\ ,
            count_5 => \I2Sfour:bI2S:count_5\ ,
            count_4 => \I2Sfour:bI2S:count_4\ ,
            count_3 => \I2Sfour:bI2S:count_3\ ,
            count_2 => \I2Sfour:bI2S:count_2\ ,
            count_1 => \I2Sfour:bI2S:count_1\ ,
            count_0 => \I2Sfour:bI2S:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\I2Ssix:bI2S:BitCounter\
        PORT MAP (
            clock => Net_743 ,
            enable => \I2Ssix:bI2S:ctrl_reg_out_2\ ,
            count_6 => \I2Ssix:bI2S:count_6\ ,
            count_5 => \I2Ssix:bI2S:count_5\ ,
            count_4 => \I2Ssix:bI2S:count_4\ ,
            count_3 => \I2Ssix:bI2S:count_3\ ,
            count_2 => \I2Ssix:bI2S:count_2\ ,
            count_1 => \I2Ssix:bI2S:count_1\ ,
            count_0 => \I2Ssix:bI2S:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\I2Sfive:bI2S:BitCounter\
        PORT MAP (
            clock => Net_743 ,
            enable => \I2Sfive:bI2S:ctrl_reg_out_2\ ,
            count_6 => \I2Sfive:bI2S:count_6\ ,
            count_5 => \I2Sfive:bI2S:count_5\ ,
            count_4 => \I2Sfive:bI2S:count_4\ ,
            count_3 => \I2Sfive:bI2S:count_3\ ,
            count_2 => \I2Sfive:bI2S:count_2\ ,
            count_1 => \I2Sfive:bI2S:count_1\ ,
            count_0 => \I2Sfive:bI2S:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\I2Sseven:bI2S:BitCounter\
        PORT MAP (
            clock => Net_743 ,
            enable => \I2Sseven:bI2S:ctrl_reg_out_2\ ,
            count_6 => \I2Sseven:bI2S:count_6\ ,
            count_5 => \I2Sseven:bI2S:count_5\ ,
            count_4 => \I2Sseven:bI2S:count_4\ ,
            count_3 => \I2Sseven:bI2S:count_3\ ,
            count_2 => \I2Sseven:bI2S:count_2\ ,
            count_1 => \I2Sseven:bI2S:count_1\ ,
            count_0 => \I2Sseven:bI2S:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\I2Seight:bI2S:BitCounter\
        PORT MAP (
            clock => Net_743 ,
            enable => \I2Seight:bI2S:ctrl_reg_out_2\ ,
            count_6 => \I2Seight:bI2S:count_6\ ,
            count_5 => \I2Seight:bI2S:count_5\ ,
            count_4 => \I2Seight:bI2S:count_4\ ,
            count_3 => \I2Seight:bI2S:count_3\ ,
            count_2 => \I2Seight:bI2S:count_2\ ,
            count_1 => \I2Seight:bI2S:count_1\ ,
            count_0 => \I2Seight:bI2S:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =I2S_DMA_three
        PORT MAP (
            dmareq => Net_616_0 ,
            termin => zero ,
            termout => Net_626 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =I2S_DMA_one
        PORT MAP (
            dmareq => Net_559_0 ,
            termin => zero ,
            termout => Net_575 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =I2S_DMA_two
        PORT MAP (
            dmareq => Net_26_0 ,
            termin => zero ,
            termout => Net_27 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =I2S_DMA_four
        PORT MAP (
            dmareq => Net_659_0 ,
            termin => zero ,
            termout => Net_669 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =I2S_DMA_six
        PORT MAP (
            dmareq => Net_674_0 ,
            termin => zero ,
            termout => Net_684 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =I2S_DMA_five
        PORT MAP (
            dmareq => Net_688_0 ,
            termin => zero ,
            termout => Net_698 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =I2S_DMA_seven
        PORT MAP (
            dmareq => Net_702_0 ,
            termin => zero ,
            termout => Net_712 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =I2S_DMA_eight
        PORT MAP (
            dmareq => Net_716_0 ,
            termin => zero ,
            termout => Net_726 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =DmaI2S_three
        PORT MAP (
            interrupt => Net_626 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DmaI2S_one
        PORT MAP (
            interrupt => Net_575 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DmaI2S_two
        PORT MAP (
            interrupt => Net_27 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DmaI2S_four
        PORT MAP (
            interrupt => Net_669 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DmaI2S_six
        PORT MAP (
            interrupt => Net_684 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DmaI2S_five
        PORT MAP (
            interrupt => Net_698 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DmaI2S_seven
        PORT MAP (
            interrupt => Net_712 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DmaI2S_eight
        PORT MAP (
            interrupt => Net_726 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   24 :   24 :   48 : 50.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    8 :   16 :   24 : 33.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   93 :   99 :  192 : 48.44 %
  Unique P-terms              :  249 :  135 :  384 : 64.84 %
  Total P-terms               :  262 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :   19 :    5 :   24 : 79.17 %
    StatusI Registers         :   10 :      :      :        
    Routed Count7 Load/Enable :    9 :      :      :        
  Control Cells               :   17 :    7 :   24 : 70.83 %
    Control Registers         :    8 :      :      :        
    Count7 Cells              :    9 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.209ms
Tech Mapping phase: Elapsed time ==> 0s.276ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(3)][IoId=(3)] : I2S_SDI_eight(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : I2S_SDI_five(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : I2S_SDI_four(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : I2S_SDI_one(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : I2S_SDI_seven(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : I2S_SDI_six(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : I2S_SDI_three(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : I2S_SDI_two(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : I2S_eight_ws(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : I2S_five_ws(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : I2S_four_ws(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : I2S_one(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : I2S_one(1) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : I2S_seven_ws(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : I2S_six_ws(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : I2S_three_ws(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : I2S_two_ws(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : MISO_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : MOSI_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SCLK_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : cs(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   40 :    8 :   48 :  83.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.03
                   Pterms :            6.25
               Macrocells :            2.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.154ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      13.35 :       4.65
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2Sfive:bI2S:rx_data_in_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2Sfive:bI2S:count_0\ * Net_692
            + \I2Sfive:bI2S:count_0\ * \I2Sfive:bI2S:rx_data_in_0\
        );
        Output = \I2Sfive:bI2S:rx_data_in_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_263, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_263 * \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = Net_263 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\I2Sfive:bI2S:Rx:STS[0]:Sts\
    PORT MAP (
        clock => Net_743 ,
        status_1 => Net_688_0 ,
        status_0 => \I2Sfive:bI2S:rx_overflow_0\ ,
        interrupt => \I2Sfive:bI2S:rx_int_out_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2Sone:bI2S:CtlReg\
    PORT MAP (
        clock => Net_743 ,
        control_7 => \I2Sone:bI2S:ctrl_reg_out_7\ ,
        control_6 => \I2Sone:bI2S:ctrl_reg_out_6\ ,
        control_5 => \I2Sone:bI2S:ctrl_reg_out_5\ ,
        control_4 => \I2Sone:bI2S:ctrl_reg_out_4\ ,
        control_3 => \I2Sone:bI2S:ctrl_reg_out_3\ ,
        control_2 => \I2Sone:bI2S:ctrl_reg_out_2\ ,
        control_1 => \I2Sone:bI2S:ctrl_reg_out_1\ ,
        control_0 => \I2Sone:bI2S:ctrl_reg_out_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00011111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_535 ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_262 ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_535 ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2Sthree:bI2S:rx_data_in_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_620 * !\I2Sthree:bI2S:count_0\
            + \I2Sthree:bI2S:count_0\ * \I2Sthree:bI2S:rx_data_in_0\
        );
        Output = \I2Sthree:bI2S:rx_data_in_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2Ssix:bI2S:rx_data_in_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2Ssix:bI2S:count_0\ * Net_678
            + \I2Ssix:bI2S:count_0\ * \I2Ssix:bI2S:rx_data_in_0\
        );
        Output = \I2Ssix:bI2S:rx_data_in_0\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_535 ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_268, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_535) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_268 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + !Net_268 * \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !Net_268 * \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = Net_268 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\I2Sone:bI2S:rx_overflow_sticky\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sone:bI2S:ctrl_reg_out_1\ * \I2Sone:bI2S:rx_f0_load\ * 
              \I2Sone:bI2S:rx_f0_full_0\
            + \I2Sone:bI2S:ctrl_reg_out_1\ * \I2Sone:bI2S:rx_overflow_sticky\
        );
        Output = \I2Sone:bI2S:rx_overflow_sticky\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2Sone:bI2S:rx_overflow_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sone:bI2S:rx_f0_load\ * \I2Sone:bI2S:rx_f0_full_0\
        );
        Output = \I2Sone:bI2S:rx_overflow_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\I2Sone:bI2S:Rx:STS[0]:Sts\
    PORT MAP (
        clock => Net_743 ,
        status_1 => Net_559_0 ,
        status_0 => \I2Sone:bI2S:rx_overflow_0\ ,
        interrupt => \I2Sone:bI2S:rx_int_out_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2Seight:bI2S:CtlReg\
    PORT MAP (
        clock => Net_743 ,
        control_7 => \I2Seight:bI2S:ctrl_reg_out_7\ ,
        control_6 => \I2Seight:bI2S:ctrl_reg_out_6\ ,
        control_5 => \I2Seight:bI2S:ctrl_reg_out_5\ ,
        control_4 => \I2Seight:bI2S:ctrl_reg_out_4\ ,
        control_3 => \I2Seight:bI2S:ctrl_reg_out_3\ ,
        control_2 => \I2Seight:bI2S:ctrl_reg_out_2\ ,
        control_1 => \I2Seight:bI2S:ctrl_reg_out_1\ ,
        control_0 => \I2Seight:bI2S:ctrl_reg_out_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00011111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2Ssix:bI2S:rx_state_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Ssix:bI2S:count_6\ * \I2Ssix:bI2S:count_5\ * 
              \I2Ssix:bI2S:count_4\ * \I2Ssix:bI2S:count_3\ * 
              \I2Ssix:bI2S:count_2\ * !\I2Ssix:bI2S:count_1\ * 
              !\I2Ssix:bI2S:rx_state_2\ * !\I2Ssix:bI2S:rx_state_1\ * 
              !\I2Ssix:bI2S:rx_state_0\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:count_6\ * !\I2Ssix:bI2S:count_5\ * 
              \I2Ssix:bI2S:count_3\ * \I2Ssix:bI2S:count_2\ * 
              !\I2Ssix:bI2S:count_1\ * !\I2Ssix:bI2S:rx_state_2\ * 
              !\I2Ssix:bI2S:rx_state_1\ * !\I2Ssix:bI2S:rx_state_0\ * 
              \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:count_6\ * !\I2Ssix:bI2S:count_4\ * 
              \I2Ssix:bI2S:count_3\ * \I2Ssix:bI2S:count_2\ * 
              !\I2Ssix:bI2S:count_1\ * !\I2Ssix:bI2S:rx_state_2\ * 
              !\I2Ssix:bI2S:rx_state_1\ * !\I2Ssix:bI2S:rx_state_0\ * 
              \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:rx_state_2\ * !\I2Ssix:bI2S:rx_state_1\ * 
              \I2Ssix:bI2S:rx_state_0\ * \I2Ssix:bI2S:rxenable\
        );
        Output = \I2Ssix:bI2S:rx_state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2Ssix:bI2S:rx_state_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Ssix:bI2S:rx_state_2\ * !\I2Ssix:bI2S:rx_state_1\ * 
              \I2Ssix:bI2S:rx_state_0\ * \I2Ssix:bI2S:rxenable\
        );
        Output = \I2Ssix:bI2S:rx_state_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2Ssix:bI2S:rx_f0_load\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Ssix:bI2S:rx_state_2\ * !\I2Ssix:bI2S:rx_state_1\ * 
              \I2Ssix:bI2S:rx_state_0\
            + \I2Ssix:bI2S:rx_state_1\ * !\I2Ssix:bI2S:rx_state_0\
        );
        Output = \I2Ssix:bI2S:rx_f0_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2Ssix:bI2S:rx_state_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Ssix:bI2S:count_6\ * \I2Ssix:bI2S:count_5\ * 
              \I2Ssix:bI2S:count_4\ * \I2Ssix:bI2S:count_3\ * 
              \I2Ssix:bI2S:count_2\ * !\I2Ssix:bI2S:count_1\ * 
              !\I2Ssix:bI2S:rx_state_2\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:count_6\ * !\I2Ssix:bI2S:count_5\ * 
              \I2Ssix:bI2S:count_3\ * \I2Ssix:bI2S:count_2\ * 
              !\I2Ssix:bI2S:count_1\ * !\I2Ssix:bI2S:rx_state_2\ * 
              \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:count_6\ * !\I2Ssix:bI2S:count_4\ * 
              \I2Ssix:bI2S:count_3\ * \I2Ssix:bI2S:count_2\ * 
              !\I2Ssix:bI2S:count_1\ * !\I2Ssix:bI2S:rx_state_2\ * 
              \I2Ssix:bI2S:rxenable\
            + !\I2Ssix:bI2S:rx_state_2\ * \I2Ssix:bI2S:rx_state_1\ * 
              \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:rx_state_2\ * !\I2Ssix:bI2S:rx_state_1\ * 
              \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:rx_state_0\ * \I2Ssix:bI2S:rxenable\
        );
        Output = \I2Ssix:bI2S:rx_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_683, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Ssix:bI2S:reset\ * !\I2Ssix:bI2S:count_6\
        );
        Output = Net_683 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2Ssix:bI2S:reset\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Ssix:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Ssix:bI2S:reset\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\
    PORT MAP (
        clock => Net_743 ,
        cs_addr_2 => \I2Ssix:bI2S:rx_state_2\ ,
        cs_addr_1 => \I2Ssix:bI2S:rx_state_1\ ,
        cs_addr_0 => \I2Ssix:bI2S:rx_state_0\ ,
        route_si => \I2Ssix:bI2S:rx_data_in_0\ ,
        f0_load => \I2Ssix:bI2S:rx_f0_load\ ,
        f0_bus_stat_comb => Net_674_0 ,
        f0_blk_stat_comb => \I2Ssix:bI2S:rx_f0_full_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2Ssix:bI2S:Rx:STS[0]:Sts\
    PORT MAP (
        clock => Net_743 ,
        status_1 => Net_674_0 ,
        status_0 => \I2Ssix:bI2S:rx_overflow_0\ ,
        interrupt => \I2Ssix:bI2S:rx_int_out_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2Ssix:bI2S:CtlReg\
    PORT MAP (
        clock => Net_743 ,
        control_7 => \I2Ssix:bI2S:ctrl_reg_out_7\ ,
        control_6 => \I2Ssix:bI2S:ctrl_reg_out_6\ ,
        control_5 => \I2Ssix:bI2S:ctrl_reg_out_5\ ,
        control_4 => \I2Ssix:bI2S:ctrl_reg_out_4\ ,
        control_3 => \I2Ssix:bI2S:ctrl_reg_out_3\ ,
        control_2 => \I2Ssix:bI2S:ctrl_reg_out_2\ ,
        control_1 => \I2Ssix:bI2S:ctrl_reg_out_1\ ,
        control_0 => \I2Ssix:bI2S:ctrl_reg_out_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00011111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2Ssix:bI2S:rx_overflow_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Ssix:bI2S:rx_f0_load\ * \I2Ssix:bI2S:rx_f0_full_0\
        );
        Output = \I2Ssix:bI2S:rx_overflow_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2Ssix:bI2S:rx_overflow_sticky\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Ssix:bI2S:ctrl_reg_out_1\ * \I2Ssix:bI2S:rx_f0_load\ * 
              \I2Ssix:bI2S:rx_f0_full_0\
            + \I2Ssix:bI2S:ctrl_reg_out_1\ * \I2Ssix:bI2S:rx_overflow_sticky\
        );
        Output = \I2Ssix:bI2S:rx_overflow_sticky\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2Sone:bI2S:rx_data_in_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_563 * !Net_639
            + Net_639 * \I2Sone:bI2S:rx_data_in_0\
        );
        Output = \I2Sone:bI2S:rx_data_in_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_535 ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2Ssix:bI2S:rxenable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Ssix:bI2S:ctrl_reg_out_2\ * !\I2Ssix:bI2S:count_6\ * 
              !\I2Ssix:bI2S:rx_overflow_sticky\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:ctrl_reg_out_2\ * !\I2Ssix:bI2S:count_5\ * 
              !\I2Ssix:bI2S:rx_overflow_sticky\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:ctrl_reg_out_2\ * !\I2Ssix:bI2S:count_4\ * 
              !\I2Ssix:bI2S:rx_overflow_sticky\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:ctrl_reg_out_2\ * !\I2Ssix:bI2S:count_3\ * 
              !\I2Ssix:bI2S:rx_overflow_sticky\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:ctrl_reg_out_2\ * !\I2Ssix:bI2S:count_2\ * 
              !\I2Ssix:bI2S:rx_overflow_sticky\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:ctrl_reg_out_2\ * \I2Ssix:bI2S:count_1\ * 
              !\I2Ssix:bI2S:rx_overflow_sticky\ * \I2Ssix:bI2S:rxenable\
            + \I2Ssix:bI2S:ctrl_reg_out_1\ * \I2Ssix:bI2S:count_6\ * 
              \I2Ssix:bI2S:count_5\ * \I2Ssix:bI2S:count_4\ * 
              \I2Ssix:bI2S:count_3\ * \I2Ssix:bI2S:count_2\ * 
              !\I2Ssix:bI2S:count_1\ * \I2Ssix:bI2S:count_0\ * 
              !\I2Ssix:bI2S:rx_overflow_sticky\
            + \I2Ssix:bI2S:count_6\ * \I2Ssix:bI2S:count_5\ * 
              \I2Ssix:bI2S:count_4\ * \I2Ssix:bI2S:count_3\ * 
              \I2Ssix:bI2S:count_2\ * !\I2Ssix:bI2S:count_1\ * 
              !\I2Ssix:bI2S:count_0\ * !\I2Ssix:bI2S:rx_overflow_sticky\ * 
              \I2Ssix:bI2S:rxenable\
        );
        Output = \I2Ssix:bI2S:rxenable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2Sone:bI2S:rxenable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Sone:bI2S:ctrl_reg_out_2\ * !\I2Sone:bI2S:count_6\ * 
              !\I2Sone:bI2S:rx_overflow_sticky\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:ctrl_reg_out_2\ * !\I2Sone:bI2S:count_5\ * 
              !\I2Sone:bI2S:rx_overflow_sticky\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:ctrl_reg_out_2\ * !\I2Sone:bI2S:count_4\ * 
              !\I2Sone:bI2S:rx_overflow_sticky\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:ctrl_reg_out_2\ * !\I2Sone:bI2S:count_3\ * 
              !\I2Sone:bI2S:rx_overflow_sticky\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:ctrl_reg_out_2\ * !\I2Sone:bI2S:count_2\ * 
              !\I2Sone:bI2S:rx_overflow_sticky\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:ctrl_reg_out_2\ * \I2Sone:bI2S:count_1\ * 
              !\I2Sone:bI2S:rx_overflow_sticky\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:ctrl_reg_out_1\ * \I2Sone:bI2S:count_6\ * 
              \I2Sone:bI2S:count_5\ * \I2Sone:bI2S:count_4\ * 
              \I2Sone:bI2S:count_3\ * \I2Sone:bI2S:count_2\ * 
              !\I2Sone:bI2S:count_1\ * Net_639 * 
              !\I2Sone:bI2S:rx_overflow_sticky\
            + \I2Sone:bI2S:count_6\ * \I2Sone:bI2S:count_5\ * 
              \I2Sone:bI2S:count_4\ * \I2Sone:bI2S:count_3\ * 
              \I2Sone:bI2S:count_2\ * !\I2Sone:bI2S:count_1\ * !Net_639 * 
              !\I2Sone:bI2S:rx_overflow_sticky\ * \I2Sone:bI2S:rxenable\
        );
        Output = \I2Sone:bI2S:rxenable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\I2Ssix:bI2S:BitCounter\
    PORT MAP (
        clock => Net_743 ,
        enable => \I2Ssix:bI2S:ctrl_reg_out_2\ ,
        count_6 => \I2Ssix:bI2S:count_6\ ,
        count_5 => \I2Ssix:bI2S:count_5\ ,
        count_4 => \I2Ssix:bI2S:count_4\ ,
        count_3 => \I2Ssix:bI2S:count_3\ ,
        count_2 => \I2Ssix:bI2S:count_2\ ,
        count_1 => \I2Ssix:bI2S:count_1\ ,
        count_0 => \I2Ssix:bI2S:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2Sone:bI2S:rx_state_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Sone:bI2S:count_6\ * \I2Sone:bI2S:count_5\ * 
              \I2Sone:bI2S:count_4\ * \I2Sone:bI2S:count_3\ * 
              \I2Sone:bI2S:count_2\ * !\I2Sone:bI2S:count_1\ * 
              !\I2Sone:bI2S:rx_state_2\ * !\I2Sone:bI2S:rx_state_1\ * 
              !\I2Sone:bI2S:rx_state_0\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:count_6\ * !\I2Sone:bI2S:count_5\ * 
              \I2Sone:bI2S:count_3\ * \I2Sone:bI2S:count_2\ * 
              !\I2Sone:bI2S:count_1\ * !\I2Sone:bI2S:rx_state_2\ * 
              !\I2Sone:bI2S:rx_state_1\ * !\I2Sone:bI2S:rx_state_0\ * 
              \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:count_6\ * !\I2Sone:bI2S:count_4\ * 
              \I2Sone:bI2S:count_3\ * \I2Sone:bI2S:count_2\ * 
              !\I2Sone:bI2S:count_1\ * !\I2Sone:bI2S:rx_state_2\ * 
              !\I2Sone:bI2S:rx_state_1\ * !\I2Sone:bI2S:rx_state_0\ * 
              \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:rx_state_2\ * !\I2Sone:bI2S:rx_state_1\ * 
              \I2Sone:bI2S:rx_state_0\ * \I2Sone:bI2S:rxenable\
        );
        Output = \I2Sone:bI2S:rx_state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2Sone:bI2S:rx_state_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sone:bI2S:rx_state_2\ * !\I2Sone:bI2S:rx_state_1\ * 
              \I2Sone:bI2S:rx_state_0\ * \I2Sone:bI2S:rxenable\
        );
        Output = \I2Sone:bI2S:rx_state_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2Sone:bI2S:rx_f0_load\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sone:bI2S:rx_state_2\ * !\I2Sone:bI2S:rx_state_1\ * 
              \I2Sone:bI2S:rx_state_0\
            + \I2Sone:bI2S:rx_state_1\ * !\I2Sone:bI2S:rx_state_0\
        );
        Output = \I2Sone:bI2S:rx_f0_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2Sone:bI2S:rx_state_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Sone:bI2S:count_6\ * \I2Sone:bI2S:count_5\ * 
              \I2Sone:bI2S:count_4\ * \I2Sone:bI2S:count_3\ * 
              \I2Sone:bI2S:count_2\ * !\I2Sone:bI2S:count_1\ * 
              !\I2Sone:bI2S:rx_state_2\ * \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:count_6\ * !\I2Sone:bI2S:count_5\ * 
              \I2Sone:bI2S:count_3\ * \I2Sone:bI2S:count_2\ * 
              !\I2Sone:bI2S:count_1\ * !\I2Sone:bI2S:rx_state_2\ * 
              \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:count_6\ * !\I2Sone:bI2S:count_4\ * 
              \I2Sone:bI2S:count_3\ * \I2Sone:bI2S:count_2\ * 
              !\I2Sone:bI2S:count_1\ * !\I2Sone:bI2S:rx_state_2\ * 
              \I2Sone:bI2S:rxenable\
            + !\I2Sone:bI2S:rx_state_2\ * \I2Sone:bI2S:rx_state_1\ * 
              \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:rx_state_2\ * !\I2Sone:bI2S:rx_state_1\ * 
              \I2Sone:bI2S:rxenable\
            + \I2Sone:bI2S:rx_state_0\ * \I2Sone:bI2S:rxenable\
        );
        Output = \I2Sone:bI2S:rx_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_739, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sone:bI2S:reset\ * !\I2Sone:bI2S:count_6\
        );
        Output = Net_739 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2Sone:bI2S:reset\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sone:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Sone:bI2S:reset\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\
    PORT MAP (
        clock => Net_743 ,
        cs_addr_2 => \I2Sone:bI2S:rx_state_2\ ,
        cs_addr_1 => \I2Sone:bI2S:rx_state_1\ ,
        cs_addr_0 => \I2Sone:bI2S:rx_state_0\ ,
        route_si => \I2Sone:bI2S:rx_data_in_0\ ,
        f0_load => \I2Sone:bI2S:rx_f0_load\ ,
        f0_bus_stat_comb => Net_559_0 ,
        f0_blk_stat_comb => \I2Sone:bI2S:rx_f0_full_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\I2Sone:bI2S:BitCounter\
    PORT MAP (
        clock => Net_743 ,
        enable => \I2Sone:bI2S:ctrl_reg_out_2\ ,
        count_6 => \I2Sone:bI2S:count_6\ ,
        count_5 => \I2Sone:bI2S:count_5\ ,
        count_4 => \I2Sone:bI2S:count_4\ ,
        count_3 => \I2Sone:bI2S:count_3\ ,
        count_2 => \I2Sone:bI2S:count_2\ ,
        count_1 => \I2Sone:bI2S:count_1\ ,
        count_0 => Net_639 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2Sfour:bI2S:rx_overflow_sticky\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sfour:bI2S:ctrl_reg_out_1\ * \I2Sfour:bI2S:rx_f0_load\ * 
              \I2Sfour:bI2S:rx_f0_full_0\
            + \I2Sfour:bI2S:ctrl_reg_out_1\ * 
              \I2Sfour:bI2S:rx_overflow_sticky\
        );
        Output = \I2Sfour:bI2S:rx_overflow_sticky\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2Sfive:bI2S:rx_overflow_sticky\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sfive:bI2S:ctrl_reg_out_1\ * \I2Sfive:bI2S:rx_f0_load\ * 
              \I2Sfive:bI2S:rx_f0_full_0\
            + \I2Sfive:bI2S:ctrl_reg_out_1\ * 
              \I2Sfive:bI2S:rx_overflow_sticky\
        );
        Output = \I2Sfive:bI2S:rx_overflow_sticky\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2Sfour:bI2S:rx_overflow_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sfour:bI2S:rx_f0_load\ * \I2Sfour:bI2S:rx_f0_full_0\
        );
        Output = \I2Sfour:bI2S:rx_overflow_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2Sfive:bI2S:rx_overflow_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sfive:bI2S:rx_f0_load\ * \I2Sfive:bI2S:rx_f0_full_0\
        );
        Output = \I2Sfive:bI2S:rx_overflow_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2Sfive:bI2S:rxenable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Sfive:bI2S:ctrl_reg_out_2\ * !\I2Sfive:bI2S:count_6\ * 
              !\I2Sfive:bI2S:rx_overflow_sticky\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:ctrl_reg_out_2\ * !\I2Sfive:bI2S:count_5\ * 
              !\I2Sfive:bI2S:rx_overflow_sticky\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:ctrl_reg_out_2\ * !\I2Sfive:bI2S:count_4\ * 
              !\I2Sfive:bI2S:rx_overflow_sticky\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:ctrl_reg_out_2\ * !\I2Sfive:bI2S:count_3\ * 
              !\I2Sfive:bI2S:rx_overflow_sticky\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:ctrl_reg_out_2\ * !\I2Sfive:bI2S:count_2\ * 
              !\I2Sfive:bI2S:rx_overflow_sticky\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:ctrl_reg_out_2\ * \I2Sfive:bI2S:count_1\ * 
              !\I2Sfive:bI2S:rx_overflow_sticky\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:ctrl_reg_out_1\ * \I2Sfive:bI2S:count_6\ * 
              \I2Sfive:bI2S:count_5\ * \I2Sfive:bI2S:count_4\ * 
              \I2Sfive:bI2S:count_3\ * \I2Sfive:bI2S:count_2\ * 
              !\I2Sfive:bI2S:count_1\ * \I2Sfive:bI2S:count_0\ * 
              !\I2Sfive:bI2S:rx_overflow_sticky\
            + \I2Sfive:bI2S:count_6\ * \I2Sfive:bI2S:count_5\ * 
              \I2Sfive:bI2S:count_4\ * \I2Sfive:bI2S:count_3\ * 
              \I2Sfive:bI2S:count_2\ * !\I2Sfive:bI2S:count_1\ * 
              !\I2Sfive:bI2S:count_0\ * !\I2Sfive:bI2S:rx_overflow_sticky\ * 
              \I2Sfive:bI2S:rxenable\
        );
        Output = \I2Sfive:bI2S:rxenable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\
    PORT MAP (
        clock => Net_743 ,
        cs_addr_2 => \I2Sfive:bI2S:rx_state_2\ ,
        cs_addr_1 => \I2Sfive:bI2S:rx_state_1\ ,
        cs_addr_0 => \I2Sfive:bI2S:rx_state_0\ ,
        route_si => \I2Sfive:bI2S:rx_data_in_0\ ,
        f0_load => \I2Sfive:bI2S:rx_f0_load\ ,
        f0_bus_stat_comb => Net_688_0 ,
        f0_blk_stat_comb => \I2Sfive:bI2S:rx_f0_full_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\I2Sfive:bI2S:BitCounter\
    PORT MAP (
        clock => Net_743 ,
        enable => \I2Sfive:bI2S:ctrl_reg_out_2\ ,
        count_6 => \I2Sfive:bI2S:count_6\ ,
        count_5 => \I2Sfive:bI2S:count_5\ ,
        count_4 => \I2Sfive:bI2S:count_4\ ,
        count_3 => \I2Sfive:bI2S:count_3\ ,
        count_2 => \I2Sfive:bI2S:count_2\ ,
        count_1 => \I2Sfive:bI2S:count_1\ ,
        count_0 => \I2Sfive:bI2S:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2Sfour:bI2S:rx_state_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Sfour:bI2S:count_6\ * \I2Sfour:bI2S:count_5\ * 
              \I2Sfour:bI2S:count_4\ * \I2Sfour:bI2S:count_3\ * 
              \I2Sfour:bI2S:count_2\ * !\I2Sfour:bI2S:count_1\ * 
              !\I2Sfour:bI2S:rx_state_2\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:count_6\ * !\I2Sfour:bI2S:count_5\ * 
              \I2Sfour:bI2S:count_3\ * \I2Sfour:bI2S:count_2\ * 
              !\I2Sfour:bI2S:count_1\ * !\I2Sfour:bI2S:rx_state_2\ * 
              \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:count_6\ * !\I2Sfour:bI2S:count_4\ * 
              \I2Sfour:bI2S:count_3\ * \I2Sfour:bI2S:count_2\ * 
              !\I2Sfour:bI2S:count_1\ * !\I2Sfour:bI2S:rx_state_2\ * 
              \I2Sfour:bI2S:rxenable\
            + !\I2Sfour:bI2S:rx_state_2\ * \I2Sfour:bI2S:rx_state_1\ * 
              \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:rx_state_2\ * !\I2Sfour:bI2S:rx_state_1\ * 
              \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:rx_state_0\ * \I2Sfour:bI2S:rxenable\
        );
        Output = \I2Sfour:bI2S:rx_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2Sfour:bI2S:rx_f0_load\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sfour:bI2S:rx_state_2\ * !\I2Sfour:bI2S:rx_state_1\ * 
              \I2Sfour:bI2S:rx_state_0\
            + \I2Sfour:bI2S:rx_state_1\ * !\I2Sfour:bI2S:rx_state_0\
        );
        Output = \I2Sfour:bI2S:rx_f0_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2Sfour:bI2S:rx_state_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Sfour:bI2S:count_6\ * \I2Sfour:bI2S:count_5\ * 
              \I2Sfour:bI2S:count_4\ * \I2Sfour:bI2S:count_3\ * 
              \I2Sfour:bI2S:count_2\ * !\I2Sfour:bI2S:count_1\ * 
              !\I2Sfour:bI2S:rx_state_2\ * !\I2Sfour:bI2S:rx_state_1\ * 
              !\I2Sfour:bI2S:rx_state_0\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:count_6\ * !\I2Sfour:bI2S:count_5\ * 
              \I2Sfour:bI2S:count_3\ * \I2Sfour:bI2S:count_2\ * 
              !\I2Sfour:bI2S:count_1\ * !\I2Sfour:bI2S:rx_state_2\ * 
              !\I2Sfour:bI2S:rx_state_1\ * !\I2Sfour:bI2S:rx_state_0\ * 
              \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:count_6\ * !\I2Sfour:bI2S:count_4\ * 
              \I2Sfour:bI2S:count_3\ * \I2Sfour:bI2S:count_2\ * 
              !\I2Sfour:bI2S:count_1\ * !\I2Sfour:bI2S:rx_state_2\ * 
              !\I2Sfour:bI2S:rx_state_1\ * !\I2Sfour:bI2S:rx_state_0\ * 
              \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:rx_state_2\ * !\I2Sfour:bI2S:rx_state_1\ * 
              \I2Sfour:bI2S:rx_state_0\ * \I2Sfour:bI2S:rxenable\
        );
        Output = \I2Sfour:bI2S:rx_state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_668, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sfour:bI2S:reset\ * !\I2Sfour:bI2S:count_6\
        );
        Output = Net_668 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2Sfour:bI2S:reset\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sfour:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Sfour:bI2S:reset\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2Sfour:bI2S:rx_state_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sfour:bI2S:rx_state_2\ * !\I2Sfour:bI2S:rx_state_1\ * 
              \I2Sfour:bI2S:rx_state_0\ * \I2Sfour:bI2S:rxenable\
        );
        Output = \I2Sfour:bI2S:rx_state_2\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\
    PORT MAP (
        clock => Net_743 ,
        cs_addr_2 => \I2Sfour:bI2S:rx_state_2\ ,
        cs_addr_1 => \I2Sfour:bI2S:rx_state_1\ ,
        cs_addr_0 => \I2Sfour:bI2S:rx_state_0\ ,
        route_si => \I2Sfour:bI2S:rx_data_in_0\ ,
        f0_load => \I2Sfour:bI2S:rx_f0_load\ ,
        f0_bus_stat_comb => Net_659_0 ,
        f0_blk_stat_comb => \I2Sfour:bI2S:rx_f0_full_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2Sseven:bI2S:Rx:STS[0]:Sts\
    PORT MAP (
        clock => Net_743 ,
        status_1 => Net_702_0 ,
        status_0 => \I2Sseven:bI2S:rx_overflow_0\ ,
        interrupt => \I2Sseven:bI2S:rx_int_out_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2Sfour:bI2S:CtlReg\
    PORT MAP (
        clock => Net_743 ,
        control_7 => \I2Sfour:bI2S:ctrl_reg_out_7\ ,
        control_6 => \I2Sfour:bI2S:ctrl_reg_out_6\ ,
        control_5 => \I2Sfour:bI2S:ctrl_reg_out_5\ ,
        control_4 => \I2Sfour:bI2S:ctrl_reg_out_4\ ,
        control_3 => \I2Sfour:bI2S:ctrl_reg_out_3\ ,
        control_2 => \I2Sfour:bI2S:ctrl_reg_out_2\ ,
        control_1 => \I2Sfour:bI2S:ctrl_reg_out_1\ ,
        control_0 => \I2Sfour:bI2S:ctrl_reg_out_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00011111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2Sseven:bI2S:rxenable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Sseven:bI2S:ctrl_reg_out_2\ * !\I2Sseven:bI2S:count_6\ * 
              !\I2Sseven:bI2S:rx_overflow_sticky\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:ctrl_reg_out_2\ * !\I2Sseven:bI2S:count_5\ * 
              !\I2Sseven:bI2S:rx_overflow_sticky\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:ctrl_reg_out_2\ * !\I2Sseven:bI2S:count_4\ * 
              !\I2Sseven:bI2S:rx_overflow_sticky\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:ctrl_reg_out_2\ * !\I2Sseven:bI2S:count_3\ * 
              !\I2Sseven:bI2S:rx_overflow_sticky\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:ctrl_reg_out_2\ * !\I2Sseven:bI2S:count_2\ * 
              !\I2Sseven:bI2S:rx_overflow_sticky\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:ctrl_reg_out_2\ * \I2Sseven:bI2S:count_1\ * 
              !\I2Sseven:bI2S:rx_overflow_sticky\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:ctrl_reg_out_1\ * \I2Sseven:bI2S:count_6\ * 
              \I2Sseven:bI2S:count_5\ * \I2Sseven:bI2S:count_4\ * 
              \I2Sseven:bI2S:count_3\ * \I2Sseven:bI2S:count_2\ * 
              !\I2Sseven:bI2S:count_1\ * \I2Sseven:bI2S:count_0\ * 
              !\I2Sseven:bI2S:rx_overflow_sticky\
            + \I2Sseven:bI2S:count_6\ * \I2Sseven:bI2S:count_5\ * 
              \I2Sseven:bI2S:count_4\ * \I2Sseven:bI2S:count_3\ * 
              \I2Sseven:bI2S:count_2\ * !\I2Sseven:bI2S:count_1\ * 
              !\I2Sseven:bI2S:count_0\ * !\I2Sseven:bI2S:rx_overflow_sticky\ * 
              \I2Sseven:bI2S:rxenable\
        );
        Output = \I2Sseven:bI2S:rxenable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2Seight:bI2S:rxenable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Seight:bI2S:ctrl_reg_out_2\ * !\I2Seight:bI2S:count_6\ * 
              !\I2Seight:bI2S:rx_overflow_sticky\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:ctrl_reg_out_2\ * !\I2Seight:bI2S:count_5\ * 
              !\I2Seight:bI2S:rx_overflow_sticky\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:ctrl_reg_out_2\ * !\I2Seight:bI2S:count_4\ * 
              !\I2Seight:bI2S:rx_overflow_sticky\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:ctrl_reg_out_2\ * !\I2Seight:bI2S:count_3\ * 
              !\I2Seight:bI2S:rx_overflow_sticky\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:ctrl_reg_out_2\ * !\I2Seight:bI2S:count_2\ * 
              !\I2Seight:bI2S:rx_overflow_sticky\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:ctrl_reg_out_2\ * \I2Seight:bI2S:count_1\ * 
              !\I2Seight:bI2S:rx_overflow_sticky\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:ctrl_reg_out_1\ * \I2Seight:bI2S:count_6\ * 
              \I2Seight:bI2S:count_5\ * \I2Seight:bI2S:count_4\ * 
              \I2Seight:bI2S:count_3\ * \I2Seight:bI2S:count_2\ * 
              !\I2Seight:bI2S:count_1\ * \I2Seight:bI2S:count_0\ * 
              !\I2Seight:bI2S:rx_overflow_sticky\
            + \I2Seight:bI2S:count_6\ * \I2Seight:bI2S:count_5\ * 
              \I2Seight:bI2S:count_4\ * \I2Seight:bI2S:count_3\ * 
              \I2Seight:bI2S:count_2\ * !\I2Seight:bI2S:count_1\ * 
              !\I2Seight:bI2S:count_0\ * !\I2Seight:bI2S:rx_overflow_sticky\ * 
              \I2Seight:bI2S:rxenable\
        );
        Output = \I2Seight:bI2S:rxenable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\I2Seight:bI2S:BitCounter\
    PORT MAP (
        clock => Net_743 ,
        enable => \I2Seight:bI2S:ctrl_reg_out_2\ ,
        count_6 => \I2Seight:bI2S:count_6\ ,
        count_5 => \I2Seight:bI2S:count_5\ ,
        count_4 => \I2Seight:bI2S:count_4\ ,
        count_3 => \I2Seight:bI2S:count_3\ ,
        count_2 => \I2Seight:bI2S:count_2\ ,
        count_1 => \I2Seight:bI2S:count_1\ ,
        count_0 => \I2Seight:bI2S:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2Sseven:bI2S:rx_state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Sseven:bI2S:count_6\ * \I2Sseven:bI2S:count_5\ * 
              \I2Sseven:bI2S:count_4\ * \I2Sseven:bI2S:count_3\ * 
              \I2Sseven:bI2S:count_2\ * !\I2Sseven:bI2S:count_1\ * 
              !\I2Sseven:bI2S:rx_state_2\ * !\I2Sseven:bI2S:rx_state_1\ * 
              !\I2Sseven:bI2S:rx_state_0\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:count_6\ * !\I2Sseven:bI2S:count_5\ * 
              \I2Sseven:bI2S:count_3\ * \I2Sseven:bI2S:count_2\ * 
              !\I2Sseven:bI2S:count_1\ * !\I2Sseven:bI2S:rx_state_2\ * 
              !\I2Sseven:bI2S:rx_state_1\ * !\I2Sseven:bI2S:rx_state_0\ * 
              \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:count_6\ * !\I2Sseven:bI2S:count_4\ * 
              \I2Sseven:bI2S:count_3\ * \I2Sseven:bI2S:count_2\ * 
              !\I2Sseven:bI2S:count_1\ * !\I2Sseven:bI2S:rx_state_2\ * 
              !\I2Sseven:bI2S:rx_state_1\ * !\I2Sseven:bI2S:rx_state_0\ * 
              \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:rx_state_2\ * !\I2Sseven:bI2S:rx_state_1\ * 
              \I2Sseven:bI2S:rx_state_0\ * \I2Sseven:bI2S:rxenable\
        );
        Output = \I2Sseven:bI2S:rx_state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2Sseven:bI2S:rx_state_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sseven:bI2S:rx_state_2\ * !\I2Sseven:bI2S:rx_state_1\ * 
              \I2Sseven:bI2S:rx_state_0\ * \I2Sseven:bI2S:rxenable\
        );
        Output = \I2Sseven:bI2S:rx_state_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2Sseven:bI2S:rx_f0_load\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sseven:bI2S:rx_state_2\ * !\I2Sseven:bI2S:rx_state_1\ * 
              \I2Sseven:bI2S:rx_state_0\
            + \I2Sseven:bI2S:rx_state_1\ * !\I2Sseven:bI2S:rx_state_0\
        );
        Output = \I2Sseven:bI2S:rx_f0_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2Sseven:bI2S:rx_state_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Sseven:bI2S:count_6\ * \I2Sseven:bI2S:count_5\ * 
              \I2Sseven:bI2S:count_4\ * \I2Sseven:bI2S:count_3\ * 
              \I2Sseven:bI2S:count_2\ * !\I2Sseven:bI2S:count_1\ * 
              !\I2Sseven:bI2S:rx_state_2\ * \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:count_6\ * !\I2Sseven:bI2S:count_5\ * 
              \I2Sseven:bI2S:count_3\ * \I2Sseven:bI2S:count_2\ * 
              !\I2Sseven:bI2S:count_1\ * !\I2Sseven:bI2S:rx_state_2\ * 
              \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:count_6\ * !\I2Sseven:bI2S:count_4\ * 
              \I2Sseven:bI2S:count_3\ * \I2Sseven:bI2S:count_2\ * 
              !\I2Sseven:bI2S:count_1\ * !\I2Sseven:bI2S:rx_state_2\ * 
              \I2Sseven:bI2S:rxenable\
            + !\I2Sseven:bI2S:rx_state_2\ * \I2Sseven:bI2S:rx_state_1\ * 
              \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:rx_state_2\ * !\I2Sseven:bI2S:rx_state_1\ * 
              \I2Sseven:bI2S:rxenable\
            + \I2Sseven:bI2S:rx_state_0\ * \I2Sseven:bI2S:rxenable\
        );
        Output = \I2Sseven:bI2S:rx_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_711, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sseven:bI2S:reset\ * !\I2Sseven:bI2S:count_6\
        );
        Output = Net_711 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2Seight:bI2S:reset\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Seight:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Seight:bI2S:reset\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\
    PORT MAP (
        clock => Net_743 ,
        cs_addr_2 => \I2Sseven:bI2S:rx_state_2\ ,
        cs_addr_1 => \I2Sseven:bI2S:rx_state_1\ ,
        cs_addr_0 => \I2Sseven:bI2S:rx_state_0\ ,
        route_si => \I2Sseven:bI2S:rx_data_in_0\ ,
        f0_load => \I2Sseven:bI2S:rx_f0_load\ ,
        f0_bus_stat_comb => Net_702_0 ,
        f0_blk_stat_comb => \I2Sseven:bI2S:rx_f0_full_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\I2Sseven:bI2S:BitCounter\
    PORT MAP (
        clock => Net_743 ,
        enable => \I2Sseven:bI2S:ctrl_reg_out_2\ ,
        count_6 => \I2Sseven:bI2S:count_6\ ,
        count_5 => \I2Sseven:bI2S:count_5\ ,
        count_4 => \I2Sseven:bI2S:count_4\ ,
        count_3 => \I2Sseven:bI2S:count_3\ ,
        count_2 => \I2Sseven:bI2S:count_2\ ,
        count_1 => \I2Sseven:bI2S:count_1\ ,
        count_0 => \I2Sseven:bI2S:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2Sseven:bI2S:rx_overflow_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sseven:bI2S:rx_f0_load\ * \I2Sseven:bI2S:rx_f0_full_0\
        );
        Output = \I2Sseven:bI2S:rx_overflow_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2Sseven:bI2S:rx_overflow_sticky\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sseven:bI2S:ctrl_reg_out_1\ * \I2Sseven:bI2S:rx_f0_load\ * 
              \I2Sseven:bI2S:rx_f0_full_0\
            + \I2Sseven:bI2S:ctrl_reg_out_1\ * 
              \I2Sseven:bI2S:rx_overflow_sticky\
        );
        Output = \I2Sseven:bI2S:rx_overflow_sticky\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2Sseven:bI2S:reset\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sseven:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Sseven:bI2S:reset\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2Stwo:bI2S:rxenable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Stwo:bI2S:ctrl_reg_out_2\ * !\I2Stwo:bI2S:count_6\ * 
              !\I2Stwo:bI2S:rx_overflow_sticky\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:ctrl_reg_out_2\ * !\I2Stwo:bI2S:count_5\ * 
              !\I2Stwo:bI2S:rx_overflow_sticky\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:ctrl_reg_out_2\ * !\I2Stwo:bI2S:count_4\ * 
              !\I2Stwo:bI2S:rx_overflow_sticky\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:ctrl_reg_out_2\ * !\I2Stwo:bI2S:count_3\ * 
              !\I2Stwo:bI2S:rx_overflow_sticky\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:ctrl_reg_out_2\ * !\I2Stwo:bI2S:count_2\ * 
              !\I2Stwo:bI2S:rx_overflow_sticky\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:ctrl_reg_out_2\ * \I2Stwo:bI2S:count_1\ * 
              !\I2Stwo:bI2S:rx_overflow_sticky\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:ctrl_reg_out_1\ * \I2Stwo:bI2S:count_6\ * 
              \I2Stwo:bI2S:count_5\ * \I2Stwo:bI2S:count_4\ * 
              \I2Stwo:bI2S:count_3\ * \I2Stwo:bI2S:count_2\ * 
              !\I2Stwo:bI2S:count_1\ * \I2Stwo:bI2S:count_0\ * 
              !\I2Stwo:bI2S:rx_overflow_sticky\
            + \I2Stwo:bI2S:count_6\ * \I2Stwo:bI2S:count_5\ * 
              \I2Stwo:bI2S:count_4\ * \I2Stwo:bI2S:count_3\ * 
              \I2Stwo:bI2S:count_2\ * !\I2Stwo:bI2S:count_1\ * 
              !\I2Stwo:bI2S:count_0\ * !\I2Stwo:bI2S:rx_overflow_sticky\ * 
              \I2Stwo:bI2S:rxenable\
        );
        Output = \I2Stwo:bI2S:rxenable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\I2Sseven:bI2S:CtlReg\
    PORT MAP (
        clock => Net_743 ,
        control_7 => \I2Sseven:bI2S:ctrl_reg_out_7\ ,
        control_6 => \I2Sseven:bI2S:ctrl_reg_out_6\ ,
        control_5 => \I2Sseven:bI2S:ctrl_reg_out_5\ ,
        control_4 => \I2Sseven:bI2S:ctrl_reg_out_4\ ,
        control_3 => \I2Sseven:bI2S:ctrl_reg_out_3\ ,
        control_2 => \I2Sseven:bI2S:ctrl_reg_out_2\ ,
        control_1 => \I2Sseven:bI2S:ctrl_reg_out_1\ ,
        control_0 => \I2Sseven:bI2S:ctrl_reg_out_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00011111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2Sthree:bI2S:rx_state_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Sthree:bI2S:count_6\ * \I2Sthree:bI2S:count_5\ * 
              \I2Sthree:bI2S:count_4\ * \I2Sthree:bI2S:count_3\ * 
              \I2Sthree:bI2S:count_2\ * !\I2Sthree:bI2S:count_1\ * 
              !\I2Sthree:bI2S:rx_state_2\ * !\I2Sthree:bI2S:rx_state_1\ * 
              !\I2Sthree:bI2S:rx_state_0\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:count_6\ * !\I2Sthree:bI2S:count_5\ * 
              \I2Sthree:bI2S:count_3\ * \I2Sthree:bI2S:count_2\ * 
              !\I2Sthree:bI2S:count_1\ * !\I2Sthree:bI2S:rx_state_2\ * 
              !\I2Sthree:bI2S:rx_state_1\ * !\I2Sthree:bI2S:rx_state_0\ * 
              \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:count_6\ * !\I2Sthree:bI2S:count_4\ * 
              \I2Sthree:bI2S:count_3\ * \I2Sthree:bI2S:count_2\ * 
              !\I2Sthree:bI2S:count_1\ * !\I2Sthree:bI2S:rx_state_2\ * 
              !\I2Sthree:bI2S:rx_state_1\ * !\I2Sthree:bI2S:rx_state_0\ * 
              \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:rx_state_2\ * !\I2Sthree:bI2S:rx_state_1\ * 
              \I2Sthree:bI2S:rx_state_0\ * \I2Sthree:bI2S:rxenable\
        );
        Output = \I2Sthree:bI2S:rx_state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2Sthree:bI2S:rx_state_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sthree:bI2S:rx_state_2\ * !\I2Sthree:bI2S:rx_state_1\ * 
              \I2Sthree:bI2S:rx_state_0\ * \I2Sthree:bI2S:rxenable\
        );
        Output = \I2Sthree:bI2S:rx_state_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2Sthree:bI2S:rx_f0_load\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sthree:bI2S:rx_state_2\ * !\I2Sthree:bI2S:rx_state_1\ * 
              \I2Sthree:bI2S:rx_state_0\
            + \I2Sthree:bI2S:rx_state_1\ * !\I2Sthree:bI2S:rx_state_0\
        );
        Output = \I2Sthree:bI2S:rx_f0_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2Sthree:bI2S:rx_state_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Sthree:bI2S:count_6\ * \I2Sthree:bI2S:count_5\ * 
              \I2Sthree:bI2S:count_4\ * \I2Sthree:bI2S:count_3\ * 
              \I2Sthree:bI2S:count_2\ * !\I2Sthree:bI2S:count_1\ * 
              !\I2Sthree:bI2S:rx_state_2\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:count_6\ * !\I2Sthree:bI2S:count_5\ * 
              \I2Sthree:bI2S:count_3\ * \I2Sthree:bI2S:count_2\ * 
              !\I2Sthree:bI2S:count_1\ * !\I2Sthree:bI2S:rx_state_2\ * 
              \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:count_6\ * !\I2Sthree:bI2S:count_4\ * 
              \I2Sthree:bI2S:count_3\ * \I2Sthree:bI2S:count_2\ * 
              !\I2Sthree:bI2S:count_1\ * !\I2Sthree:bI2S:rx_state_2\ * 
              \I2Sthree:bI2S:rxenable\
            + !\I2Sthree:bI2S:rx_state_2\ * \I2Sthree:bI2S:rx_state_1\ * 
              \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:rx_state_2\ * !\I2Sthree:bI2S:rx_state_1\ * 
              \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:rx_state_0\ * \I2Sthree:bI2S:rxenable\
        );
        Output = \I2Sthree:bI2S:rx_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2Sthree:bI2S:reset\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sthree:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Sthree:bI2S:reset\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_625, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sthree:bI2S:reset\ * !\I2Sthree:bI2S:count_6\
        );
        Output = Net_625 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\
    PORT MAP (
        clock => Net_743 ,
        cs_addr_2 => \I2Sthree:bI2S:rx_state_2\ ,
        cs_addr_1 => \I2Sthree:bI2S:rx_state_1\ ,
        cs_addr_0 => \I2Sthree:bI2S:rx_state_0\ ,
        route_si => \I2Sthree:bI2S:rx_data_in_0\ ,
        f0_load => \I2Sthree:bI2S:rx_f0_load\ ,
        f0_bus_stat_comb => Net_616_0 ,
        f0_blk_stat_comb => \I2Sthree:bI2S:rx_f0_full_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2Sthree:bI2S:Rx:STS[0]:Sts\
    PORT MAP (
        clock => Net_743 ,
        status_1 => Net_616_0 ,
        status_0 => \I2Sthree:bI2S:rx_overflow_0\ ,
        interrupt => \I2Sthree:bI2S:rx_int_out_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2Sthree:bI2S:CtlReg\
    PORT MAP (
        clock => Net_743 ,
        control_7 => \I2Sthree:bI2S:ctrl_reg_out_7\ ,
        control_6 => \I2Sthree:bI2S:ctrl_reg_out_6\ ,
        control_5 => \I2Sthree:bI2S:ctrl_reg_out_5\ ,
        control_4 => \I2Sthree:bI2S:ctrl_reg_out_4\ ,
        control_3 => \I2Sthree:bI2S:ctrl_reg_out_3\ ,
        control_2 => \I2Sthree:bI2S:ctrl_reg_out_2\ ,
        control_1 => \I2Sthree:bI2S:ctrl_reg_out_1\ ,
        control_0 => \I2Sthree:bI2S:ctrl_reg_out_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00011111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2Sfive:bI2S:rx_state_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Sfive:bI2S:count_6\ * \I2Sfive:bI2S:count_5\ * 
              \I2Sfive:bI2S:count_4\ * \I2Sfive:bI2S:count_3\ * 
              \I2Sfive:bI2S:count_2\ * !\I2Sfive:bI2S:count_1\ * 
              !\I2Sfive:bI2S:rx_state_2\ * !\I2Sfive:bI2S:rx_state_1\ * 
              !\I2Sfive:bI2S:rx_state_0\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:count_6\ * !\I2Sfive:bI2S:count_5\ * 
              \I2Sfive:bI2S:count_3\ * \I2Sfive:bI2S:count_2\ * 
              !\I2Sfive:bI2S:count_1\ * !\I2Sfive:bI2S:rx_state_2\ * 
              !\I2Sfive:bI2S:rx_state_1\ * !\I2Sfive:bI2S:rx_state_0\ * 
              \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:count_6\ * !\I2Sfive:bI2S:count_4\ * 
              \I2Sfive:bI2S:count_3\ * \I2Sfive:bI2S:count_2\ * 
              !\I2Sfive:bI2S:count_1\ * !\I2Sfive:bI2S:rx_state_2\ * 
              !\I2Sfive:bI2S:rx_state_1\ * !\I2Sfive:bI2S:rx_state_0\ * 
              \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:rx_state_2\ * !\I2Sfive:bI2S:rx_state_1\ * 
              \I2Sfive:bI2S:rx_state_0\ * \I2Sfive:bI2S:rxenable\
        );
        Output = \I2Sfive:bI2S:rx_state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2Sfive:bI2S:rx_state_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sfive:bI2S:rx_state_2\ * !\I2Sfive:bI2S:rx_state_1\ * 
              \I2Sfive:bI2S:rx_state_0\ * \I2Sfive:bI2S:rxenable\
        );
        Output = \I2Sfive:bI2S:rx_state_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2Sfive:bI2S:rx_f0_load\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sfive:bI2S:rx_state_2\ * !\I2Sfive:bI2S:rx_state_1\ * 
              \I2Sfive:bI2S:rx_state_0\
            + \I2Sfive:bI2S:rx_state_1\ * !\I2Sfive:bI2S:rx_state_0\
        );
        Output = \I2Sfive:bI2S:rx_f0_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2Sfive:bI2S:rx_state_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Sfive:bI2S:count_6\ * \I2Sfive:bI2S:count_5\ * 
              \I2Sfive:bI2S:count_4\ * \I2Sfive:bI2S:count_3\ * 
              \I2Sfive:bI2S:count_2\ * !\I2Sfive:bI2S:count_1\ * 
              !\I2Sfive:bI2S:rx_state_2\ * \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:count_6\ * !\I2Sfive:bI2S:count_5\ * 
              \I2Sfive:bI2S:count_3\ * \I2Sfive:bI2S:count_2\ * 
              !\I2Sfive:bI2S:count_1\ * !\I2Sfive:bI2S:rx_state_2\ * 
              \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:count_6\ * !\I2Sfive:bI2S:count_4\ * 
              \I2Sfive:bI2S:count_3\ * \I2Sfive:bI2S:count_2\ * 
              !\I2Sfive:bI2S:count_1\ * !\I2Sfive:bI2S:rx_state_2\ * 
              \I2Sfive:bI2S:rxenable\
            + !\I2Sfive:bI2S:rx_state_2\ * \I2Sfive:bI2S:rx_state_1\ * 
              \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:rx_state_2\ * !\I2Sfive:bI2S:rx_state_1\ * 
              \I2Sfive:bI2S:rxenable\
            + \I2Sfive:bI2S:rx_state_0\ * \I2Sfive:bI2S:rxenable\
        );
        Output = \I2Sfive:bI2S:rx_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_697, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sfive:bI2S:reset\ * !\I2Sfive:bI2S:count_6\
        );
        Output = Net_697 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2Sfive:bI2S:reset\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Sfive:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Sfive:bI2S:reset\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\I2Sfour:bI2S:Rx:STS[0]:Sts\
    PORT MAP (
        clock => Net_743 ,
        status_1 => Net_659_0 ,
        status_0 => \I2Sfour:bI2S:rx_overflow_0\ ,
        interrupt => \I2Sfour:bI2S:rx_int_out_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2Sfive:bI2S:CtlReg\
    PORT MAP (
        clock => Net_743 ,
        control_7 => \I2Sfive:bI2S:ctrl_reg_out_7\ ,
        control_6 => \I2Sfive:bI2S:ctrl_reg_out_6\ ,
        control_5 => \I2Sfive:bI2S:ctrl_reg_out_5\ ,
        control_4 => \I2Sfive:bI2S:ctrl_reg_out_4\ ,
        control_3 => \I2Sfive:bI2S:ctrl_reg_out_3\ ,
        control_2 => \I2Sfive:bI2S:ctrl_reg_out_2\ ,
        control_1 => \I2Sfive:bI2S:ctrl_reg_out_1\ ,
        control_0 => \I2Sfive:bI2S:ctrl_reg_out_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00011111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2Sfour:bI2S:rxenable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Sfour:bI2S:ctrl_reg_out_2\ * !\I2Sfour:bI2S:count_6\ * 
              !\I2Sfour:bI2S:rx_overflow_sticky\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:ctrl_reg_out_2\ * !\I2Sfour:bI2S:count_5\ * 
              !\I2Sfour:bI2S:rx_overflow_sticky\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:ctrl_reg_out_2\ * !\I2Sfour:bI2S:count_4\ * 
              !\I2Sfour:bI2S:rx_overflow_sticky\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:ctrl_reg_out_2\ * !\I2Sfour:bI2S:count_3\ * 
              !\I2Sfour:bI2S:rx_overflow_sticky\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:ctrl_reg_out_2\ * !\I2Sfour:bI2S:count_2\ * 
              !\I2Sfour:bI2S:rx_overflow_sticky\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:ctrl_reg_out_2\ * \I2Sfour:bI2S:count_1\ * 
              !\I2Sfour:bI2S:rx_overflow_sticky\ * \I2Sfour:bI2S:rxenable\
            + \I2Sfour:bI2S:ctrl_reg_out_1\ * \I2Sfour:bI2S:count_6\ * 
              \I2Sfour:bI2S:count_5\ * \I2Sfour:bI2S:count_4\ * 
              \I2Sfour:bI2S:count_3\ * \I2Sfour:bI2S:count_2\ * 
              !\I2Sfour:bI2S:count_1\ * \I2Sfour:bI2S:count_0\ * 
              !\I2Sfour:bI2S:rx_overflow_sticky\
            + \I2Sfour:bI2S:count_6\ * \I2Sfour:bI2S:count_5\ * 
              \I2Sfour:bI2S:count_4\ * \I2Sfour:bI2S:count_3\ * 
              \I2Sfour:bI2S:count_2\ * !\I2Sfour:bI2S:count_1\ * 
              !\I2Sfour:bI2S:count_0\ * !\I2Sfour:bI2S:rx_overflow_sticky\ * 
              \I2Sfour:bI2S:rxenable\
        );
        Output = \I2Sfour:bI2S:rxenable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2Sfour:bI2S:rx_data_in_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2Sfour:bI2S:count_0\ * Net_663
            + \I2Sfour:bI2S:count_0\ * \I2Sfour:bI2S:rx_data_in_0\
        );
        Output = \I2Sfour:bI2S:rx_data_in_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2Sseven:bI2S:rx_data_in_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2Sseven:bI2S:count_0\ * Net_742
            + \I2Sseven:bI2S:count_0\ * \I2Sseven:bI2S:rx_data_in_0\
        );
        Output = \I2Sseven:bI2S:rx_data_in_0\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\I2Sfour:bI2S:BitCounter\
    PORT MAP (
        clock => Net_743 ,
        enable => \I2Sfour:bI2S:ctrl_reg_out_2\ ,
        count_6 => \I2Sfour:bI2S:count_6\ ,
        count_5 => \I2Sfour:bI2S:count_5\ ,
        count_4 => \I2Sfour:bI2S:count_4\ ,
        count_3 => \I2Sfour:bI2S:count_3\ ,
        count_2 => \I2Sfour:bI2S:count_2\ ,
        count_1 => \I2Sfour:bI2S:count_1\ ,
        count_0 => \I2Sfour:bI2S:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2Seight:bI2S:rx_state_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Seight:bI2S:count_6\ * \I2Seight:bI2S:count_5\ * 
              \I2Seight:bI2S:count_4\ * \I2Seight:bI2S:count_3\ * 
              \I2Seight:bI2S:count_2\ * !\I2Seight:bI2S:count_1\ * 
              !\I2Seight:bI2S:rx_state_2\ * !\I2Seight:bI2S:rx_state_1\ * 
              !\I2Seight:bI2S:rx_state_0\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:count_6\ * !\I2Seight:bI2S:count_5\ * 
              \I2Seight:bI2S:count_3\ * \I2Seight:bI2S:count_2\ * 
              !\I2Seight:bI2S:count_1\ * !\I2Seight:bI2S:rx_state_2\ * 
              !\I2Seight:bI2S:rx_state_1\ * !\I2Seight:bI2S:rx_state_0\ * 
              \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:count_6\ * !\I2Seight:bI2S:count_4\ * 
              \I2Seight:bI2S:count_3\ * \I2Seight:bI2S:count_2\ * 
              !\I2Seight:bI2S:count_1\ * !\I2Seight:bI2S:rx_state_2\ * 
              !\I2Seight:bI2S:rx_state_1\ * !\I2Seight:bI2S:rx_state_0\ * 
              \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:rx_state_2\ * !\I2Seight:bI2S:rx_state_1\ * 
              \I2Seight:bI2S:rx_state_0\ * \I2Seight:bI2S:rxenable\
        );
        Output = \I2Seight:bI2S:rx_state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2Seight:bI2S:rx_state_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Seight:bI2S:rx_state_2\ * !\I2Seight:bI2S:rx_state_1\ * 
              \I2Seight:bI2S:rx_state_0\ * \I2Seight:bI2S:rxenable\
        );
        Output = \I2Seight:bI2S:rx_state_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2Seight:bI2S:rx_f0_load\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Seight:bI2S:rx_state_2\ * !\I2Seight:bI2S:rx_state_1\ * 
              \I2Seight:bI2S:rx_state_0\
            + \I2Seight:bI2S:rx_state_1\ * !\I2Seight:bI2S:rx_state_0\
        );
        Output = \I2Seight:bI2S:rx_f0_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2Seight:bI2S:rx_state_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Seight:bI2S:count_6\ * \I2Seight:bI2S:count_5\ * 
              \I2Seight:bI2S:count_4\ * \I2Seight:bI2S:count_3\ * 
              \I2Seight:bI2S:count_2\ * !\I2Seight:bI2S:count_1\ * 
              !\I2Seight:bI2S:rx_state_2\ * \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:count_6\ * !\I2Seight:bI2S:count_5\ * 
              \I2Seight:bI2S:count_3\ * \I2Seight:bI2S:count_2\ * 
              !\I2Seight:bI2S:count_1\ * !\I2Seight:bI2S:rx_state_2\ * 
              \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:count_6\ * !\I2Seight:bI2S:count_4\ * 
              \I2Seight:bI2S:count_3\ * \I2Seight:bI2S:count_2\ * 
              !\I2Seight:bI2S:count_1\ * !\I2Seight:bI2S:rx_state_2\ * 
              \I2Seight:bI2S:rxenable\
            + !\I2Seight:bI2S:rx_state_2\ * \I2Seight:bI2S:rx_state_1\ * 
              \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:rx_state_2\ * !\I2Seight:bI2S:rx_state_1\ * 
              \I2Seight:bI2S:rxenable\
            + \I2Seight:bI2S:rx_state_0\ * \I2Seight:bI2S:rxenable\
        );
        Output = \I2Seight:bI2S:rx_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_725, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Seight:bI2S:reset\ * !\I2Seight:bI2S:count_6\
        );
        Output = Net_725 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\
    PORT MAP (
        clock => Net_743 ,
        cs_addr_2 => \I2Seight:bI2S:rx_state_2\ ,
        cs_addr_1 => \I2Seight:bI2S:rx_state_1\ ,
        cs_addr_0 => \I2Seight:bI2S:rx_state_0\ ,
        route_si => \I2Seight:bI2S:rx_data_in_0\ ,
        f0_load => \I2Seight:bI2S:rx_f0_load\ ,
        f0_bus_stat_comb => Net_716_0 ,
        f0_blk_stat_comb => \I2Seight:bI2S:rx_f0_full_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2Seight:bI2S:Rx:STS[0]:Sts\
    PORT MAP (
        clock => Net_743 ,
        status_1 => Net_716_0 ,
        status_0 => \I2Seight:bI2S:rx_overflow_0\ ,
        interrupt => \I2Seight:bI2S:rx_int_out_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2Seight:bI2S:rx_data_in_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2Seight:bI2S:count_0\ * Net_720
            + \I2Seight:bI2S:count_0\ * \I2Seight:bI2S:rx_data_in_0\
        );
        Output = \I2Seight:bI2S:rx_data_in_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2Stwo:bI2S:rx_data_in_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !\I2Stwo:bI2S:count_0\
            + \I2Stwo:bI2S:count_0\ * \I2Stwo:bI2S:rx_data_in_0\
        );
        Output = \I2Stwo:bI2S:rx_data_in_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2Stwo:bI2S:rx_overflow_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Stwo:bI2S:rx_f0_load\ * \I2Stwo:bI2S:rx_f0_full_0\
        );
        Output = \I2Stwo:bI2S:rx_overflow_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2Stwo:bI2S:rx_overflow_sticky\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Stwo:bI2S:ctrl_reg_out_1\ * \I2Stwo:bI2S:rx_f0_load\ * 
              \I2Stwo:bI2S:rx_f0_full_0\
            + \I2Stwo:bI2S:ctrl_reg_out_1\ * \I2Stwo:bI2S:rx_overflow_sticky\
        );
        Output = \I2Stwo:bI2S:rx_overflow_sticky\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2Seight:bI2S:rx_overflow_sticky\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Seight:bI2S:ctrl_reg_out_1\ * \I2Seight:bI2S:rx_f0_load\ * 
              \I2Seight:bI2S:rx_f0_full_0\
            + \I2Seight:bI2S:ctrl_reg_out_1\ * 
              \I2Seight:bI2S:rx_overflow_sticky\
        );
        Output = \I2Seight:bI2S:rx_overflow_sticky\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2Seight:bI2S:rx_overflow_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Seight:bI2S:rx_f0_load\ * \I2Seight:bI2S:rx_f0_full_0\
        );
        Output = \I2Seight:bI2S:rx_overflow_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\I2Stwo:bI2S:Rx:STS[0]:Sts\
    PORT MAP (
        clock => Net_743 ,
        status_1 => Net_26_0 ,
        status_0 => \I2Stwo:bI2S:rx_overflow_0\ ,
        interrupt => \I2Stwo:bI2S:rx_int_out_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2Stwo:bI2S:CtlReg\
    PORT MAP (
        clock => Net_743 ,
        control_7 => \I2Stwo:bI2S:ctrl_reg_out_7\ ,
        control_6 => \I2Stwo:bI2S:ctrl_reg_out_6\ ,
        control_5 => \I2Stwo:bI2S:ctrl_reg_out_5\ ,
        control_4 => \I2Stwo:bI2S:ctrl_reg_out_4\ ,
        control_3 => \I2Stwo:bI2S:ctrl_reg_out_3\ ,
        control_2 => \I2Stwo:bI2S:ctrl_reg_out_2\ ,
        control_1 => \I2Stwo:bI2S:ctrl_reg_out_1\ ,
        control_0 => \I2Stwo:bI2S:ctrl_reg_out_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00011111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2Stwo:bI2S:rx_state_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2Stwo:bI2S:count_6\ * \I2Stwo:bI2S:count_5\ * 
              \I2Stwo:bI2S:count_4\ * \I2Stwo:bI2S:count_3\ * 
              \I2Stwo:bI2S:count_2\ * !\I2Stwo:bI2S:count_1\ * 
              !\I2Stwo:bI2S:rx_state_2\ * !\I2Stwo:bI2S:rx_state_1\ * 
              !\I2Stwo:bI2S:rx_state_0\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:count_6\ * !\I2Stwo:bI2S:count_5\ * 
              \I2Stwo:bI2S:count_3\ * \I2Stwo:bI2S:count_2\ * 
              !\I2Stwo:bI2S:count_1\ * !\I2Stwo:bI2S:rx_state_2\ * 
              !\I2Stwo:bI2S:rx_state_1\ * !\I2Stwo:bI2S:rx_state_0\ * 
              \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:count_6\ * !\I2Stwo:bI2S:count_4\ * 
              \I2Stwo:bI2S:count_3\ * \I2Stwo:bI2S:count_2\ * 
              !\I2Stwo:bI2S:count_1\ * !\I2Stwo:bI2S:rx_state_2\ * 
              !\I2Stwo:bI2S:rx_state_1\ * !\I2Stwo:bI2S:rx_state_0\ * 
              \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:rx_state_2\ * !\I2Stwo:bI2S:rx_state_1\ * 
              \I2Stwo:bI2S:rx_state_0\ * \I2Stwo:bI2S:rxenable\
        );
        Output = \I2Stwo:bI2S:rx_state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2Stwo:bI2S:rx_state_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Stwo:bI2S:rx_state_2\ * !\I2Stwo:bI2S:rx_state_1\ * 
              \I2Stwo:bI2S:rx_state_0\ * \I2Stwo:bI2S:rxenable\
        );
        Output = \I2Stwo:bI2S:rx_state_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2Stwo:bI2S:rx_f0_load\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Stwo:bI2S:rx_state_2\ * !\I2Stwo:bI2S:rx_state_1\ * 
              \I2Stwo:bI2S:rx_state_0\
            + \I2Stwo:bI2S:rx_state_1\ * !\I2Stwo:bI2S:rx_state_0\
        );
        Output = \I2Stwo:bI2S:rx_f0_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2Stwo:bI2S:reset\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Stwo:bI2S:ctrl_reg_out_2\
        );
        Output = \I2Stwo:bI2S:reset\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2Stwo:bI2S:rx_state_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2Stwo:bI2S:count_6\ * \I2Stwo:bI2S:count_5\ * 
              \I2Stwo:bI2S:count_4\ * \I2Stwo:bI2S:count_3\ * 
              \I2Stwo:bI2S:count_2\ * !\I2Stwo:bI2S:count_1\ * 
              !\I2Stwo:bI2S:rx_state_2\ * \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:count_6\ * !\I2Stwo:bI2S:count_5\ * 
              \I2Stwo:bI2S:count_3\ * \I2Stwo:bI2S:count_2\ * 
              !\I2Stwo:bI2S:count_1\ * !\I2Stwo:bI2S:rx_state_2\ * 
              \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:count_6\ * !\I2Stwo:bI2S:count_4\ * 
              \I2Stwo:bI2S:count_3\ * \I2Stwo:bI2S:count_2\ * 
              !\I2Stwo:bI2S:count_1\ * !\I2Stwo:bI2S:rx_state_2\ * 
              \I2Stwo:bI2S:rxenable\
            + !\I2Stwo:bI2S:rx_state_2\ * \I2Stwo:bI2S:rx_state_1\ * 
              \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:rx_state_2\ * !\I2Stwo:bI2S:rx_state_1\ * 
              \I2Stwo:bI2S:rxenable\
            + \I2Stwo:bI2S:rx_state_0\ * \I2Stwo:bI2S:rxenable\
        );
        Output = \I2Stwo:bI2S:rx_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_74, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2Stwo:bI2S:reset\ * !\I2Stwo:bI2S:count_6\
        );
        Output = Net_74 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\
    PORT MAP (
        clock => Net_743 ,
        cs_addr_2 => \I2Stwo:bI2S:rx_state_2\ ,
        cs_addr_1 => \I2Stwo:bI2S:rx_state_1\ ,
        cs_addr_0 => \I2Stwo:bI2S:rx_state_0\ ,
        route_si => \I2Stwo:bI2S:rx_data_in_0\ ,
        f0_load => \I2Stwo:bI2S:rx_f0_load\ ,
        f0_bus_stat_comb => Net_26_0 ,
        f0_blk_stat_comb => \I2Stwo:bI2S:rx_f0_full_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\I2Stwo:bI2S:BitCounter\
    PORT MAP (
        clock => Net_743 ,
        enable => \I2Stwo:bI2S:ctrl_reg_out_2\ ,
        count_6 => \I2Stwo:bI2S:count_6\ ,
        count_5 => \I2Stwo:bI2S:count_5\ ,
        count_4 => \I2Stwo:bI2S:count_4\ ,
        count_3 => \I2Stwo:bI2S:count_3\ ,
        count_2 => \I2Stwo:bI2S:count_2\ ,
        count_1 => \I2Stwo:bI2S:count_1\ ,
        count_0 => \I2Stwo:bI2S:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2Sthree:bI2S:rxenable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2Sthree:bI2S:ctrl_reg_out_2\ * !\I2Sthree:bI2S:count_6\ * 
              !\I2Sthree:bI2S:rx_overflow_sticky\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:ctrl_reg_out_2\ * !\I2Sthree:bI2S:count_5\ * 
              !\I2Sthree:bI2S:rx_overflow_sticky\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:ctrl_reg_out_2\ * !\I2Sthree:bI2S:count_4\ * 
              !\I2Sthree:bI2S:rx_overflow_sticky\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:ctrl_reg_out_2\ * !\I2Sthree:bI2S:count_3\ * 
              !\I2Sthree:bI2S:rx_overflow_sticky\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:ctrl_reg_out_2\ * !\I2Sthree:bI2S:count_2\ * 
              !\I2Sthree:bI2S:rx_overflow_sticky\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:ctrl_reg_out_2\ * \I2Sthree:bI2S:count_1\ * 
              !\I2Sthree:bI2S:rx_overflow_sticky\ * \I2Sthree:bI2S:rxenable\
            + \I2Sthree:bI2S:ctrl_reg_out_1\ * \I2Sthree:bI2S:count_6\ * 
              \I2Sthree:bI2S:count_5\ * \I2Sthree:bI2S:count_4\ * 
              \I2Sthree:bI2S:count_3\ * \I2Sthree:bI2S:count_2\ * 
              !\I2Sthree:bI2S:count_1\ * \I2Sthree:bI2S:count_0\ * 
              !\I2Sthree:bI2S:rx_overflow_sticky\
            + \I2Sthree:bI2S:count_6\ * \I2Sthree:bI2S:count_5\ * 
              \I2Sthree:bI2S:count_4\ * \I2Sthree:bI2S:count_3\ * 
              \I2Sthree:bI2S:count_2\ * !\I2Sthree:bI2S:count_1\ * 
              !\I2Sthree:bI2S:count_0\ * !\I2Sthree:bI2S:rx_overflow_sticky\ * 
              \I2Sthree:bI2S:rxenable\
        );
        Output = \I2Sthree:bI2S:rxenable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\I2Sthree:bI2S:rx_overflow_sticky\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_743) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2Sthree:bI2S:ctrl_reg_out_1\ * \I2Sthree:bI2S:rx_f0_load\ * 
              \I2Sthree:bI2S:rx_f0_full_0\
            + \I2Sthree:bI2S:ctrl_reg_out_1\ * 
              \I2Sthree:bI2S:rx_overflow_sticky\
        );
        Output = \I2Sthree:bI2S:rx_overflow_sticky\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2Sthree:bI2S:rx_overflow_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2Sthree:bI2S:rx_f0_load\ * \I2Sthree:bI2S:rx_f0_full_0\
        );
        Output = \I2Sthree:bI2S:rx_overflow_0\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\I2Sthree:bI2S:BitCounter\
    PORT MAP (
        clock => Net_743 ,
        enable => \I2Sthree:bI2S:ctrl_reg_out_2\ ,
        count_6 => \I2Sthree:bI2S:count_6\ ,
        count_5 => \I2Sthree:bI2S:count_5\ ,
        count_4 => \I2Sthree:bI2S:count_4\ ,
        count_3 => \I2Sthree:bI2S:count_3\ ,
        count_2 => \I2Sthree:bI2S:count_2\ ,
        count_1 => \I2Sthree:bI2S:count_1\ ,
        count_0 => \I2Sthree:bI2S:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =DmaI2S_eight
        PORT MAP (
            interrupt => Net_726 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =DmaI2S_five
        PORT MAP (
            interrupt => Net_698 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =DmaI2S_four
        PORT MAP (
            interrupt => Net_669 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =DmaI2S_one
        PORT MAP (
            interrupt => Net_575 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =DmaI2S_seven
        PORT MAP (
            interrupt => Net_712 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =DmaI2S_six
        PORT MAP (
            interrupt => Net_684 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =DmaI2S_three
        PORT MAP (
            interrupt => Net_626 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =DmaI2S_two
        PORT MAP (
            interrupt => Net_27 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =I2S_DMA_eight
        PORT MAP (
            dmareq => Net_716_0 ,
            termin => zero ,
            termout => Net_726 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =I2S_DMA_five
        PORT MAP (
            dmareq => Net_688_0 ,
            termin => zero ,
            termout => Net_698 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =I2S_DMA_four
        PORT MAP (
            dmareq => Net_659_0 ,
            termin => zero ,
            termout => Net_669 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =I2S_DMA_one
        PORT MAP (
            dmareq => Net_559_0 ,
            termin => zero ,
            termout => Net_575 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =I2S_DMA_seven
        PORT MAP (
            dmareq => Net_702_0 ,
            termin => zero ,
            termout => Net_712 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(5)] 
    drqcell: Name =I2S_DMA_six
        PORT MAP (
            dmareq => Net_674_0 ,
            termin => zero ,
            termout => Net_684 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(6)] 
    drqcell: Name =I2S_DMA_three
        PORT MAP (
            dmareq => Net_616_0 ,
            termin => zero ,
            termout => Net_626 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(7)] 
    drqcell: Name =I2S_DMA_two
        PORT MAP (
            dmareq => Net_26_0 ,
            termin => zero ,
            termout => Net_27 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = I2S_seven_ws(0)
    Attributes:
        Alias: SCK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_seven_ws(0)__PA ,
        pin_input => Net_711 ,
        pad => I2S_seven_ws(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = I2S_three_ws(0)
    Attributes:
        Alias: SCK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_three_ws(0)__PA ,
        pin_input => Net_625 ,
        pad => I2S_three_ws(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = I2S_SDI_three(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_SDI_three(0)__PA ,
        fb => Net_620 ,
        pad => I2S_SDI_three(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCLK_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_1(0)__PA ,
        pin_input => Net_263 ,
        pad => SCLK_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOSI_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI_1(0)__PA ,
        pin_input => Net_23 ,
        pad => MOSI_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = cs(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cs(0)__PA ,
        pin_input => Net_268 ,
        pad => cs(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MISO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_1(0)__PA ,
        fb => Net_262 ,
        pad => MISO_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = I2S_SDI_two(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_SDI_two(0)__PA ,
        fb => Net_7 ,
        pad => I2S_SDI_two(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = I2S_two_ws(0)
    Attributes:
        Alias: SCK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_two_ws(0)__PA ,
        pin_input => Net_74 ,
        pad => I2S_two_ws(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = I2S_SDI_eight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_SDI_eight(0)__PA ,
        fb => Net_720 ,
        pad => I2S_SDI_eight(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = I2S_five_ws(0)
    Attributes:
        Alias: SCK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_five_ws(0)__PA ,
        pin_input => Net_697 ,
        pad => I2S_five_ws(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = I2S_SDI_five(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_SDI_five(0)__PA ,
        fb => Net_692 ,
        pad => I2S_SDI_five(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=1]: 
Pin : Name = I2S_SDI_one(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_SDI_one(0)__PA ,
        fb => Net_563 ,
        pad => I2S_SDI_one(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = I2S_one(0)
    Attributes:
        Alias: SCK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_one(0)__PA ,
        pin_input => Net_639 ,
        pad => I2S_one(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = I2S_one(1)
    Attributes:
        Alias: WS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_one(1)__PA ,
        pin_input => Net_739 ,
        pad => I2S_one(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = I2S_SDI_six(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_SDI_six(0)__PA ,
        fb => Net_678 ,
        pad => I2S_SDI_six(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = I2S_six_ws(0)
    Attributes:
        Alias: SCK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_six_ws(0)__PA ,
        pin_input => Net_683 ,
        pad => I2S_six_ws(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = I2S_four_ws(0)
    Attributes:
        Alias: SCK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_four_ws(0)__PA ,
        pin_input => Net_668 ,
        pad => I2S_four_ws(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = I2S_SDI_four(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_SDI_four(0)__PA ,
        fb => Net_663 ,
        pad => I2S_SDI_four(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = I2S_eight_ws(0)
    Attributes:
        Alias: SCK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_eight_ws(0)__PA ,
        pin_input => Net_725 ,
        pad => I2S_eight_ws(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = I2S_SDI_seven(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_SDI_seven(0)__PA ,
        fb => Net_742 ,
        pad => I2S_SDI_seven(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_535 ,
            dclk_0 => Net_535_local ,
            dclk_glb_1 => Net_743 ,
            dclk_1 => Net_743_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   0 |   1 |     * |      NONE |         CMOS_OUT |  I2S_seven_ws(0) | In(Net_711)
-----+-----+-------+-----------+------------------+------------------+------------
   1 |   4 |     * |      NONE |         CMOS_OUT |  I2S_three_ws(0) | In(Net_625)
     |   5 |     * |      NONE |     HI_Z_DIGITAL | I2S_SDI_three(0) | FB(Net_620)
-----+-----+-------+-----------+------------------+------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT |        SCLK_1(0) | In(Net_263)
     |   1 |     * |      NONE |         CMOS_OUT |        MOSI_1(0) | In(Net_23)
     |   2 |     * |      NONE |         CMOS_OUT |            cs(0) | In(Net_268)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |        MISO_1(0) | FB(Net_262)
-----+-----+-------+-----------+------------------+------------------+------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |   I2S_SDI_two(0) | FB(Net_7)
     |   1 |     * |      NONE |         CMOS_OUT |    I2S_two_ws(0) | In(Net_74)
     |   3 |     * |      NONE |     HI_Z_DIGITAL | I2S_SDI_eight(0) | FB(Net_720)
     |   5 |     * |      NONE |         CMOS_OUT |   I2S_five_ws(0) | In(Net_697)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  I2S_SDI_five(0) | FB(Net_692)
-----+-----+-------+-----------+------------------+------------------+------------
  12 |   1 |     * |      NONE |     HI_Z_DIGITAL |   I2S_SDI_one(0) | FB(Net_563)
     |   2 |     * |      NONE |         CMOS_OUT |       I2S_one(0) | In(Net_639)
     |   3 |     * |      NONE |         CMOS_OUT |       I2S_one(1) | In(Net_739)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |   I2S_SDI_six(0) | FB(Net_678)
     |   7 |     * |      NONE |         CMOS_OUT |    I2S_six_ws(0) | In(Net_683)
-----+-----+-------+-----------+------------------+------------------+------------
  15 |   0 |     * |      NONE |         CMOS_OUT |   I2S_four_ws(0) | In(Net_668)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |  I2S_SDI_four(0) | FB(Net_663)
     |   2 |     * |      NONE |         CMOS_OUT |  I2S_eight_ws(0) | In(Net_725)
     |   3 |     * |      NONE |     HI_Z_DIGITAL | I2S_SDI_seven(0) | FB(Net_742)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.112ms
Digital Placement phase: Elapsed time ==> 2s.073ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "SamplingCircuit_r.vh2" --pcf-path "SamplingCircuit.pco" --des-name "SamplingCircuit" --dsf-path "SamplingCircuit.dsf" --sdc-path "SamplingCircuit.sdc" --lib-path "SamplingCircuit_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.696ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.133ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SamplingCircuit_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.437ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.233ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.187ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.190ms
API generation phase: Elapsed time ==> 1s.297ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.000ms
