// Seed: 2426857179
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    output wor   id_2
);
  logic id_4;
  ;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    output supply0 id_7,
    input supply1 id_8,
    output tri id_9,
    output wor id_10
);
  assign id_9 = 1;
  always id_0 = id_6;
  assign id_7 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
