
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/abhishekjagushte/Labs/COA/ass2/traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher with degree = 2 and distance = 16
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000004 cycles: 2595380 heartbeat IPC: 3.853 cumulative IPC: 3.853 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5186374 heartbeat IPC: 3.85952 cumulative IPC: 3.85626 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 6482243 (Simulation time: 0 hr 0 min 33 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 29560793 heartbeat IPC: 0.410266 cumulative IPC: 0.216651 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 75715163 heartbeat IPC: 0.216664 cumulative IPC: 0.21666 (Simulation time: 0 hr 2 min 58 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 123001149 heartbeat IPC: 0.211479 cumulative IPC: 0.214557 (Simulation time: 0 hr 4 min 37 sec) 
Finished CPU 0 instructions: 25000002 cycles: 116518907 cumulative IPC: 0.214557 (Simulation time: 0 hr 4 min 37 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.214557 instructions: 25000002 cycles: 116518907
cpu0_DTLB TOTAL     ACCESS:    4467204  HIT:    4433157  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1985575  HIT:    1980954  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2481629  HIT:    2452203  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 448.545 cycles
cpu0_ITLB TOTAL     ACCESS:     473555  HIT:     473555  MISS:          0
cpu0_ITLB LOAD      ACCESS:     473555  HIT:     473555  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     545177  HIT:     545177  MISS:          0
cpu0_L1I LOAD      ACCESS:     545177  HIT:     545177  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 809.835 cycles
cpu0_L1D TOTAL     ACCESS:    5827902  HIT:    3877354  MISS:    1950548
cpu0_L1D LOAD      ACCESS:    1389617  HIT:    1094068  MISS:     295549
cpu0_L1D RFO       ACCESS:    4420746  HIT:    2765756  MISS:    1654990
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17539  HIT:      17530  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 799.644 cycles
cpu0_L2C TOTAL     ACCESS:    3673829  HIT:    2455598  MISS:    1218231
cpu0_L2C LOAD      ACCESS:     295549  HIT:      52438  MISS:     243111
cpu0_L2C RFO       ACCESS:    1654989  HIT:     739884  MISS:     915105
cpu0_L2C PREFETCH  ACCESS:      68264  HIT:       8313  MISS:      59951
cpu0_L2C WRITEBACK ACCESS:    1655018  HIT:    1654963  MISS:         55
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     174953  ISSUED:     171516  USEFUL:      68668  USELESS:       7111
cpu0_L2C AVERAGE MISS LATENCY: 1315.44 cycles
LLC TOTAL     ACCESS:    2182616  HIT:     985477  MISS:    1197139
LLC LOAD      ACCESS:     227281  HIT:      35613  MISS:     191668
LLC RFO       ACCESS:     915051  HIT:      28494  MISS:     886557
LLC PREFETCH  ACCESS:     125107  HIT:       6244  MISS:     118863
LLC WRITEBACK ACCESS:     915168  HIT:     915126  MISS:         42
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1392.69 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      59269  ROW_BUFFER_MISS:    1137828
 DBUS AVG_CONGESTED_CYCLE:    4.00035
 WQ ROW_BUFFER_HIT:      19135  ROW_BUFFER_MISS:     867893  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 262.28
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

