<CodeGenerationResults.lvtxt>
<CodeGenerationScratchPad>
   <AllowEnableRemoval>false</AllowEnableRemoval>
   <ClipInstanceList>
      <ClipInstance name="IO Socket">
         <Value>theCLIPs/IO_Socket_CLIP0</Value>
      </ClipInstance>
      <ClipInstance name="Routing">
         <Value>theCLIPs/Routing_CLIP1</Value>
      </ClipInstance>
   </ClipInstanceList>
   <DerivedClockSourcePinList>
      <DerivedClockSourcePin name="200MHz">
         <Value>MmcmInst0/Mmcmx/CLKOUT0</Value>
      </DerivedClockSourcePin>
   </DerivedClockSourcePinList>
   <FpgaCompilation>
      <Architecture>rtl</Architecture>
      <DeviceCategory>FlexRIO Coprocessor Modules</DeviceCategory>
      <DeviceFamily>virtexup</DeviceFamily>
      <DeviceFamilyForLabVIEW>VirtexUltraScalePlusLike</DeviceFamilyForLabVIEW>
      <FPGADevice>xcvu11p</FPGADevice>
      <Package>flgb2104</Package>
      <PartNumber>xcvu11p-flgb2104-2-e</PartNumber>
      <ProcessPropertyList>
         <Process name="Synthesize - Vivado">
            <CommandArguments>
               <Command name="synth_design">
                  <Option name="flatten_hierarchy">
                     <Value>full</Value>
                  </Option>
                  <Flag name="keep_equivalent_registers">
                  </Flag>
               </Command>
            </CommandArguments>
            <PropertyList>
               <Property name="(param)synth.elaboration.rodinMoreOptions">
                  <Value>rt::set_parameter max_loop_limit 1000000;</Value>
               </Property>
            </PropertyList>
         </Process>
         <Process name="Optimize Logic">
            <CommandArguments>
               <Command name="opt_design">
                  <Option name="directive">
                     <Value>Explore</Value>
                  </Option>
               </Command>
            </CommandArguments>
            <PropertyList></PropertyList>
         </Process>
         <Process name="Place">
            <CommandArguments>
               <Command name="place_design">
                  <Option name="directive">
                     <Value>Explore</Value>
                  </Option>
               </Command>
            </CommandArguments>
            <PropertyList>
               <Property name="general.maxThreads">
                  <Value>4</Value>
               </Property>
            </PropertyList>
            <XdcFileList>
               <XdcFile>constraints_place.xdc</XdcFile>
            </XdcFileList>
         </Process>
         <Process name="Optimize Timing">
            <CommandArguments>
               <Command name="phys_opt_design">
                  <Option name="directive">
                     <Value>Explore</Value>
                  </Option>
               </Command>
            </CommandArguments>
            <PropertyList></PropertyList>
         </Process>
         <Process name="Route">
            <CommandArguments>
               <Command name="route_design">
                  <Option name="directive">
                     <Value>Explore</Value>
                  </Option>
               </Command>
            </CommandArguments>
            <PropertyList>
               <Property name="general.maxThreads">
                  <Value>4</Value>
               </Property>
            </PropertyList>
         </Process>
         <Process name="Generate Programming File">
            <CommandArguments>
               <Command name="write_bitstream">
                  <Flag name="bin_file">
                  </Flag>
               </Command>
            </CommandArguments>
            <PropertyList>
               <Property name="BITSTREAM.GENERAL.COMPRESS">
                  <Value>True</Value>
               </Property>
               <Property name="BITSTREAM.GENERAL.CRC">
                  <Value>Enable</Value>
               </Property>
               <Property name="BITSTREAM.CONFIG.CCLKPIN">
                  <Value>Pullup</Value>
               </Property>
               <Property name="BITSTREAM.CONFIG.M0PIN">
                  <Value>Pullnone</Value>
               </Property>
               <Property name="BITSTREAM.CONFIG.M1PIN">
                  <Value>Pullnone</Value>
               </Property>
               <Property name="BITSTREAM.CONFIG.M2PIN">
                  <Value>Pullnone</Value>
               </Property>
               <Property name="BITSTREAM.CONFIG.DONEPIN">
                  <Value>Pullup</Value>
               </Property>
               <Property name="BITSTREAM.CONFIG.INITPIN">
                  <Value>Pullup</Value>
               </Property>
               <Property name="BITSTREAM.CONFIG.TCKPIN">
                  <Value>Pullup</Value>
               </Property>
               <Property name="BITSTREAM.CONFIG.TDIPIN">
                  <Value>Pullup</Value>
               </Property>
               <Property name="BITSTREAM.CONFIG.TDOPIN">
                  <Value>Pullup</Value>
               </Property>
               <Property name="BITSTREAM.CONFIG.TMSPIN">
                  <Value>Pullup</Value>
               </Property>
               <Property name="BITSTREAM.CONFIG.UNUSEDPIN">
                  <Value>Pullnone</Value>
               </Property>
               <Property name="BITSTREAM.STARTUP.DONE_CYCLE">
                  <Value>4</Value>
               </Property>
               <Property name="BITSTREAM.STARTUP.MATCH_CYCLE">
                  <Value>3</Value>
               </Property>
               <Property name="BITSTREAM.STARTUP.LCK_CYCLE">
                  <Value>NoWait</Value>
               </Property>
               <Property name="BITSTREAM.STARTUP.GTS_CYCLE">
                  <Value>5</Value>
               </Property>
               <Property name="BITSTREAM.STARTUP.GWE_CYCLE">
                  <Value>6</Value>
               </Property>
               <Property name="BITSTREAM.ENCRYPTION.ENCRYPT">
                  <Value>No</Value>
               </Property>
               <Property name="BITSTREAM.CONFIG.USR_ACCESS">
                  <Value>TIMESTAMP</Value>
               </Property>
               <Property name="BITSTREAM.CONFIG.USERID">
                  <Value>0x00000003</Value>
               </Property>
            </PropertyList>
         </Process>
         <Process name="Post-Route Optimize Timing">
            <CommandArguments>
               <Command name="phys_opt_design">
                  <Option name="directive">
                     <Value>Explore</Value>
                  </Option>
               </Command>
            </CommandArguments>
            <PropertyList>
               <Property name="maxViolationInNanoseconds">
                  <Value>0.5</Value>
               </Property>
               <Property name="maxNumberOfAttempts">
                  <Value>1</Value>
               </Property>
            </PropertyList>
         </Process>
      </ProcessPropertyList>
      <SpeedGrade>-2</SpeedGrade>
      <Top>SasquatchTop</Top>
      <UseBinaryConfiguration>TRUE</UseBinaryConfiguration>
   </FpgaCompilation>
   <NiFpga>
      <ControlAndIndicatorNamesAndTypes>
         <fifo_reg_bus_ctrl_0_ctl_2>U32</fifo_reg_bus_ctrl_0_ctl_2>
         <fifo_reg_bus_data_0_ind_0>U64</fifo_reg_bus_data_0_ind_0>
         <fifo_reg_bus_status_0_ind_1>U32</fifo_reg_bus_status_0_ind_1>
         <flexrio_module_io_error_0_ind_4>I32</flexrio_module_io_error_0_ind_4>
         <flexrio_module_io_ready_0_ind_3>Boolean</flexrio_module_io_ready_0_ind_3>
         <port_0_enable_ctl_10>Boolean</port_0_enable_ctl_10>
         <port_0_mismatch_count_ind_7>U64</port_0_mismatch_count_ind_7>
         <port_0_rx_throttle_ctl_6>U16</port_0_rx_throttle_ctl_6>
         <port_1_enable_ctl_11>Boolean</port_1_enable_ctl_11>
         <port_1_mismatch_count_ind_8>U64</port_1_mismatch_count_ind_8>
         <port_1_rx_throttle_ctl_9>U16</port_1_rx_throttle_ctl_9>
         <tb_reset_ctl_5>Boolean</tb_reset_ctl_5>
      </ControlAndIndicatorNamesAndTypes>
      <RunWhenLoaded>false</RunWhenLoaded>
      <signatures>
         <fpgaSignature>I075VMkounEh3D3U0RsX5g==</fpgaSignature>
         <guidSignature>c3IZFc19louosaZLy5Hs0g==</guidSignature>
         <namesSignature>eyTNuS0piiKWKahcubJ+Lw==</namesSignature>
      </signatures>
      <version>1</version>
      <VivadoProjectExport>true</VivadoProjectExport>
   </NiFpga>
   <ResourceList>
      <Slices>162000</Slices>
      <Luts>1296000</Luts>
      <FlipFlops>2592000</FlipFlops>
      <BRam>2016</BRam>
      <DSP48E>9216</DSP48E>
      <UltraRAM>960</UltraRAM>
   </ResourceList>
</CodeGenerationScratchPad><CompilerVersion><DisplayString>Xilinx Vivado 2021.1 (64-bit)</DisplayString><Compiler>Xilinx Vivado</Compiler><Bits>64bit</Bits><MajorVersion>2021</MajorVersion><MinorVersion>1</MinorVersion></CompilerVersion><EstimateResources>false</EstimateResources><StepList><Step>Generate Xilinx IP</Step><Step>Synthesize - Vivado</Step><Step>Optimize Logic</Step><Step>Place</Step><Step>Optimize Timing</Step><Step>Route</Step><Step>Post-Route Optimize Timing</Step><Step>Generate Programming File</Step></StepList><MergedIdenticalDerivedClocks>true</MergedIdenticalDerivedClocks><BitfileContents><?xml version="1.0" encoding="utf-8" standalone="yes"?>
<Bitfile>
	<BitfileVersion>4.0</BitfileVersion>
	<Documentation>
		<BuildSpecVersion />
		<BuildSpecDescription />
	</Documentation>
	<SignatureRegister>234EF954C928BA7121DC3DD4D11B17E6</SignatureRegister>
	<SignatureGuids>73721915CD7D968BA8B1A64BCB91ECD2</SignatureGuids>
	<SignatureNames>7B24CDB92D298A229629A85CB9B27E2F</SignatureNames>
	<TimeStamp></TimeStamp>
	<CompilationStatus></CompilationStatus>
	<BitstreamVersion>2</BitstreamVersion>
	<VI>
		<Name>Top (FPGA)-2-port.vi</Name>
		<RegisterList>
			<Register>
				<Name>tb reset</Name>
				<Hidden>false</Hidden>
				<Indicator>false</Indicator>
				<Datatype>
					<Boolean>
						<Name>tb reset</Name>
					</Boolean>
				</Datatype>
				<FlattenedType>1300800000000001000E402108746220726573657400000100000000000000</FlattenedType>
				<Grouping />
				<Offset>2</Offset>
				<SizeInBits>1</SizeInBits>
				<Class>8</Class>
				<Internal>false</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>5</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>port 0 rx throttle</Name>
				<Hidden>false</Hidden>
				<Indicator>false</Indicator>
				<Datatype>
					<U16>
						<Name>port 0 rx throttle</Name>
					</U16>
				</Datatype>
				<FlattenedType>1300800000000001001940060012706F72742030207278207468726F74746C650000010000000000000000</FlattenedType>
				<Grouping />
				<Offset>6</Offset>
				<SizeInBits>16</SizeInBits>
				<Class>18</Class>
				<Internal>false</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>6</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>port 0 mismatch count</Name>
				<Hidden>false</Hidden>
				<Indicator>true</Indicator>
				<Datatype>
					<U64>
						<Name>port 0 mismatch count</Name>
					</U64>
				</Datatype>
				<FlattenedType>1300800000000001001B40080015706F72742030206D69736D6174636820636F756E7400010000000000000000000000000000</FlattenedType>
				<Grouping />
				<Offset>8</Offset>
				<SizeInBits>64</SizeInBits>
				<Class>18</Class>
				<Internal>false</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>7</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>port 1 mismatch count</Name>
				<Hidden>false</Hidden>
				<Indicator>true</Indicator>
				<Datatype>
					<U64>
						<Name>port 1 mismatch count</Name>
					</U64>
				</Datatype>
				<FlattenedType>1300800000000001001B40080015706F72742031206D69736D6174636820636F756E7400010000000000000000000000000000</FlattenedType>
				<Grouping />
				<Offset>12</Offset>
				<SizeInBits>64</SizeInBits>
				<Class>18</Class>
				<Internal>false</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>8</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>port 1 rx throttle</Name>
				<Hidden>false</Hidden>
				<Indicator>false</Indicator>
				<Datatype>
					<U16>
						<Name>port 1 rx throttle</Name>
					</U16>
				</Datatype>
				<FlattenedType>1300800000000001001940060012706F72742031207278207468726F74746C650000010000000000000000</FlattenedType>
				<Grouping />
				<Offset>18</Offset>
				<SizeInBits>16</SizeInBits>
				<Class>18</Class>
				<Internal>false</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>9</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>port 0 enable</Name>
				<Hidden>false</Hidden>
				<Indicator>false</Indicator>
				<Datatype>
					<Boolean>
						<Name>port 0 enable</Name>
					</Boolean>
				</Datatype>
				<FlattenedType>1300800000000001001240210D706F7274203020656E61626C65000100000000000000</FlattenedType>
				<Grouping />
				<Offset>22</Offset>
				<SizeInBits>1</SizeInBits>
				<Class>8</Class>
				<Internal>false</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>10</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>port 1 enable</Name>
				<Hidden>false</Hidden>
				<Indicator>false</Indicator>
				<Datatype>
					<Boolean>
						<Name>port 1 enable</Name>
					</Boolean>
				</Datatype>
				<FlattenedType>1300800000000001001240210D706F7274203120656E61626C65000100000000000000</FlattenedType>
				<Grouping />
				<Offset>26</Offset>
				<SizeInBits>1</SizeInBits>
				<Class>8</Class>
				<Internal>false</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>11</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>fifo reg bus data 0</Name>
				<Hidden>false</Hidden>
				<Indicator>true</Indicator>
				<Datatype>
					<U64>
						<Name>fifo reg bus data 0</Name>
					</U64>
				</Datatype>
				<FlattenedType>13008000000000010019400800136669666F20726567206275732064617461203000010000000000000000000000000000</FlattenedType>
				<Grouping />
				<Offset>28</Offset>
				<SizeInBits>64</SizeInBits>
				<Class>18</Class>
				<Internal>false</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>0</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>fifo reg bus status 0</Name>
				<Hidden>false</Hidden>
				<Indicator>true</Indicator>
				<Datatype>
					<U32>
						<Name>fifo reg bus status 0</Name>
					</U32>
				</Datatype>
				<FlattenedType>1300800000000001001B400700156669666F2072656720627573207374617475732030000100000000000000000000</FlattenedType>
				<Grouping />
				<Offset>32</Offset>
				<SizeInBits>32</SizeInBits>
				<Class>18</Class>
				<Internal>false</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>1</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>fifo reg bus ctrl 0</Name>
				<Hidden>false</Hidden>
				<Indicator>false</Indicator>
				<Datatype>
					<U32>
						<Name>fifo reg bus ctrl 0</Name>
					</U32>
				</Datatype>
				<FlattenedType>13008000000000010019400700136669666F2072656720627573206374726C2030000100000000000000000000</FlattenedType>
				<Grouping />
				<Offset>36</Offset>
				<SizeInBits>32</SizeInBits>
				<Class>18</Class>
				<Internal>false</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>2</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>flexrio.module.io ready 0</Name>
				<Hidden>false</Hidden>
				<Indicator>true</Indicator>
				<Datatype>
					<Boolean>
						<Name>flexrio.module.io ready 0</Name>
					</Boolean>
				</Datatype>
				<FlattenedType>1300800000000001001E402119666C657872696F2E6D6F64756C652E696F2072656164792030000100000000000000</FlattenedType>
				<Grouping />
				<Offset>42</Offset>
				<SizeInBits>1</SizeInBits>
				<Class>8</Class>
				<Internal>false</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>3</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>flexrio.module.io error 0</Name>
				<Hidden>false</Hidden>
				<Indicator>true</Indicator>
				<Datatype>
					<I32>
						<Name>flexrio.module.io error 0</Name>
					</I32>
				</Datatype>
				<FlattenedType>1300800000000001001F40030019666C657872696F2E6D6F64756C652E696F206572726F722030000100000000000000000000</FlattenedType>
				<Grouping />
				<Offset>44</Offset>
				<SizeInBits>32</SizeInBits>
				<Class>18</Class>
				<Internal>false</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>4</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>ViControl</Name>
				<Hidden>false</Hidden>
				<Indicator>false</Indicator>
				<Datatype>
					<U32>
						<Name></Name>
					</U32>
				</Datatype>
				<FlattenedType></FlattenedType>
				<Grouping />
				<Offset>196600</Offset>
				<SizeInBits>32</SizeInBits>
				<Class>0</Class>
				<Internal>true</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>0</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>DiagramReset</Name>
				<Hidden>false</Hidden>
				<Indicator>false</Indicator>
				<Datatype>
					<U32>
						<Name></Name>
					</U32>
				</Datatype>
				<FlattenedType></FlattenedType>
				<Grouping />
				<Offset>196604</Offset>
				<SizeInBits>32</SizeInBits>
				<Class>0</Class>
				<Internal>true</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>0</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>ViSignature</Name>
				<Hidden>true</Hidden>
				<Indicator>true</Indicator>
				<Datatype>
					<Array>
						<Name></Name>
						<Size>4</Size>
						<Type>
							<U32>
								<Name></Name>
							</U32>
						</Type>
					</Array>
				</Datatype>
				<FlattenedType></FlattenedType>
				<Grouping />
				<Offset>196596</Offset>
				<SizeInBits>128</SizeInBits>
				<Class>0</Class>
				<Internal>true</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>0</ID>
				<Bidirectional>false</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>InterruptEnable</Name>
				<Hidden>false</Hidden>
				<Indicator>false</Indicator>
				<Datatype>
					<U32>
						<Name></Name>
					</U32>
				</Datatype>
				<FlattenedType></FlattenedType>
				<Grouping />
				<Offset>196580</Offset>
				<SizeInBits>32</SizeInBits>
				<Class>0</Class>
				<Internal>true</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>0</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>InterruptMask</Name>
				<Hidden>false</Hidden>
				<Indicator>false</Indicator>
				<Datatype>
					<U32>
						<Name></Name>
					</U32>
				</Datatype>
				<FlattenedType></FlattenedType>
				<Grouping />
				<Offset>196588</Offset>
				<SizeInBits>32</SizeInBits>
				<Class>0</Class>
				<Internal>true</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>0</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
			<Register>
				<Name>InterruptStatus</Name>
				<Hidden>false</Hidden>
				<Indicator>false</Indicator>
				<Datatype>
					<U32>
						<Name></Name>
					</U32>
				</Datatype>
				<FlattenedType></FlattenedType>
				<Grouping />
				<Offset>196592</Offset>
				<SizeInBits>32</SizeInBits>
				<Class>0</Class>
				<Internal>true</Internal>
				<TypedefPath></TypedefPath>
				<TypedefRelativePath></TypedefRelativePath>
				<ID>0</ID>
				<Bidirectional>true</Bidirectional>
				<Synchronous>false</Synchronous>
				<MechanicalAction>Switch When Pressed</MechanicalAction>
				<AccessMayTimeout>false</AccessMayTimeout>
				<RegisterNode>false</RegisterNode>
				<SubControlList />
			</Register>
		</RegisterList>
		<Icon>
			<ImageType>0</ImageType>
			<ImageDepth>8</ImageDepth>
			<Image>////////////////////////////////////////////ZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZm//9mZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmb//////2Zm/2ZmZv9mZv//ZmZm////Zmb//2Zm//9mZv//Zmb/Zv9m/2b/Zv9mZmb/ZmZm/2Zm/2Zm/2ZmZv9m//9m/2Zm////Zv9m/2Zm/2ZmZmb/Zmb/ZmZmZmb/Zmb//2b/ZmZmZv9m/2b/ZmZm/2ZmZv9mZv9mZv9mZmb/Zv//Zv9mZmb/ZmZm/2Zm//9mZmZm/2ZmZv//Zmb//2Zm//9mZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmb//2ZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZv//ZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZmZm/////////////////////////////////////////////wAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP//AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA//8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD//wAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP//AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA//8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD//wAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP//AAAAAAAAAAD///8AAP//AAD///8AAAAAAAAAAAAA//8AAAAAAAAAAAD/AAD/AAD/AP8AAP8AAAAAAAAAAAD//wAAAAAAAAAAAP8AAP8AAP8A////AAAAAAAAAAAAAP//AAAAAAAAAAAA/wAA/wAA/wD/AAAAAAAAAAAAAAAA//8AAAAAAAAAAAD/AAAA//8AAP8AAAAAAAAAAAAAAAD//wAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP//AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA//8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD//wAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP//AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA//8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD//wAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP///////////////////////////////////////////w==</Image>
			<Mask>//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////8=</Mask>
			<Colors>AP///wD//8wA//+ZAP//ZgD//zMA//8AAP/M/wD/zMwA/8yZAP/MZgD/zDMA/8wAAP+Z/wD/mcwA/5mZAP+ZZgD/mTMA/5kAAP9m/wD/ZswA/2aZAP9mZgD/ZjMA/2YAAP8z/wD/M8wA/zOZAP8zZgD/MzMA/zMAAP8A/wD/AMwA/wCZAP8AZgD/ADMA/wAAAMz//wDM/8wAzP+ZAMz/ZgDM/zMAzP8AAMzM/wDMzMwAzMyZAMzMZgDMzDMAzMwAAMyZ/wDMmcwAzJmZAMyZZgDMmTMAzJkAAMxm/wDMZswAzGaZAMxmZgDMZjMAzGYAAMwz/wDMM8wAzDOZAMwzZgDMMzMAzDMAAMwA/wDMAMwAzACZAMwAZgDMADMAzAAAAJn//wCZ/8wAmf+ZAJn/ZgCZ/zMAmf8AAJnM/wCZzMwAmcyZAJnMZgCZzDMAmcwAAJmZ/wCZmcwAmZmZAJmZZgCZmTMAmZkAAJlm/wCZZswAmWaZAJlmZgCZZjMAmWYAAJkz/wCZM8wAmTOZAJkzZgCZMzMAmTMAAJkA/wCZAMwAmQCZAJkAZgCZADMAmQAAAGb//wBm/8wAZv+ZAGb/ZgBm/zMAZv8AAGbM/wBmzMwAZsyZAGbMZgBmzDMAZswAAGaZ/wBmmcwAZpmZAGaZZgBmmTMAZpkAAGZm/wBmZswAZmaZAGZmZgBmZjMAZmYAAGYz/wBmM8wAZjOZAGYzZgBmMzMAZjMAAGYA/wBmAMwAZgCZAGYAZgBmADMAZgAAADP//wAz/8wAM/+ZADP/ZgAz/zMAM/8AADPM/wAzzMwAM8yZADPMZgAzzDMAM8wAADOZ/wAzmcwAM5mZADOZZgAzmTMAM5kAADNm/wAzZswAM2aZADNmZgAzZjMAM2YAADMz/wAzM8wAMzOZADMzZgAzMzMAMzMAADMA/wAzAMwAMwCZADMAZgAzADMAMwAAAAD//wAA/8wAAP+ZAAD/ZgAA/zMAAP8AAADM/wAAzMwAAMyZAADMZgAAzDMAAMwAAACZ/wAAmcwAAJmZAACZZgAAmTMAAJkAAABm/wAAZswAAGaZAABmZgAAZjMAAGYAAAAz/wAAM8wAADOZAAAzZgAAMzMAADMAAAAA/wAAAMwAAACZAAAAZgAAADMA7gAAAN0AAAC7AAAAqgAAAIgAAAB3AAAAVQAAAEQAAAAiAAAAEQAAAADuAAAA3QAAALsAAACqAAAAiAAAAHcAAABVAAAARAAAACIAAAARAAAAAO4AAADdAAAAuwAAAKoAAACIAAAAdwAAAFUAAABEAAAAIgAAABEA7u7uAN3d3QC7u7sAqqqqAIiIiAB3d3cAVVVVAERERAAiIiIAERERAAAAAA==</Colors>
			<Rectangle>
				<Left>0</Left>
				<Top>0</Top>
				<Right>32</Right>
				<Bottom>32</Bottom>
			</Rectangle>
		</Icon>
	</VI>
	<Project>
		<TargetClass>PXIe-7903CLIP</TargetClass>
		<AutoRunWhenDownloaded>false</AutoRunWhenDownloaded>
		<CompilationResultsTree>
<CompilationResults>
   <NiFpga>
      <BaseAddressOnDevice>0</BaseAddressOnDevice>
      <DmaChannelAllocationList>
         <Channel name="reg.host instruction fifo 0">
            <BaseAddressTag>NiLvFpgareg.host instruction fifo 0</BaseAddressTag>
            <ControlSet>0</ControlSet>
            <DataType>
               <Delta>1.000000000000000000000000000000000000000000000000000000</Delta>
               <IntegerWordLength>64</IntegerWordLength>
               <Maximum>18446744073709551600.00000000000000000000000000000000000</Maximum>
               <Minimum>0.000000000000000000000000000000000000000000000000000000</Minimum>
               <Signed>false</Signed>
               <SubType>U64</SubType>
               <WordLength>64</WordLength>
            </DataType>
            <Direction>HostToTarget</Direction>
            <Implementation>niFpgaHostToTarget</Implementation>
            <Number>0</Number>
            <NumberOfElements>1029</NumberOfElements>
            <UserVisible>true</UserVisible>
         </Channel>
      </DmaChannelAllocationList>
      <RegisterBlockList>
         <RegisterBlock name="NiLvFpgareg.host instruction fifo 0">
            <Offset>0x3FFC0</Offset>
         </RegisterBlock>
      </RegisterBlockList>
      <UsedBaseClockList>
         <BaseClock name="IO SocketA_APort11 User Clock">
         </BaseClock>
         <BaseClock name="IO SocketA_APort10 User Clock">
         </BaseClock>
         <BaseClock name="IO SocketA_APort9 User Clock">
         </BaseClock>
         <BaseClock name="IO SocketA_APort8 User Clock">
         </BaseClock>
         <BaseClock name="IO SocketA_APort7 User Clock">
         </BaseClock>
         <BaseClock name="IO SocketA_APort6 User Clock">
         </BaseClock>
         <BaseClock name="IO SocketA_APort5 User Clock">
         </BaseClock>
         <BaseClock name="IO SocketA_APort4 User Clock">
         </BaseClock>
         <BaseClock name="IO SocketA_APort3 User Clock">
         </BaseClock>
         <BaseClock name="IO SocketA_APort2 User Clock">
         </BaseClock>
         <BaseClock name="PXIe_Clk100">
         </BaseClock>
         <BaseClock name="DmaClk">
         </BaseClock>
         <BaseClock name="BusClk">
         </BaseClock>
         <BaseClock name="ReliableClkIn">
         </BaseClock>
         <BaseClock name="IO SocketA_APort1 User Clock">
         </BaseClock>
         <BaseClock name="IO SocketA_APort0 User Clock">
         </BaseClock>
         <BaseClock name="80 MHz Clock">
         </BaseClock>
      </UsedBaseClockList>
      <version>1</version>
   </NiFpga>
   <TargetSpecificData>
      <IOModuleID>0x10937AEC</IOModuleID>
      <RoutingAliases>
         <Count>0</Count>
      </RoutingAliases>
      <Target>PXIe-7903R</Target>
   </TargetSpecificData>
</CompilationResults> </CompilationResultsTree>
		<MultipleUserClocks>true</MultipleUserClocks>
		<AllowImplicitEnableRemoval>false</AllowImplicitEnableRemoval>
	</Project>
	<ClientData />
	<BitstreamMD5></BitstreamMD5>
	<Bitstream></Bitstream>
</Bitfile>
</BitfileContents><ProcessedClockData><Clock><DerivedClock>false</DerivedClock><NominalFrequency>80000000.000</NominalFrequency><TimeSpecName>TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT1</TimeSpecName><SignalName/><Alias>80 MHz Clock</Alias><ClockName>PllClk80</ClockName></Clock><Clock><DerivedClock>true</DerivedClock><NominalFrequency>200000000.000</NominalFrequency><TimeSpecName>MmcmInst0/Mmcmx/CLKOUT0</TimeSpecName><SignalName>PllClk80Derived5x2C00MHz</SignalName><Alias>200MHz</Alias><ClockName>PllClk80</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>100000000.000</NominalFrequency><TimeSpecName>PxieClk100_p</TimeSpecName><SignalName/><Alias>PXIe_Clk100</Alias><ClockName>PxieClk100</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>250000000.000</NominalFrequency><TimeSpecName>TS_DmaClk</TimeSpecName><SignalName/><Alias>DmaClk (Used by non-diagram components)</Alias><ClockName>DmaClk</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>80000000.000</NominalFrequency><TimeSpecName>TS_BusClk</TimeSpecName><SignalName/><Alias>BusClk (Used by non-diagram components)</Alias><ClockName>BusClk</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>100000000.000</NominalFrequency><TimeSpecName>TS_ReliableClkIn</TimeSpecName><SignalName/><Alias>ReliableClkIn (Used by non-diagram components)</Alias><ClockName>ReliableClkIn</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>334000000.000</NominalFrequency><TimeSpecName>TS_Dram0ClkSocket</TimeSpecName><SignalName/><Alias>Dram0ClkSocket (Used by non-diagram components)</Alias><ClockName>Dram0ClkSocket</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>334000000.000</NominalFrequency><TimeSpecName>TS_Dram1ClkSocket</TimeSpecName><SignalName/><Alias>Dram1ClkSocket (Used by non-diagram components)</Alias><ClockName>Dram1ClkSocket</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>334000000.000</NominalFrequency><TimeSpecName>TS_Dram0ClkUser</TimeSpecName><SignalName/><Alias>Dram0ClkUser (Used by non-diagram components)</Alias><ClockName>Dram0ClkUser</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>334000000.000</NominalFrequency><TimeSpecName>TS_Dram1ClkUser</TimeSpecName><SignalName/><Alias>Dram1ClkUser (Used by non-diagram components)</Alias><ClockName>Dram1ClkUser</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>250000000.000</NominalFrequency><TimeSpecName>TS_dHmbDmaClkSocket</TimeSpecName><SignalName/><Alias>dHmbDmaClkSocket (Used by non-diagram components)</Alias><ClockName>dHmbDmaClkSocket</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>250000000.000</NominalFrequency><TimeSpecName>TS_dLlbDmaClkSocket</TimeSpecName><SignalName/><Alias>dLlbDmaClkSocket (Used by non-diagram components)</Alias><ClockName>dLlbDmaClkSocket</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>400000000.000</NominalFrequency><TimeSpecName>TS_IO_SocketA_AUserClkPort0</TimeSpecName><SignalName/><Alias>IO Socket\Port0 User Clock</Alias><ClockName>IO_SocketA_AUserClkPort0</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>400000000.000</NominalFrequency><TimeSpecName>TS_IO_SocketA_AUserClkPort1</TimeSpecName><SignalName/><Alias>IO Socket\Port1 User Clock</Alias><ClockName>IO_SocketA_AUserClkPort1</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>400000000.000</NominalFrequency><TimeSpecName>TS_IO_SocketA_AUserClkPort2</TimeSpecName><SignalName/><Alias>IO Socket\Port2 User Clock</Alias><ClockName>IO_SocketA_AUserClkPort2</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>400000000.000</NominalFrequency><TimeSpecName>TS_IO_SocketA_AUserClkPort3</TimeSpecName><SignalName/><Alias>IO Socket\Port3 User Clock</Alias><ClockName>IO_SocketA_AUserClkPort3</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>400000000.000</NominalFrequency><TimeSpecName>TS_IO_SocketA_AUserClkPort4</TimeSpecName><SignalName/><Alias>IO Socket\Port4 User Clock</Alias><ClockName>IO_SocketA_AUserClkPort4</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>400000000.000</NominalFrequency><TimeSpecName>TS_IO_SocketA_AUserClkPort5</TimeSpecName><SignalName/><Alias>IO Socket\Port5 User Clock</Alias><ClockName>IO_SocketA_AUserClkPort5</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>400000000.000</NominalFrequency><TimeSpecName>TS_IO_SocketA_AUserClkPort6</TimeSpecName><SignalName/><Alias>IO Socket\Port6 User Clock</Alias><ClockName>IO_SocketA_AUserClkPort6</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>400000000.000</NominalFrequency><TimeSpecName>TS_IO_SocketA_AUserClkPort7</TimeSpecName><SignalName/><Alias>IO Socket\Port7 User Clock</Alias><ClockName>IO_SocketA_AUserClkPort7</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>400000000.000</NominalFrequency><TimeSpecName>TS_IO_SocketA_AUserClkPort8</TimeSpecName><SignalName/><Alias>IO Socket\Port8 User Clock</Alias><ClockName>IO_SocketA_AUserClkPort8</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>400000000.000</NominalFrequency><TimeSpecName>TS_IO_SocketA_AUserClkPort9</TimeSpecName><SignalName/><Alias>IO Socket\Port9 User Clock</Alias><ClockName>IO_SocketA_AUserClkPort9</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>400000000.000</NominalFrequency><TimeSpecName>TS_IO_SocketA_AUserClkPort10</TimeSpecName><SignalName/><Alias>IO Socket\Port10 User Clock</Alias><ClockName>IO_SocketA_AUserClkPort10</ClockName></Clock><Clock><DerivedClock>false</DerivedClock><NominalFrequency>400000000.000</NominalFrequency><TimeSpecName>TS_IO_SocketA_AUserClkPort11</TimeSpecName><SignalName/><Alias>IO Socket\Port11 User Clock</Alias><ClockName>IO_SocketA_AUserClkPort11</ClockName></Clock></ProcessedClockData><DocumentationInfo><Documentation><BuildSpecVersion>1.0.0.0</BuildSpecVersion><BuildSpecDescription/></Documentation></DocumentationInfo></CodeGenerationResults.lvtxt>