// Seed: 832884563
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output uwire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri id_6 = id_6 == id_4;
  assign id_5 = 1 ? -1 : id_6;
  id_7 :
  assert property (@(posedge 1 ^ id_6) id_6 - -1)
  else $signed(83);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd13,
    parameter id_2 = 32'd72
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  input wire _id_1;
  supply0 [id_1  ==  -1  |  {  id_2  {  -1  ^  1 'b0 ===  id_1  }  } : id_2] id_3 = "" !=? 1'h0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
