

================================================================
== Vivado HLS Report for 'Encrypt_SetKey'
================================================================
* Date:           Fri Dec 13 15:47:54 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49| 0.490 us | 0.490 us |   49|   49|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ENCRYPT_FEISTEL  |       48|       48|         3|          -|          -|    16|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%P_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_17_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 5 'read' 'P_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%P_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_16_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 6 'read' 'P_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%P_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_15_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 7 'read' 'P_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%P_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_14_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 8 'read' 'P_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%P_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_13_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 9 'read' 'P_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%P_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_12_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 10 'read' 'P_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%P_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_11_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 11 'read' 'P_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%P_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_10_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 12 'read' 'P_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%P_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_9_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 13 'read' 'P_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%P_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_8_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 14 'read' 'P_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%P_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_7_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 15 'read' 'P_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%P_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_6_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 16 'read' 'P_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%P_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_5_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 17 'read' 'P_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%P_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_4_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 18 'read' 'P_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%P_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_3_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 19 'read' 'P_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%P_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_2_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 20 'read' 'P_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%P_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_1_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 21 'read' 'P_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%P_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_0_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 22 'read' 'P_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%right_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %right_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 23 'read' 'right_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%left_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %left_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 24 'read' 'left_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [./../../blowfish/blowfish.cpp:18]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.48>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_tmp = phi i32 [ %left_read_1, %0 ], [ %localRight, %branch0 ]"   --->   Operation 26 'phi' 'p_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_b_read_assign = phi i32 [ %right_read_1, %0 ], [ %localLeft, %branch0 ]"   --->   Operation 27 'phi' 'p_b_read_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %branch0 ]"   --->   Operation 28 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln18 = icmp eq i5 %i_0, -16" [./../../blowfish/blowfish.cpp:18]   --->   Operation 29 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./../../blowfish/blowfish.cpp:18]   --->   Operation 31 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %3, label %2" [./../../blowfish/blowfish.cpp:18]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str7) nounwind" [./../../blowfish/blowfish.cpp:18]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.19ns)   --->   "switch i5 %i_0, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]" [./../../blowfish/blowfish.cpp:19]   --->   Operation 34 'switch' <Predicate = (!icmp_ln18)> <Delay = 2.19>
ST_2 : Operation 35 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 35 'br' <Predicate = (!icmp_ln18 & i_0 == 14)> <Delay = 2.19>
ST_2 : Operation 36 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 36 'br' <Predicate = (!icmp_ln18 & i_0 == 13)> <Delay = 2.19>
ST_2 : Operation 37 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 37 'br' <Predicate = (!icmp_ln18 & i_0 == 12)> <Delay = 2.19>
ST_2 : Operation 38 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 38 'br' <Predicate = (!icmp_ln18 & i_0 == 11)> <Delay = 2.19>
ST_2 : Operation 39 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 39 'br' <Predicate = (!icmp_ln18 & i_0 == 10)> <Delay = 2.19>
ST_2 : Operation 40 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 40 'br' <Predicate = (!icmp_ln18 & i_0 == 9)> <Delay = 2.19>
ST_2 : Operation 41 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 41 'br' <Predicate = (!icmp_ln18 & i_0 == 8)> <Delay = 2.19>
ST_2 : Operation 42 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 42 'br' <Predicate = (!icmp_ln18 & i_0 == 7)> <Delay = 2.19>
ST_2 : Operation 43 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 43 'br' <Predicate = (!icmp_ln18 & i_0 == 6)> <Delay = 2.19>
ST_2 : Operation 44 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 44 'br' <Predicate = (!icmp_ln18 & i_0 == 5)> <Delay = 2.19>
ST_2 : Operation 45 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 45 'br' <Predicate = (!icmp_ln18 & i_0 == 4)> <Delay = 2.19>
ST_2 : Operation 46 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 46 'br' <Predicate = (!icmp_ln18 & i_0 == 3)> <Delay = 2.19>
ST_2 : Operation 47 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 47 'br' <Predicate = (!icmp_ln18 & i_0 == 2)> <Delay = 2.19>
ST_2 : Operation 48 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 48 'br' <Predicate = (!icmp_ln18 & i_0 == 1)> <Delay = 2.19>
ST_2 : Operation 49 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 49 'br' <Predicate = (!icmp_ln18 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8 & i_0 != 9 & i_0 != 10 & i_0 != 11 & i_0 != 12 & i_0 != 13 & i_0 != 14)> <Delay = 2.19>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%phi_ln19 = phi i32 [ %P_1_read_1, %branch1 ], [ %P_2_read_1, %branch2 ], [ %P_3_read_1, %branch3 ], [ %P_4_read_1, %branch4 ], [ %P_5_read_1, %branch5 ], [ %P_6_read_1, %branch6 ], [ %P_7_read_1, %branch7 ], [ %P_8_read_1, %branch8 ], [ %P_9_read_1, %branch9 ], [ %P_10_read_1, %branch10 ], [ %P_11_read_1, %branch11 ], [ %P_12_read_1, %branch12 ], [ %P_13_read_1, %branch13 ], [ %P_14_read_1, %branch14 ], [ %P_15_read_1, %branch15 ], [ %P_0_read_1, %2 ]" [./../../blowfish/blowfish.cpp:19]   --->   Operation 50 'phi' 'phi_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %p_tmp to i8" [./../../blowfish/blowfish.cpp:19]   --->   Operation 51 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i32 %phi_ln19 to i8" [./../../blowfish/blowfish.cpp:19]   --->   Operation 52 'trunc' 'trunc_ln19_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln19_2 = trunc i32 %p_tmp to i24" [./../../blowfish/blowfish.cpp:19]   --->   Operation 53 'trunc' 'trunc_ln19_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln19_3 = trunc i32 %phi_ln19 to i24" [./../../blowfish/blowfish.cpp:19]   --->   Operation 54 'trunc' 'trunc_ln19_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln19_4 = trunc i32 %p_tmp to i16" [./../../blowfish/blowfish.cpp:19]   --->   Operation 55 'trunc' 'trunc_ln19_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln19_5 = trunc i32 %phi_ln19 to i16" [./../../blowfish/blowfish.cpp:19]   --->   Operation 56 'trunc' 'trunc_ln19_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.99ns)   --->   "%localLeft = xor i32 %phi_ln19, %p_tmp" [./../../blowfish/blowfish.cpp:19]   --->   Operation 57 'xor' 'localLeft' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.99ns)   --->   "%xor_ln19_1 = xor i16 %trunc_ln19_5, %trunc_ln19_4" [./../../blowfish/blowfish.cpp:19]   --->   Operation 58 'xor' 'xor_ln19_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.03ns)   --->   "%xor_ln19_2 = xor i24 %trunc_ln19_3, %trunc_ln19_2" [./../../blowfish/blowfish.cpp:19]   --->   Operation 59 'xor' 'xor_ln19_2' <Predicate = (!icmp_ln18)> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%a = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %localLeft, i32 24, i32 31)" [./../../blowfish/blowfish.cpp:73->./../../blowfish/blowfish.cpp:20]   --->   Operation 60 'partselect' 'a' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%b = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln19_2, i32 16, i32 23)" [./../../blowfish/blowfish.cpp:74->./../../blowfish/blowfish.cpp:20]   --->   Operation 61 'partselect' 'b' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%c = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln19_1, i32 8, i32 15)" [./../../blowfish/blowfish.cpp:75->./../../blowfish/blowfish.cpp:20]   --->   Operation 62 'partselect' 'c' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.99ns)   --->   "%d = xor i8 %trunc_ln19_1, %trunc_ln19" [./../../blowfish/blowfish.cpp:76->./../../blowfish/blowfish.cpp:20]   --->   Operation 63 'xor' 'd' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i8 %a to i64" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 64 'zext' 'zext_ln81' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%S_0_addr = getelementptr [256 x i32]* %S_0, i64 0, i64 %zext_ln81" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 65 'getelementptr' 'S_0_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%S_0_load = load i32* %S_0_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 66 'load' 'S_0_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i8 %b to i64" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 67 'zext' 'zext_ln81_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%S_1_addr = getelementptr [256 x i32]* %S_1, i64 0, i64 %zext_ln81_2" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 68 'getelementptr' 'S_1_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%S_1_load = load i32* %S_1_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 69 'load' 'S_1_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln81_3 = zext i8 %c to i64" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 70 'zext' 'zext_ln81_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%S_2_addr = getelementptr [256 x i32]* %S_2, i64 0, i64 %zext_ln81_3" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 71 'getelementptr' 'S_2_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%S_2_load = load i32* %S_2_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 72 'load' 'S_2_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln81_4 = zext i8 %d to i64" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 73 'zext' 'zext_ln81_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%S_3_addr = getelementptr [256 x i32]* %S_3, i64 0, i64 %zext_ln81_4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 74 'getelementptr' 'S_3_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%S_3_load = load i32* %S_3_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 75 'load' 'S_3_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 76 [1/1] (0.99ns)   --->   "%xor_ln26 = xor i32 %p_tmp, %P_16_read_1" [./../../blowfish/blowfish.cpp:26]   --->   Operation 76 'xor' 'xor_ln26' <Predicate = (icmp_ln18)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.99ns)   --->   "%xor_ln27 = xor i32 %p_b_read_assign, %P_17_read_1" [./../../blowfish/blowfish.cpp:27]   --->   Operation 77 'xor' 'xor_ln27' <Predicate = (icmp_ln18)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32 } undef, i32 %xor_ln27, 0" [./../../blowfish/blowfish.cpp:28]   --->   Operation 78 'insertvalue' 'mrv' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32 } %mrv, i32 %xor_ln26, 1" [./../../blowfish/blowfish.cpp:28]   --->   Operation 79 'insertvalue' 'mrv_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1" [./../../blowfish/blowfish.cpp:28]   --->   Operation 80 'ret' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.35>
ST_3 : Operation 81 [1/2] (3.25ns)   --->   "%S_0_load = load i32* %S_0_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 81 'load' 'S_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 82 [1/2] (3.25ns)   --->   "%S_1_load = load i32* %S_1_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 82 'load' 'S_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln81 = add i32 %S_0_load, %S_1_load" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 83 'add' 'add_ln81' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%S_2_load = load i32* %S_2_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 84 'load' 'S_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node feistel_result)   --->   "%xor_ln81 = xor i32 %S_2_load, %add_ln81" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 85 'xor' 'xor_ln81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/2] (3.25ns)   --->   "%S_3_load = load i32* %S_3_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 86 'load' 'S_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 87 [1/1] (2.55ns) (out node of the LUT)   --->   "%feistel_result = add i32 %S_3_load, %xor_ln81" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 87 'add' 'feistel_result' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 88 [1/1] (0.99ns)   --->   "%localRight = xor i32 %p_b_read_assign, %feistel_result" [./../../blowfish/blowfish.cpp:21]   --->   Operation 88 'xor' 'localRight' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "br label %1" [./../../blowfish/blowfish.cpp:18]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ left_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ right_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_9_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_10_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_11_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_12_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_13_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_14_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_15_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_16_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_17_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ S_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ S_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ S_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ S_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
P_17_read_1       (read             ) [ 00111]
P_16_read_1       (read             ) [ 00111]
P_15_read_1       (read             ) [ 00111]
P_14_read_1       (read             ) [ 00111]
P_13_read_1       (read             ) [ 00111]
P_12_read_1       (read             ) [ 00111]
P_11_read_1       (read             ) [ 00111]
P_10_read_1       (read             ) [ 00111]
P_9_read_1        (read             ) [ 00111]
P_8_read_1        (read             ) [ 00111]
P_7_read_1        (read             ) [ 00111]
P_6_read_1        (read             ) [ 00111]
P_5_read_1        (read             ) [ 00111]
P_4_read_1        (read             ) [ 00111]
P_3_read_1        (read             ) [ 00111]
P_2_read_1        (read             ) [ 00111]
P_1_read_1        (read             ) [ 00111]
P_0_read_1        (read             ) [ 00111]
right_read_1      (read             ) [ 01111]
left_read_1       (read             ) [ 01111]
br_ln18           (br               ) [ 01111]
p_tmp             (phi              ) [ 00100]
p_b_read_assign   (phi              ) [ 00111]
i_0               (phi              ) [ 00111]
icmp_ln18         (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01111]
br_ln18           (br               ) [ 00000]
specloopname_ln18 (specloopname     ) [ 00000]
switch_ln19       (switch           ) [ 00000]
br_ln19           (br               ) [ 00000]
br_ln19           (br               ) [ 00000]
br_ln19           (br               ) [ 00000]
br_ln19           (br               ) [ 00000]
br_ln19           (br               ) [ 00000]
br_ln19           (br               ) [ 00000]
br_ln19           (br               ) [ 00000]
br_ln19           (br               ) [ 00000]
br_ln19           (br               ) [ 00000]
br_ln19           (br               ) [ 00000]
br_ln19           (br               ) [ 00000]
br_ln19           (br               ) [ 00000]
br_ln19           (br               ) [ 00000]
br_ln19           (br               ) [ 00000]
br_ln19           (br               ) [ 00000]
phi_ln19          (phi              ) [ 00100]
trunc_ln19        (trunc            ) [ 00000]
trunc_ln19_1      (trunc            ) [ 00000]
trunc_ln19_2      (trunc            ) [ 00000]
trunc_ln19_3      (trunc            ) [ 00000]
trunc_ln19_4      (trunc            ) [ 00000]
trunc_ln19_5      (trunc            ) [ 00000]
localLeft         (xor              ) [ 01111]
xor_ln19_1        (xor              ) [ 00000]
xor_ln19_2        (xor              ) [ 00000]
a                 (partselect       ) [ 00000]
b                 (partselect       ) [ 00000]
c                 (partselect       ) [ 00000]
d                 (xor              ) [ 00000]
zext_ln81         (zext             ) [ 00000]
S_0_addr          (getelementptr    ) [ 00010]
zext_ln81_2       (zext             ) [ 00000]
S_1_addr          (getelementptr    ) [ 00010]
zext_ln81_3       (zext             ) [ 00000]
S_2_addr          (getelementptr    ) [ 00010]
zext_ln81_4       (zext             ) [ 00000]
S_3_addr          (getelementptr    ) [ 00010]
xor_ln26          (xor              ) [ 00000]
xor_ln27          (xor              ) [ 00000]
mrv               (insertvalue      ) [ 00000]
mrv_1             (insertvalue      ) [ 00000]
ret_ln28          (ret              ) [ 00000]
S_0_load          (load             ) [ 00000]
S_1_load          (load             ) [ 00000]
add_ln81          (add              ) [ 00000]
S_2_load          (load             ) [ 00000]
xor_ln81          (xor              ) [ 00000]
S_3_load          (load             ) [ 00000]
feistel_result    (add              ) [ 00001]
localRight        (xor              ) [ 01111]
br_ln18           (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="left_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="right_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="P_0_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_0_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="P_1_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_1_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="P_2_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_2_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="P_3_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_3_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="P_4_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_4_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="P_5_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_5_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="P_6_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_6_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="P_7_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_7_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="P_8_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_8_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="P_9_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_9_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="P_10_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_10_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="P_11_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_11_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="P_12_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_12_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="P_13_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_13_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="P_14_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_14_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="P_15_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_15_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="P_16_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_16_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="P_17_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_17_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="S_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="S_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="S_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="S_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="P_17_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_17_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="P_16_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_16_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="P_15_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_15_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="P_14_read_1_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_14_read_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="P_13_read_1_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_13_read_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="P_12_read_1_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_12_read_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="P_11_read_1_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_11_read_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="P_10_read_1_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_10_read_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="P_9_read_1_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_9_read_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="P_8_read_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_8_read_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="P_7_read_1_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_7_read_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="P_6_read_1_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_6_read_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="P_5_read_1_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_5_read_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="P_4_read_1_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_4_read_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="P_3_read_1_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_3_read_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="P_2_read_1_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_2_read_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="P_1_read_1_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_1_read_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="P_0_read_1_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_0_read_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="right_read_1_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="right_read_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="left_read_1_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="left_read_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="S_0_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_0_addr/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_0_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="S_1_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="8" slack="0"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_1_addr/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_1_load/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="S_2_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="8" slack="0"/>
<pin id="262" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_2_addr/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_2_load/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="S_3_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_3_addr/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_3_load/2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_tmp_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="286" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_tmp (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_tmp_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="32" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_tmp/2 "/>
</bind>
</comp>

<comp id="293" class="1005" name="p_b_read_assign_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2"/>
<pin id="295" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_b_read_assign (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_b_read_assign_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_b_read_assign/2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="i_0_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="1"/>
<pin id="305" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="i_0_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="phi_ln19_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="316" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln19 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="phi_ln19_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="32" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="4" bw="32" slack="1"/>
<pin id="323" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="6" bw="32" slack="1"/>
<pin id="325" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="8" bw="32" slack="1"/>
<pin id="327" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="10" bw="32" slack="1"/>
<pin id="329" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="12" bw="32" slack="1"/>
<pin id="331" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="14" bw="32" slack="1"/>
<pin id="333" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="16" bw="32" slack="1"/>
<pin id="335" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="18" bw="32" slack="1"/>
<pin id="337" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="20" bw="32" slack="1"/>
<pin id="339" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="22" bw="32" slack="1"/>
<pin id="341" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="24" bw="32" slack="1"/>
<pin id="343" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="26" bw="32" slack="1"/>
<pin id="345" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="28" bw="32" slack="1"/>
<pin id="347" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="30" bw="32" slack="1"/>
<pin id="349" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="32" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln19/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln18_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="0" index="1" bw="5" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="i_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln19_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln19_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln19_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_2/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln19_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_3/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="trunc_ln19_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_4/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln19_5_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_5/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="localLeft_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="localLeft/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="xor_ln19_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19_1/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="xor_ln19_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="24" slack="0"/>
<pin id="401" dir="0" index="1" bw="24" slack="0"/>
<pin id="402" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19_2/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="a_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="0" index="3" bw="6" slack="0"/>
<pin id="410" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="b_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="24" slack="0"/>
<pin id="418" dir="0" index="2" bw="6" slack="0"/>
<pin id="419" dir="0" index="3" bw="6" slack="0"/>
<pin id="420" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="c_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="0"/>
<pin id="428" dir="0" index="2" bw="5" slack="0"/>
<pin id="429" dir="0" index="3" bw="5" slack="0"/>
<pin id="430" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="d_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="d/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln81_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln81_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_2/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln81_3_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_3/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln81_4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_4/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="xor_ln26_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="1"/>
<pin id="464" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="xor_ln27_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="1"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="mrv_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="mrv_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln81_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="xor_ln81_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln81/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="feistel_result_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="feistel_result/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="localRight_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="2"/>
<pin id="503" dir="0" index="1" bw="32" slack="1"/>
<pin id="504" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="localRight/4 "/>
</bind>
</comp>

<comp id="506" class="1005" name="P_17_read_1_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_17_read_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="P_16_read_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_16_read_1 "/>
</bind>
</comp>

<comp id="516" class="1005" name="P_15_read_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_15_read_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="P_14_read_1_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_14_read_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="P_13_read_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_13_read_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="P_12_read_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_12_read_1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="P_11_read_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_11_read_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="P_10_read_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_10_read_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="P_9_read_1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_9_read_1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="P_8_read_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_8_read_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="P_7_read_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_7_read_1 "/>
</bind>
</comp>

<comp id="561" class="1005" name="P_6_read_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_6_read_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="P_5_read_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_5_read_1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="P_4_read_1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_4_read_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="P_3_read_1_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_3_read_1 "/>
</bind>
</comp>

<comp id="581" class="1005" name="P_2_read_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_2_read_1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="P_1_read_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_1_read_1 "/>
</bind>
</comp>

<comp id="591" class="1005" name="P_0_read_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_0_read_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="right_read_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right_read_1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="left_read_1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left_read_1 "/>
</bind>
</comp>

<comp id="609" class="1005" name="i_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="0"/>
<pin id="611" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="614" class="1005" name="localLeft_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="localLeft "/>
</bind>
</comp>

<comp id="619" class="1005" name="S_0_addr_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="1"/>
<pin id="621" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_0_addr "/>
</bind>
</comp>

<comp id="624" class="1005" name="S_1_addr_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="1"/>
<pin id="626" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_1_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="S_2_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="1"/>
<pin id="631" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_2_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="S_3_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="1"/>
<pin id="636" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_3_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="feistel_result_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feistel_result "/>
</bind>
</comp>

<comp id="644" class="1005" name="localRight_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="localRight "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="48" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="48" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="108" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="108" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="108" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="108" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="302"><net_src comp="296" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="306"><net_src comp="50" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="355"><net_src comp="307" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="307" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="58" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="287" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="317" pin="32"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="287" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="317" pin="32"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="287" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="317" pin="32"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="317" pin="32"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="287" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="383" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="379" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="375" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="371" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="90" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="387" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="92" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="94" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="421"><net_src comp="96" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="399" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="98" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="100" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="431"><net_src comp="102" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="393" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="104" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="434"><net_src comp="106" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="439"><net_src comp="367" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="363" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="405" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="449"><net_src comp="415" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="454"><net_src comp="425" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="459"><net_src comp="435" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="465"><net_src comp="287" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="296" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="110" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="461" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="239" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="252" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="265" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="278" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="489" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="293" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="112" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="514"><net_src comp="118" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="519"><net_src comp="124" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="317" pin=28"/></net>

<net id="524"><net_src comp="130" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="317" pin=26"/></net>

<net id="529"><net_src comp="136" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="317" pin=24"/></net>

<net id="534"><net_src comp="142" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="317" pin=22"/></net>

<net id="539"><net_src comp="148" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="317" pin=20"/></net>

<net id="544"><net_src comp="154" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="317" pin=18"/></net>

<net id="549"><net_src comp="160" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="317" pin=16"/></net>

<net id="554"><net_src comp="166" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="317" pin=14"/></net>

<net id="559"><net_src comp="172" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="317" pin=12"/></net>

<net id="564"><net_src comp="178" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="317" pin=10"/></net>

<net id="569"><net_src comp="184" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="317" pin=8"/></net>

<net id="574"><net_src comp="190" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="317" pin=6"/></net>

<net id="579"><net_src comp="196" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="317" pin=4"/></net>

<net id="584"><net_src comp="202" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="589"><net_src comp="208" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="594"><net_src comp="214" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="317" pin=30"/></net>

<net id="599"><net_src comp="220" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="604"><net_src comp="226" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="612"><net_src comp="357" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="617"><net_src comp="387" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="622"><net_src comp="232" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="627"><net_src comp="245" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="632"><net_src comp="258" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="637"><net_src comp="271" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="642"><net_src comp="495" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="647"><net_src comp="501" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="287" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Encrypt_SetKey : left_read | {1 }
	Port: Encrypt_SetKey : right_read | {1 }
	Port: Encrypt_SetKey : P_0_read | {1 }
	Port: Encrypt_SetKey : P_1_read | {1 }
	Port: Encrypt_SetKey : P_2_read | {1 }
	Port: Encrypt_SetKey : P_3_read | {1 }
	Port: Encrypt_SetKey : P_4_read | {1 }
	Port: Encrypt_SetKey : P_5_read | {1 }
	Port: Encrypt_SetKey : P_6_read | {1 }
	Port: Encrypt_SetKey : P_7_read | {1 }
	Port: Encrypt_SetKey : P_8_read | {1 }
	Port: Encrypt_SetKey : P_9_read | {1 }
	Port: Encrypt_SetKey : P_10_read | {1 }
	Port: Encrypt_SetKey : P_11_read | {1 }
	Port: Encrypt_SetKey : P_12_read | {1 }
	Port: Encrypt_SetKey : P_13_read | {1 }
	Port: Encrypt_SetKey : P_14_read | {1 }
	Port: Encrypt_SetKey : P_15_read | {1 }
	Port: Encrypt_SetKey : P_16_read | {1 }
	Port: Encrypt_SetKey : P_17_read | {1 }
	Port: Encrypt_SetKey : S_0 | {2 3 }
	Port: Encrypt_SetKey : S_1 | {2 3 }
	Port: Encrypt_SetKey : S_2 | {2 3 }
	Port: Encrypt_SetKey : S_3 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln18 : 1
		i : 1
		br_ln18 : 2
		switch_ln19 : 1
		phi_ln19 : 2
		trunc_ln19 : 1
		trunc_ln19_1 : 3
		trunc_ln19_2 : 1
		trunc_ln19_3 : 3
		trunc_ln19_4 : 1
		trunc_ln19_5 : 3
		localLeft : 3
		xor_ln19_1 : 4
		xor_ln19_2 : 4
		a : 3
		b : 4
		c : 4
		d : 4
		zext_ln81 : 4
		S_0_addr : 5
		S_0_load : 6
		zext_ln81_2 : 5
		S_1_addr : 6
		S_1_load : 7
		zext_ln81_3 : 5
		S_2_addr : 6
		S_2_load : 7
		zext_ln81_4 : 4
		S_3_addr : 5
		S_3_load : 6
		xor_ln26 : 1
		xor_ln27 : 1
		mrv : 1
		mrv_1 : 2
		ret_ln28 : 3
	State 3
		add_ln81 : 1
		xor_ln81 : 2
		feistel_result : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     localLeft_fu_387     |    0    |    32   |
|          |     xor_ln19_1_fu_393    |    0    |    16   |
|          |     xor_ln19_2_fu_399    |    0    |    24   |
|    xor   |         d_fu_435         |    0    |    8    |
|          |      xor_ln26_fu_461     |    0    |    32   |
|          |      xor_ln27_fu_466     |    0    |    32   |
|          |      xor_ln81_fu_489     |    0    |    32   |
|          |     localRight_fu_501    |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |         i_fu_357         |    0    |    15   |
|    add   |      add_ln81_fu_483     |    0    |    39   |
|          |   feistel_result_fu_495  |    0    |    39   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln18_fu_351     |    0    |    11   |
|----------|--------------------------|---------|---------|
|          |  P_17_read_1_read_fu_112 |    0    |    0    |
|          |  P_16_read_1_read_fu_118 |    0    |    0    |
|          |  P_15_read_1_read_fu_124 |    0    |    0    |
|          |  P_14_read_1_read_fu_130 |    0    |    0    |
|          |  P_13_read_1_read_fu_136 |    0    |    0    |
|          |  P_12_read_1_read_fu_142 |    0    |    0    |
|          |  P_11_read_1_read_fu_148 |    0    |    0    |
|          |  P_10_read_1_read_fu_154 |    0    |    0    |
|          |  P_9_read_1_read_fu_160  |    0    |    0    |
|   read   |  P_8_read_1_read_fu_166  |    0    |    0    |
|          |  P_7_read_1_read_fu_172  |    0    |    0    |
|          |  P_6_read_1_read_fu_178  |    0    |    0    |
|          |  P_5_read_1_read_fu_184  |    0    |    0    |
|          |  P_4_read_1_read_fu_190  |    0    |    0    |
|          |  P_3_read_1_read_fu_196  |    0    |    0    |
|          |  P_2_read_1_read_fu_202  |    0    |    0    |
|          |  P_1_read_1_read_fu_208  |    0    |    0    |
|          |  P_0_read_1_read_fu_214  |    0    |    0    |
|          | right_read_1_read_fu_220 |    0    |    0    |
|          |  left_read_1_read_fu_226 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     trunc_ln19_fu_363    |    0    |    0    |
|          |    trunc_ln19_1_fu_367   |    0    |    0    |
|   trunc  |    trunc_ln19_2_fu_371   |    0    |    0    |
|          |    trunc_ln19_3_fu_375   |    0    |    0    |
|          |    trunc_ln19_4_fu_379   |    0    |    0    |
|          |    trunc_ln19_5_fu_383   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |         a_fu_405         |    0    |    0    |
|partselect|         b_fu_415         |    0    |    0    |
|          |         c_fu_425         |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln81_fu_441     |    0    |    0    |
|   zext   |    zext_ln81_2_fu_446    |    0    |    0    |
|          |    zext_ln81_3_fu_451    |    0    |    0    |
|          |    zext_ln81_4_fu_456    |    0    |    0    |
|----------|--------------------------|---------|---------|
|insertvalue|        mrv_fu_471        |    0    |    0    |
|          |       mrv_1_fu_477       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   312   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   P_0_read_1_reg_591  |   32   |
|  P_10_read_1_reg_541  |   32   |
|  P_11_read_1_reg_536  |   32   |
|  P_12_read_1_reg_531  |   32   |
|  P_13_read_1_reg_526  |   32   |
|  P_14_read_1_reg_521  |   32   |
|  P_15_read_1_reg_516  |   32   |
|  P_16_read_1_reg_511  |   32   |
|  P_17_read_1_reg_506  |   32   |
|   P_1_read_1_reg_586  |   32   |
|   P_2_read_1_reg_581  |   32   |
|   P_3_read_1_reg_576  |   32   |
|   P_4_read_1_reg_571  |   32   |
|   P_5_read_1_reg_566  |   32   |
|   P_6_read_1_reg_561  |   32   |
|   P_7_read_1_reg_556  |   32   |
|   P_8_read_1_reg_551  |   32   |
|   P_9_read_1_reg_546  |   32   |
|    S_0_addr_reg_619   |    8   |
|    S_1_addr_reg_624   |    8   |
|    S_2_addr_reg_629   |    8   |
|    S_3_addr_reg_634   |    8   |
| feistel_result_reg_639|   32   |
|      i_0_reg_303      |    5   |
|       i_reg_609       |    5   |
|  left_read_1_reg_601  |   32   |
|   localLeft_reg_614   |   32   |
|   localRight_reg_644  |   32   |
|p_b_read_assign_reg_293|   32   |
|     p_tmp_reg_284     |   32   |
|    phi_ln19_reg_314   |   32   |
|  right_read_1_reg_596 |   32   |
+-----------------------+--------+
|         Total         |   874  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_239 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_252 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_265 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_278 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   312  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   874  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   874  |   348  |
+-----------+--------+--------+--------+
