/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:23:47 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[6] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[6].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[6] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[6].in[1] (.names at (5,5))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.218     1.710
rq_b[6].out[0] (.names at (5,5))                                                                              0.000     1.710
| (intra 'clb' routing)                                                                                       0.000     1.710
| (inter-block routing)                                                                                       0.399     2.109
| (intra 'io' routing)                                                                                        0.733     2.842
out:rq_b[6].outpad[0] (.output at (3,8))                                                                      0.000     2.842
data arrival time                                                                                                       2.842

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.842
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.342


#Path 2
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[10] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[11].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.342     1.581
| (intra 'clb' routing)                                                                                        0.085     1.666
rq_a[11].in[1] (.names at (5,7))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                     0.218     1.885
rq_a[11].out[0] (.names at (5,7))                                                                              0.000     1.885
| (intra 'clb' routing)                                                                                        0.000     1.885
| (inter-block routing)                                                                                        0.220     2.104
| (intra 'io' routing)                                                                                         0.733     2.837
out:rq_a[11].outpad[0] (.output at (2,8))                                                                      0.000     2.837
data arrival time                                                                                                        2.837

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.837
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.337


#Path 3
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[8] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[9].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[9].in[1] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.218     1.763
rq_a[9].out[0] (.names at (5,6))                                                                              0.000     1.763
| (intra 'clb' routing)                                                                                       0.000     1.763
| (inter-block routing)                                                                                       0.342     2.104
| (intra 'io' routing)                                                                                        0.733     2.837
out:rq_a[9].outpad[0] (.output at (2,8))                                                                      0.000     2.837
data arrival time                                                                                                       2.837

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.837
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.337


#Path 4
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[6] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[6].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[6] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.342     1.581
| (intra 'clb' routing)                                                                                       0.085     1.666
rq_a[6].in[1] (.names at (5,7))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                    0.218     1.885
rq_a[6].out[0] (.names at (5,7))                                                                              0.000     1.885
| (intra 'clb' routing)                                                                                       0.000     1.885
| (inter-block routing)                                                                                       0.220     2.104
| (intra 'io' routing)                                                                                        0.733     2.837
out:rq_a[6].outpad[0] (.output at (2,8))                                                                      0.000     2.837
data arrival time                                                                                                       2.837

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.837
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.337


#Path 5
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[1] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[1].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[1].in[1] (.names at (5,5))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.197     1.689
rq_b[1].out[0] (.names at (5,5))                                                                              0.000     1.689
| (intra 'clb' routing)                                                                                       0.000     1.689
| (inter-block routing)                                                                                       0.399     2.088
| (intra 'io' routing)                                                                                        0.733     2.821
out:rq_b[1].outpad[0] (.output at (3,8))                                                                      0.000     2.821
data arrival time                                                                                                       2.821

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.821
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.321


#Path 6
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[7] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[7].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[7].in[1] (.names at (5,5))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.197     1.689
rq_b[7].out[0] (.names at (5,5))                                                                              0.000     1.689
| (intra 'clb' routing)                                                                                       0.000     1.689
| (inter-block routing)                                                                                       0.399     2.088
| (intra 'io' routing)                                                                                        0.733     2.821
out:rq_b[7].outpad[0] (.output at (3,8))                                                                      0.000     2.821
data arrival time                                                                                                       2.821

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.821
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.321


#Path 7
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[9] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[10].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[10].in[1] (.names at (5,5))                                                                              0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.197     1.689
rq_b[10].out[0] (.names at (5,5))                                                                             0.000     1.689
| (intra 'clb' routing)                                                                                       0.000     1.689
| (inter-block routing)                                                                                       0.399     2.088
| (intra 'io' routing)                                                                                        0.733     2.821
out:rq_b[10].outpad[0] (.output at (3,8))                                                                     0.000     2.821
data arrival time                                                                                                       2.821

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.821
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.321


#Path 8
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[12] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[13].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[13].in[1] (.names at (5,5))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.197     1.689
rq_b[13].out[0] (.names at (5,5))                                                                              0.000     1.689
| (intra 'clb' routing)                                                                                        0.000     1.689
| (inter-block routing)                                                                                        0.399     2.088
| (intra 'io' routing)                                                                                         0.733     2.821
out:rq_b[13].outpad[0] (.output at (3,8))                                                                      0.000     2.821
data arrival time                                                                                                        2.821

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.821
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.321


#Path 9
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[14] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[15].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[14] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[15].in[1] (.names at (5,5))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.197     1.689
rq_b[15].out[0] (.names at (5,5))                                                                              0.000     1.689
| (intra 'clb' routing)                                                                                        0.000     1.689
| (inter-block routing)                                                                                        0.399     2.088
| (intra 'io' routing)                                                                                         0.733     2.821
out:rq_b[15].outpad[0] (.output at (3,8))                                                                      0.000     2.821
data arrival time                                                                                                        2.821

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.821
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.321


#Path 10
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[16] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[8].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[8].in[1] (.names at (5,5))                                                                                0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.197     1.689
rq_b[8].out[0] (.names at (5,5))                                                                               0.000     1.689
| (intra 'clb' routing)                                                                                        0.000     1.689
| (inter-block routing)                                                                                        0.399     2.088
| (intra 'io' routing)                                                                                         0.733     2.821
out:rq_b[8].outpad[0] (.output at (3,8))                                                                       0.000     2.821
data arrival time                                                                                                        2.821

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.821
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.321


#Path 11
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[12] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[13].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.342     1.581
| (intra 'clb' routing)                                                                                        0.085     1.666
rq_a[13].in[2] (.names at (5,7))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                     0.197     1.863
rq_a[13].out[0] (.names at (5,7))                                                                              0.000     1.863
| (intra 'clb' routing)                                                                                        0.000     1.863
| (inter-block routing)                                                                                        0.220     2.083
| (intra 'io' routing)                                                                                         0.733     2.816
out:rq_a[13].outpad[0] (.output at (2,8))                                                                      0.000     2.816
data arrival time                                                                                                        2.816

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.816
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.316


#Path 12
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[0].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[0].in[1] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.197     1.741
rq_a[0].out[0] (.names at (5,6))                                                                              0.000     1.741
| (intra 'clb' routing)                                                                                       0.000     1.741
| (inter-block routing)                                                                                       0.342     2.083
| (intra 'io' routing)                                                                                        0.733     2.816
out:rq_a[0].outpad[0] (.output at (2,8))                                                                      0.000     2.816
data arrival time                                                                                                       2.816

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.816
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.316


#Path 13
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[16] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[8].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.220     1.459
| (intra 'clb' routing)                                                                                        0.085     1.545
rq_a[8].in[1] (.names at (5,6))                                                                                0.000     1.545
| (primitive '.names' combinational delay)                                                                     0.148     1.692
rq_a[8].out[0] (.names at (5,6))                                                                               0.000     1.692
| (intra 'clb' routing)                                                                                        0.000     1.692
| (inter-block routing)                                                                                        0.342     2.034
| (intra 'io' routing)                                                                                         0.733     2.767
out:rq_a[8].outpad[0] (.output at (2,8))                                                                       0.000     2.767
data arrival time                                                                                                        2.767

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.767
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.267


#Path 14
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[1] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[1].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[1].in[1] (.names at (5,5))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.148     1.692
rq_a[1].out[0] (.names at (5,5))                                                                              0.000     1.692
| (intra 'clb' routing)                                                                                       0.000     1.692
| (inter-block routing)                                                                                       0.342     2.034
| (intra 'io' routing)                                                                                        0.733     2.767
out:rq_a[1].outpad[0] (.output at (2,8))                                                                      0.000     2.767
data arrival time                                                                                                       2.767

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.767
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.267


#Path 15
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[14] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[15].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[14] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.220     1.459
| (intra 'clb' routing)                                                                                        0.085     1.545
rq_a[15].in[1] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                     0.148     1.692
rq_a[15].out[0] (.names at (5,6))                                                                              0.000     1.692
| (intra 'clb' routing)                                                                                        0.000     1.692
| (inter-block routing)                                                                                        0.342     2.034
| (intra 'io' routing)                                                                                         0.733     2.767
out:rq_a[15].outpad[0] (.output at (2,8))                                                                      0.000     2.767
data arrival time                                                                                                        2.767

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.767
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.267


#Path 16
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[9] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[10].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.342     1.581
| (intra 'clb' routing)                                                                                       0.085     1.666
rq_a[10].in[1] (.names at (5,7))                                                                              0.000     1.666
| (primitive '.names' combinational delay)                                                                    0.148     1.814
rq_a[10].out[0] (.names at (5,7))                                                                             0.000     1.814
| (intra 'clb' routing)                                                                                       0.000     1.814
| (inter-block routing)                                                                                       0.220     2.034
| (intra 'io' routing)                                                                                        0.733     2.767
out:rq_a[10].outpad[0] (.output at (2,8))                                                                    -0.000     2.767
data arrival time                                                                                                       2.767

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.767
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.267


#Path 17
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[0].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[0].in[1] (.names at (5,5))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.136     1.627
rq_b[0].out[0] (.names at (5,5))                                                                              0.000     1.627
| (intra 'clb' routing)                                                                                       0.000     1.627
| (inter-block routing)                                                                                       0.399     2.027
| (intra 'io' routing)                                                                                        0.733     2.759
out:rq_b[0].outpad[0] (.output at (3,8))                                                                      0.000     2.759
data arrival time                                                                                                       2.759

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.759
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.259


#Path 18
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[2] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[2].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[2] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[2].in[1] (.names at (5,5))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.136     1.627
rq_b[2].out[0] (.names at (5,5))                                                                              0.000     1.627
| (intra 'clb' routing)                                                                                       0.000     1.627
| (inter-block routing)                                                                                       0.399     2.027
| (intra 'io' routing)                                                                                        0.733     2.759
out:rq_b[2].outpad[0] (.output at (3,8))                                                                      0.000     2.759
data arrival time                                                                                                       2.759

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.759
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.259


#Path 19
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[4] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[4].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[4].in[1] (.names at (5,5))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.136     1.627
rq_b[4].out[0] (.names at (5,5))                                                                              0.000     1.627
| (intra 'clb' routing)                                                                                       0.000     1.627
| (inter-block routing)                                                                                       0.399     2.027
| (intra 'io' routing)                                                                                        0.733     2.759
out:rq_b[4].outpad[0] (.output at (3,8))                                                                      0.000     2.759
data arrival time                                                                                                       2.759

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.759
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.259


#Path 20
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[10] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[11].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[11].in[1] (.names at (5,5))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.136     1.627
rq_b[11].out[0] (.names at (5,5))                                                                              0.000     1.627
| (intra 'clb' routing)                                                                                        0.000     1.627
| (inter-block routing)                                                                                        0.399     2.027
| (intra 'io' routing)                                                                                         0.733     2.759
out:rq_b[11].outpad[0] (.output at (3,8))                                                                      0.000     2.759
data arrival time                                                                                                        2.759

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.759
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.259


#Path 21
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[13] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[14].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[13] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[14].in[1] (.names at (5,5))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.136     1.627
rq_b[14].out[0] (.names at (5,5))                                                                              0.000     1.627
| (intra 'clb' routing)                                                                                        0.000     1.627
| (inter-block routing)                                                                                        0.399     2.027
| (intra 'io' routing)                                                                                         0.733     2.759
out:rq_b[14].outpad[0] (.output at (3,8))                                                                      0.000     2.759
data arrival time                                                                                                        2.759

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.759
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.259


#Path 22
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[4] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[4].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.342     1.581
| (intra 'clb' routing)                                                                                       0.085     1.666
rq_a[4].in[1] (.names at (5,7))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                    0.136     1.802
rq_a[4].out[0] (.names at (5,7))                                                                              0.000     1.802
| (intra 'clb' routing)                                                                                       0.000     1.802
| (inter-block routing)                                                                                       0.220     2.022
| (intra 'io' routing)                                                                                        0.733     2.754
out:rq_a[4].outpad[0] (.output at (2,8))                                                                     -0.000     2.754
data arrival time                                                                                                       2.754

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.754
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.254


#Path 23
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[13] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[14].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[13] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.220     1.459
| (intra 'clb' routing)                                                                                        0.085     1.545
rq_a[14].in[1] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                     0.136     1.680
rq_a[14].out[0] (.names at (5,6))                                                                              0.000     1.680
| (intra 'clb' routing)                                                                                        0.000     1.680
| (inter-block routing)                                                                                        0.342     2.022
| (intra 'io' routing)                                                                                         0.733     2.754
out:rq_a[14].outpad[0] (.output at (2,8))                                                                      0.000     2.754
data arrival time                                                                                                        2.754

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.754
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.254


#Path 24
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[11] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[12].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.220     1.459
| (intra 'clb' routing)                                                                                        0.085     1.545
rq_a[12].in[1] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                     0.136     1.680
rq_a[12].out[0] (.names at (5,6))                                                                              0.000     1.680
| (intra 'clb' routing)                                                                                        0.000     1.680
| (inter-block routing)                                                                                        0.342     2.022
| (intra 'io' routing)                                                                                         0.733     2.754
out:rq_a[12].outpad[0] (.output at (2,8))                                                                      0.000     2.754
data arrival time                                                                                                        2.754

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.754
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.254


#Path 25
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[5] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[5].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.342     1.581
| (intra 'clb' routing)                                                                                       0.085     1.666
rq_a[5].in[1] (.names at (5,7))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                    0.136     1.802
rq_a[5].out[0] (.names at (5,7))                                                                              0.000     1.802
| (intra 'clb' routing)                                                                                       0.000     1.802
| (inter-block routing)                                                                                       0.220     2.022
| (intra 'io' routing)                                                                                        0.733     2.754
out:rq_a[5].outpad[0] (.output at (2,8))                                                                     -0.000     2.754
data arrival time                                                                                                       2.754

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.754
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.254


#Path 26
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[3] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[3].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.342     1.581
| (intra 'clb' routing)                                                                                       0.085     1.666
rq_a[3].in[1] (.names at (5,7))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                    0.136     1.802
rq_a[3].out[0] (.names at (5,7))                                                                              0.000     1.802
| (intra 'clb' routing)                                                                                       0.000     1.802
| (inter-block routing)                                                                                       0.220     2.022
| (intra 'io' routing)                                                                                        0.733     2.754
out:rq_a[3].outpad[0] (.output at (2,8))                                                                     -0.000     2.754
data arrival time                                                                                                       2.754

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.754
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.254


#Path 27
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[7] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[7].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[7].in[1] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.136     1.680
rq_a[7].out[0] (.names at (5,6))                                                                              0.000     1.680
| (intra 'clb' routing)                                                                                       0.000     1.680
| (inter-block routing)                                                                                       0.342     2.022
| (intra 'io' routing)                                                                                        0.733     2.754
out:rq_a[7].outpad[0] (.output at (2,8))                                                                      0.000     2.754
data arrival time                                                                                                       2.754

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.754
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.254


#Path 28
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[2] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[2].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[2] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[2].in[1] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.136     1.680
rq_a[2].out[0] (.names at (5,6))                                                                              0.000     1.680
| (intra 'clb' routing)                                                                                       0.000     1.680
| (inter-block routing)                                                                                       0.342     2.022
| (intra 'io' routing)                                                                                        0.733     2.754
out:rq_a[2].outpad[0] (.output at (2,8))                                                                      0.000     2.754
data arrival time                                                                                                       2.754

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.754
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.254


#Path 29
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[11] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[12].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[12].in[1] (.names at (5,5))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.099     1.591
rq_b[12].out[0] (.names at (5,5))                                                                              0.000     1.591
| (intra 'clb' routing)                                                                                        0.000     1.591
| (inter-block routing)                                                                                        0.399     1.990
| (intra 'io' routing)                                                                                         0.733     2.723
out:rq_b[12].outpad[0] (.output at (3,8))                                                                      0.000     2.723
data arrival time                                                                                                        2.723

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.723
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.223


#Path 30
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[8] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[9].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[9].in[1] (.names at (6,4))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.099     1.591
rq_b[9].out[0] (.names at (6,4))                                                                              0.000     1.591
| (intra 'clb' routing)                                                                                       0.000     1.591
| (inter-block routing)                                                                                       0.399     1.990
| (intra 'io' routing)                                                                                        0.733     2.723
out:rq_b[9].outpad[0] (.output at (3,8))                                                                      0.000     2.723
data arrival time                                                                                                       2.723

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.723
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.223


#Path 31
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[5] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[5].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[5].in[2] (.names at (6,4))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.099     1.591
rq_b[5].out[0] (.names at (6,4))                                                                              0.000     1.591
| (intra 'clb' routing)                                                                                       0.000     1.591
| (inter-block routing)                                                                                       0.399     1.990
| (intra 'io' routing)                                                                                        0.733     2.723
out:rq_b[5].outpad[0] (.output at (3,8))                                                                      0.000     2.723
data arrival time                                                                                                       2.723

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.723
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.223


#Path 32
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[3] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[3].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[3].in[1] (.names at (5,5))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.099     1.591
rq_b[3].out[0] (.names at (5,5))                                                                              0.000     1.591
| (intra 'clb' routing)                                                                                       0.000     1.591
| (inter-block routing)                                                                                       0.399     1.990
| (intra 'io' routing)                                                                                        0.733     2.723
out:rq_b[3].outpad[0] (.output at (3,8))                                                                      0.000     2.723
data arrival time                                                                                                       2.723

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.723
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.223


#Path 33
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$6352.D[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                        0.000     1.000
| (intra 'io' routing)                                                                  0.894     1.894
| (inter-block routing)                                                                 0.342     2.236
| (intra 'clb' routing)                                                                 0.085     2.321
genblk1[0].dpram_16x2048_submodule.rce_a.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                              0.148     2.469
genblk1[0].dpram_16x2048_submodule.rce_a.out[0] (.names at (6,4))                       0.000     2.469
| (intra 'clb' routing)                                                                 0.000     2.469
| (inter-block routing)                                                                 0.342     2.810
| (intra 'clb' routing)                                                                 0.233     3.043
$auto$memory_libmap.cc:2267:execute$6352.D[0] (dffre at (5,6))                          0.000     3.043
data arrival time                                                                                 3.043

clock clock0 (rise edge)                                                                2.500     2.500
clock source latency                                                                    0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                       0.000     2.500
| (intra 'io' routing)                                                                  0.894     3.394
| (inter-block routing)                                                                 0.000     3.394
| (intra 'clb' routing)                                                                 0.000     3.394
$auto$memory_libmap.cc:2267:execute$6352.C[0] (dffre at (5,6))                          0.000     3.394
clock uncertainty                                                                       0.000     3.394
cell setup time                                                                        -0.032     3.363
data required time                                                                                3.363
-------------------------------------------------------------------------------------------------------
data required time                                                                                3.363
data arrival time                                                                                -3.043
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.320


#Path 34
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[1].E[0] (dffre at (5,5) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.917
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.002
$auto$memory_libmap.cc:2266:execute$6351[1].E[0] (dffre at (5,5))                                                                                                                                                                                              0.000     3.002
data arrival time                                                                                                                                                                                                                                                        3.002

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[1].C[0] (dffre at (5,5))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.002
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.360


#Path 35
Startpoint: wce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
wce_a.inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.342     2.236
| (intra 'clb' routing)                                                                                     0.085     2.321
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[0] (.names at (6,4))                                          0.000     2.321
| (primitive '.names' combinational delay)                                                                  0.197     2.518
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names at (6,4))                                         0.000     2.518
| (intra 'clb' routing)                                                                                     0.000     2.518
| (inter-block routing)                                                                                     0.220     2.738
| (intra 'bram' routing)                                                                                    0.000     2.738
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B1[0] (RS_TDP36K at (7,5))                       0.000     2.738
data arrival time                                                                                                     2.738

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.231     3.164
data required time                                                                                                    3.164
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.164
data arrival time                                                                                                    -2.738
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.426


#Path 36
Startpoint: wce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B2[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
wce_a.inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.342     2.236
| (intra 'clb' routing)                                                                                     0.085     2.321
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[0] (.names at (6,4))                                          0.000     2.321
| (primitive '.names' combinational delay)                                                                  0.197     2.518
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names at (6,4))                                         0.000     2.518
| (intra 'clb' routing)                                                                                     0.000     2.518
| (inter-block routing)                                                                                     0.220     2.738
| (intra 'bram' routing)                                                                                    0.000     2.738
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B2[0] (RS_TDP36K at (7,5))                       0.000     2.738
data arrival time                                                                                                     2.738

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.228     3.167
data required time                                                                                                    3.167
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.167
data arrival time                                                                                                    -2.738
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.429


#Path 37
Startpoint: wce_b.inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A2[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
wce_b.inpad[0] (.input at (1,4))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.338     2.233
| (intra 'clb' routing)                                                                                     0.085     2.318
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names at (6,4))                                          0.000     2.318
| (primitive '.names' combinational delay)                                                                  0.218     2.536
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names at (6,4))                                         0.000     2.536
| (intra 'clb' routing)                                                                                     0.000     2.536
| (inter-block routing)                                                                                     0.220     2.756
| (intra 'bram' routing)                                                                                    0.000     2.756
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A2[0] (RS_TDP36K at (7,5))                       0.000     2.756
data arrival time                                                                                                     2.756

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.199     3.196
data required time                                                                                                    3.196
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.196
data arrival time                                                                                                    -2.756
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.440


#Path 38
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[0].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.281     2.820
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.905
$auto$memory_libmap.cc:2266:execute$6344[0].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     2.905
data arrival time                                                                                                                                                                                                                                                        2.905

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[0].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.905
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.458


#Path 39
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[1].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.281     2.820
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.905
$auto$memory_libmap.cc:2266:execute$6344[1].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     2.905
data arrival time                                                                                                                                                                                                                                                        2.905

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[1].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.905
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.458


#Path 40
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[2].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.281     2.820
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.905
$auto$memory_libmap.cc:2266:execute$6344[2].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     2.905
data arrival time                                                                                                                                                                                                                                                        2.905

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[2].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.905
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.458


#Path 41
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[3].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.281     2.820
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.905
$auto$memory_libmap.cc:2266:execute$6344[3].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     2.905
data arrival time                                                                                                                                                                                                                                                        2.905

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[3].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.905
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.458


#Path 42
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[7].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.281     2.820
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.905
$auto$memory_libmap.cc:2266:execute$6344[7].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     2.905
data arrival time                                                                                                                                                                                                                                                        2.905

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[7].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.905
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.458


#Path 43
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[8].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.281     2.820
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.905
$auto$memory_libmap.cc:2266:execute$6344[8].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     2.905
data arrival time                                                                                                                                                                                                                                                        2.905

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[8].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.905
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.458


#Path 44
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[4].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.281     2.820
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.905
$auto$memory_libmap.cc:2266:execute$6344[4].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     2.905
data arrival time                                                                                                                                                                                                                                                        2.905

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[4].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.905
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.458


#Path 45
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[6].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.281     2.820
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.905
$auto$memory_libmap.cc:2266:execute$6344[6].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     2.905
data arrival time                                                                                                                                                                                                                                                        2.905

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[6].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.905
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.458


#Path 46
Startpoint: wce_b.inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
wce_b.inpad[0] (.input at (1,4))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.338     2.233
| (intra 'clb' routing)                                                                                     0.085     2.318
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names at (6,4))                                          0.000     2.318
| (primitive '.names' combinational delay)                                                                  0.218     2.536
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names at (6,4))                                         0.000     2.536
| (intra 'clb' routing)                                                                                     0.000     2.536
| (inter-block routing)                                                                                     0.220     2.756
| (intra 'bram' routing)                                                                                    0.000     2.756
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A1[0] (RS_TDP36K at (7,5))                       0.000     2.756
data arrival time                                                                                                     2.756

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.159     3.236
data required time                                                                                                    3.236
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.236
data arrival time                                                                                                    -2.756
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.480


#Path 47
Startpoint: wce_b.inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[1] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
wce_b.inpad[0] (.input at (1,4))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.338     2.233
| (intra 'clb' routing)                                                                                     0.085     2.318
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names at (6,4))                                          0.000     2.318
| (primitive '.names' combinational delay)                                                                  0.218     2.536
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names at (6,4))                                         0.000     2.536
| (intra 'clb' routing)                                                                                     0.000     2.536
| (inter-block routing)                                                                                     0.220     2.756
| (intra 'bram' routing)                                                                                    0.000     2.756
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[1] (RS_TDP36K at (7,5))                        0.000     2.756
data arrival time                                                                                                     2.756

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.112     3.283
data required time                                                                                                    3.283
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.283
data arrival time                                                                                                    -2.756
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.527


#Path 48
Startpoint: wce_b.inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
wce_b.inpad[0] (.input at (1,4))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.338     2.233
| (intra 'clb' routing)                                                                                     0.085     2.318
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names at (6,4))                                          0.000     2.318
| (primitive '.names' combinational delay)                                                                  0.218     2.536
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names at (6,4))                                         0.000     2.536
| (intra 'clb' routing)                                                                                     0.000     2.536
| (inter-block routing)                                                                                     0.220     2.756
| (intra 'bram' routing)                                                                                    0.000     2.756
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[0] (RS_TDP36K at (7,5))                        0.000     2.756
data arrival time                                                                                                     2.756

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.112     3.283
data required time                                                                                                    3.283
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.283
data arrival time                                                                                                    -2.756
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.527


#Path 49
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[13].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.823
$auto$memory_libmap.cc:2266:execute$6351[13].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     2.823
data arrival time                                                                                                                                                                                                                                                        2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[13].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.823
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.540


#Path 50
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[11].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.823
$auto$memory_libmap.cc:2266:execute$6351[11].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     2.823
data arrival time                                                                                                                                                                                                                                                        2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[11].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.823
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.540


#Path 51
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[10].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.823
$auto$memory_libmap.cc:2266:execute$6351[10].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     2.823
data arrival time                                                                                                                                                                                                                                                        2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[10].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.823
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.540


#Path 52
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[6].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.823
$auto$memory_libmap.cc:2266:execute$6351[6].E[0] (dffre at (5,7))                                                                                                                                                                                              0.000     2.823
data arrival time                                                                                                                                                                                                                                                        2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[6].C[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.823
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.540


#Path 53
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[9].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.823
$auto$memory_libmap.cc:2266:execute$6351[9].E[0] (dffre at (5,6))                                                                                                                                                                                              0.000     2.823
data arrival time                                                                                                                                                                                                                                                        2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[9].C[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.823
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.540


#Path 54
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[7].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.823
$auto$memory_libmap.cc:2266:execute$6351[7].E[0] (dffre at (5,6))                                                                                                                                                                                              0.000     2.823
data arrival time                                                                                                                                                                                                                                                        2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[7].C[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.823
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.540


#Path 55
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[8].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.823
$auto$memory_libmap.cc:2266:execute$6351[8].E[0] (dffre at (5,6))                                                                                                                                                                                              0.000     2.823
data arrival time                                                                                                                                                                                                                                                        2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[8].C[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.823
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.540


#Path 56
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[15].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.823
$auto$memory_libmap.cc:2266:execute$6351[15].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     2.823
data arrival time                                                                                                                                                                                                                                                        2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[15].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.823
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.540


#Path 57
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[14].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.823
$auto$memory_libmap.cc:2266:execute$6351[14].E[0] (dffre at (5,6))                                                                                                                                                                                             0.000     2.823
data arrival time                                                                                                                                                                                                                                                        2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[14].C[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.823
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.540


#Path 58
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[0].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.823
$auto$memory_libmap.cc:2266:execute$6351[0].E[0] (dffre at (5,6))                                                                                                                                                                                              0.000     2.823
data arrival time                                                                                                                                                                                                                                                        2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[0].C[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.823
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.540


#Path 59
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[12].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.823
$auto$memory_libmap.cc:2266:execute$6351[12].E[0] (dffre at (5,6))                                                                                                                                                                                             0.000     2.823
data arrival time                                                                                                                                                                                                                                                        2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[12].C[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.823
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.540


#Path 60
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[5].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.823
$auto$memory_libmap.cc:2266:execute$6351[5].E[0] (dffre at (5,7))                                                                                                                                                                                              0.000     2.823
data arrival time                                                                                                                                                                                                                                                        2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[5].C[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.823
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.540


#Path 61
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[4].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.823
$auto$memory_libmap.cc:2266:execute$6351[4].E[0] (dffre at (5,7))                                                                                                                                                                                              0.000     2.823
data arrival time                                                                                                                                                                                                                                                        2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[4].C[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.823
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.540


#Path 62
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[3].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.823
$auto$memory_libmap.cc:2266:execute$6351[3].E[0] (dffre at (5,7))                                                                                                                                                                                              0.000     2.823
data arrival time                                                                                                                                                                                                                                                        2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[3].C[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.823
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.540


#Path 63
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[2].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.738
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.823
$auto$memory_libmap.cc:2266:execute$6351[2].E[0] (dffre at (5,6))                                                                                                                                                                                              0.000     2.823
data arrival time                                                                                                                                                                                                                                                        2.823

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[2].C[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.823
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.540


#Path 64
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$6345.D[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                        0.000     1.000
| (intra 'io' routing)                                                                  0.894     1.894
| (inter-block routing)                                                                 0.342     2.236
| (intra 'clb' routing)                                                                 0.085     2.321
genblk1[0].dpram_16x2048_submodule.rce_b.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                              0.218     2.539
genblk1[0].dpram_16x2048_submodule.rce_b.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                 0.282     2.821
$auto$memory_libmap.cc:2267:execute$6345.D[0] (dffre at (6,4))                          0.000     2.821
data arrival time                                                                                 2.821

clock clock1 (rise edge)                                                                2.500     2.500
clock source latency                                                                    0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                       0.000     2.500
| (intra 'io' routing)                                                                  0.894     3.394
| (inter-block routing)                                                                 0.000     3.394
| (intra 'clb' routing)                                                                 0.000     3.394
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                          0.000     3.394
clock uncertainty                                                                       0.000     3.394
cell setup time                                                                        -0.032     3.363
data required time                                                                                3.363
-------------------------------------------------------------------------------------------------------
data required time                                                                                3.363
data arrival time                                                                                -2.821
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.542


#Path 65
Startpoint: wce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
wce_a.inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.342     2.236
| (intra 'clb' routing)                                                                                     0.085     2.321
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[0] (.names at (6,4))                                          0.000     2.321
| (primitive '.names' combinational delay)                                                                  0.197     2.518
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names at (6,4))                                         0.000     2.518
| (intra 'clb' routing)                                                                                     0.000     2.518
| (inter-block routing)                                                                                     0.220     2.738
| (intra 'bram' routing)                                                                                    0.000     2.738
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[0] (RS_TDP36K at (7,5))                        0.000     2.738
data arrival time                                                                                                     2.738

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.111     3.283
data required time                                                                                                    3.283
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.283
data arrival time                                                                                                    -2.738
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.546


#Path 66
Startpoint: wce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[1] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
wce_a.inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.342     2.236
| (intra 'clb' routing)                                                                                     0.085     2.321
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[0] (.names at (6,4))                                          0.000     2.321
| (primitive '.names' combinational delay)                                                                  0.197     2.518
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names at (6,4))                                         0.000     2.518
| (intra 'clb' routing)                                                                                     0.000     2.518
| (inter-block routing)                                                                                     0.220     2.738
| (intra 'bram' routing)                                                                                    0.000     2.738
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[1] (RS_TDP36K at (7,5))                        0.000     2.738
data arrival time                                                                                                     2.738

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.111     3.283
data required time                                                                                                    3.283
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.283
data arrival time                                                                                                    -2.738
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.546


#Path 67
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A2[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.342     2.236
| (intra 'clb' routing)                                                                                     0.085     2.321
genblk1[0].dpram_16x2048_submodule.rce_b.in[0] (.names at (6,4))                                            0.000     2.321
| (primitive '.names' combinational delay)                                                                  0.218     2.539
genblk1[0].dpram_16x2048_submodule.rce_b.out[0] (.names at (6,4))                                           0.000     2.539
| (intra 'clb' routing)                                                                                     0.000     2.539
| (inter-block routing)                                                                                     0.220     2.759
| (intra 'bram' routing)                                                                                    0.000     2.759
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A2[0] (RS_TDP36K at (7,5))                       0.000     2.759
data arrival time                                                                                                     2.759

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.085     3.309
data required time                                                                                                    3.309
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.309
data arrival time                                                                                                    -2.759
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.550


#Path 68
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.342     2.236
| (intra 'clb' routing)                                                                                     0.085     2.321
genblk1[0].dpram_16x2048_submodule.rce_b.in[0] (.names at (6,4))                                            0.000     2.321
| (primitive '.names' combinational delay)                                                                  0.218     2.539
genblk1[0].dpram_16x2048_submodule.rce_b.out[0] (.names at (6,4))                                           0.000     2.539
| (intra 'clb' routing)                                                                                     0.000     2.539
| (inter-block routing)                                                                                     0.220     2.759
| (intra 'bram' routing)                                                                                    0.000     2.759
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A1[0] (RS_TDP36K at (7,5))                       0.000     2.759
data arrival time                                                                                                     2.759

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.081     3.313
data required time                                                                                                    3.313
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.313
data arrival time                                                                                                    -2.759
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.554


#Path 69
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.342     2.236
| (intra 'clb' routing)                                                                                     0.085     2.321
genblk1[0].dpram_16x2048_submodule.rce_a.in[0] (.names at (6,4))                                            0.000     2.321
| (primitive '.names' combinational delay)                                                                  0.148     2.469
genblk1[0].dpram_16x2048_submodule.rce_a.out[0] (.names at (6,4))                                           0.000     2.469
| (intra 'clb' routing)                                                                                     0.000     2.469
| (inter-block routing)                                                                                     0.220     2.688
| (intra 'bram' routing)                                                                                    0.000     2.688
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B1[0] (RS_TDP36K at (7,5))                       0.000     2.688
data arrival time                                                                                                     2.688

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.140     3.254
data required time                                                                                                    3.254
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.254
data arrival time                                                                                                    -2.688
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.566


#Path 70
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[15].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.701
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.786
$auto$memory_libmap.cc:2266:execute$6344[15].E[0] (dffre at (6,4))                                                                                                                                                                                             0.000     2.786
data arrival time                                                                                                                                                                                                                                                        2.786

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[15].C[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.786
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.577


#Path 71
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[14].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.701
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.786
$auto$memory_libmap.cc:2266:execute$6344[14].E[0] (dffre at (6,4))                                                                                                                                                                                             0.000     2.786
data arrival time                                                                                                                                                                                                                                                        2.786

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[14].C[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.786
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.577


#Path 72
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[13].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.701
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.786
$auto$memory_libmap.cc:2266:execute$6344[13].E[0] (dffre at (6,4))                                                                                                                                                                                             0.000     2.786
data arrival time                                                                                                                                                                                                                                                        2.786

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[13].C[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.786
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.577


#Path 73
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[12].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.701
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.786
$auto$memory_libmap.cc:2266:execute$6344[12].E[0] (dffre at (6,4))                                                                                                                                                                                             0.000     2.786
data arrival time                                                                                                                                                                                                                                                        2.786

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[12].C[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.786
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.577


#Path 74
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[11].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.701
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.786
$auto$memory_libmap.cc:2266:execute$6344[11].E[0] (dffre at (6,4))                                                                                                                                                                                             0.000     2.786
data arrival time                                                                                                                                                                                                                                                        2.786

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[11].C[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.786
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.577


#Path 75
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[10].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.701
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.786
$auto$memory_libmap.cc:2266:execute$6344[10].E[0] (dffre at (6,4))                                                                                                                                                                                             0.000     2.786
data arrival time                                                                                                                                                                                                                                                        2.786

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[10].C[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.786
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.577


#Path 76
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[9].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.701
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.786
$auto$memory_libmap.cc:2266:execute$6344[9].E[0] (dffre at (6,4))                                                                                                                                                                                              0.000     2.786
data arrival time                                                                                                                                                                                                                                                        2.786

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[9].C[0] (dffre at (6,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.786
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.577


#Path 77
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[5].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.321
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.539
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.539
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.539
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.701
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.786
$auto$memory_libmap.cc:2266:execute$6344[5].E[0] (dffre at (6,4))                                                                                                                                                                                              0.000     2.786
data arrival time                                                                                                                                                                                                                                                        2.786

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[5].C[0] (dffre at (6,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.786
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.577


#Path 78
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B2[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.342     2.236
| (intra 'clb' routing)                                                                                     0.085     2.321
genblk1[0].dpram_16x2048_submodule.rce_a.in[0] (.names at (6,4))                                            0.000     2.321
| (primitive '.names' combinational delay)                                                                  0.148     2.469
genblk1[0].dpram_16x2048_submodule.rce_a.out[0] (.names at (6,4))                                           0.000     2.469
| (intra 'clb' routing)                                                                                     0.000     2.469
| (inter-block routing)                                                                                     0.220     2.688
| (intra 'bram' routing)                                                                                    0.000     2.688
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B2[0] (RS_TDP36K at (7,5))                       0.000     2.688
data arrival time                                                                                                     2.688

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.121     3.273
data required time                                                                                                    3.273
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.273
data arrival time                                                                                                    -2.688
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.585


#Path 79
Startpoint: wd_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[0].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.399     2.294
| (intra 'bram' routing)                                                                                      0.000     2.294
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[0] (RS_TDP36K at (7,5))                       0.000     2.294
data arrival time                                                                                                       2.294

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.294
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.860


#Path 80
Startpoint: wd_a[1].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[1] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[1].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.399     2.294
| (intra 'bram' routing)                                                                                      0.000     2.294
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[1] (RS_TDP36K at (7,5))                       0.000     2.294
data arrival time                                                                                                       2.294

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.294
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.860


#Path 81
Startpoint: addr_b[10].inpad[0] (.input at (1,3) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[14] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[10].inpad[0] (.input at (1,3))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.399     2.294
| (intra 'bram' routing)                                                                                      0.000     2.294
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[14] (RS_TDP36K at (7,5))                       0.000     2.294
data arrival time                                                                                                       2.294

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.212     3.182
data required time                                                                                                      3.182
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.182
data arrival time                                                                                                      -2.294
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.889


#Path 82
Startpoint: addr_b[9].inpad[0] (.input at (1,3) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[13] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[9].inpad[0] (.input at (1,3))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.399     2.294
| (intra 'bram' routing)                                                                                      0.000     2.294
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[13] (RS_TDP36K at (7,5))                       0.000     2.294
data arrival time                                                                                                       2.294

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.212     3.182
data required time                                                                                                      3.182
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.182
data arrival time                                                                                                      -2.294
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.889


#Path 83
Startpoint: addr_b[8].inpad[0] (.input at (1,2) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[12] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[8].inpad[0] (.input at (1,2))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.399     2.294
| (intra 'bram' routing)                                                                                      0.000     2.294
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[12] (RS_TDP36K at (7,5))                       0.000     2.294
data arrival time                                                                                                       2.294

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.212     3.182
data required time                                                                                                      3.182
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.182
data arrival time                                                                                                      -2.294
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.889


#Path 84
Startpoint: wd_a[15].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[14] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[15].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.342     2.236
| (intra 'bram' routing)                                                                                       0.000     2.236
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[14] (RS_TDP36K at (7,5))                       0.000     2.236
data arrival time                                                                                                        2.236

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.241     3.154
data required time                                                                                                       3.154
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.154
data arrival time                                                                                                       -2.236
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.918


#Path 85
Startpoint: wd_a[3].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[3] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[3].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.342     2.236
| (intra 'bram' routing)                                                                                      0.000     2.236
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[3] (RS_TDP36K at (7,5))                       0.000     2.236
data arrival time                                                                                                       2.236

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.236
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.918


#Path 86
Startpoint: wd_a[8].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[16] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[8].inpad[0] (.input at (6,8))                                                                             0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.342     2.236
| (intra 'bram' routing)                                                                                       0.000     2.236
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[16] (RS_TDP36K at (7,5))                       0.000     2.236
data arrival time                                                                                                        2.236

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.241     3.154
data required time                                                                                                       3.154
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.154
data arrival time                                                                                                       -2.236
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.918


#Path 87
Startpoint: wd_a[14].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[13] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[14].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.342     2.236
| (intra 'bram' routing)                                                                                       0.000     2.236
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[13] (RS_TDP36K at (7,5))                       0.000     2.236
data arrival time                                                                                                        2.236

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.241     3.154
data required time                                                                                                       3.154
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.154
data arrival time                                                                                                       -2.236
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.918


#Path 88
Startpoint: wd_a[13].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[12] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[13].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.342     2.236
| (intra 'bram' routing)                                                                                       0.000     2.236
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[12] (RS_TDP36K at (7,5))                       0.000     2.236
data arrival time                                                                                                        2.236

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.241     3.154
data required time                                                                                                       3.154
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.154
data arrival time                                                                                                       -2.236
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.918


#Path 89
Startpoint: wd_a[12].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[11] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[12].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.342     2.236
| (intra 'bram' routing)                                                                                       0.000     2.236
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[11] (RS_TDP36K at (7,5))                       0.000     2.236
data arrival time                                                                                                        2.236

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.241     3.154
data required time                                                                                                       3.154
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.154
data arrival time                                                                                                       -2.236
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.918


#Path 90
Startpoint: wd_a[11].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[10] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[11].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.342     2.236
| (intra 'bram' routing)                                                                                       0.000     2.236
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[10] (RS_TDP36K at (7,5))                       0.000     2.236
data arrival time                                                                                                        2.236

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.241     3.154
data required time                                                                                                       3.154
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.154
data arrival time                                                                                                       -2.236
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.918


#Path 91
Startpoint: wd_a[10].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[9] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[10].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.342     2.236
| (intra 'bram' routing)                                                                                      0.000     2.236
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[9] (RS_TDP36K at (7,5))                       0.000     2.236
data arrival time                                                                                                       2.236

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.236
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.918


#Path 92
Startpoint: wd_a[9].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[8] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[9].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.342     2.236
| (intra 'bram' routing)                                                                                      0.000     2.236
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[8] (RS_TDP36K at (7,5))                       0.000     2.236
data arrival time                                                                                                       2.236

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.236
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.918


#Path 93
Startpoint: wd_a[7].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[7] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[7].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.342     2.236
| (intra 'bram' routing)                                                                                      0.000     2.236
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[7] (RS_TDP36K at (7,5))                       0.000     2.236
data arrival time                                                                                                       2.236

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.236
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.918


#Path 94
Startpoint: wd_a[6].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[6] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[6].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.342     2.236
| (intra 'bram' routing)                                                                                      0.000     2.236
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[6] (RS_TDP36K at (7,5))                       0.000     2.236
data arrival time                                                                                                       2.236

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.236
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.918


#Path 95
Startpoint: wd_a[5].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[5] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[5].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.342     2.236
| (intra 'bram' routing)                                                                                      0.000     2.236
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[5] (RS_TDP36K at (7,5))                       0.000     2.236
data arrival time                                                                                                       2.236

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.236
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.918


#Path 96
Startpoint: wd_a[4].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[4] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[4].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.342     2.236
| (intra 'bram' routing)                                                                                      0.000     2.236
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[4] (RS_TDP36K at (7,5))                       0.000     2.236
data arrival time                                                                                                       2.236

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.236
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.918


#Path 97
Startpoint: wd_a[2].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[2] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[2].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.342     2.236
| (intra 'bram' routing)                                                                                      0.000     2.236
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[2] (RS_TDP36K at (7,5))                       0.000     2.236
data arrival time                                                                                                       2.236

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.236
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.918


#Path 98
Startpoint: wd_b[8].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[16] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_b[8].inpad[0] (.input at (2,1))                                                                             0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (inter-block routing)                                                                                        0.457     2.352
| (intra 'bram' routing)                                                                                       0.000     2.352
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[16] (RS_TDP36K at (7,5))                       0.000     2.352
data arrival time                                                                                                        2.352

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.099     3.296
data required time                                                                                                       3.296
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.296
data arrival time                                                                                                       -2.352
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.944


#Path 99
Startpoint: wd_b[10].inpad[0] (.input at (3,1) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[9] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[10].inpad[0] (.input at (3,1))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.457     2.352
| (intra 'bram' routing)                                                                                      0.000     2.352
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[9] (RS_TDP36K at (7,5))                       0.000     2.352
data arrival time                                                                                                       2.352

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.099     3.296
data required time                                                                                                      3.296
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.296
data arrival time                                                                                                      -2.352
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.944


#Path 100
Startpoint: wd_b[9].inpad[0] (.input at (3,1) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[8] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[9].inpad[0] (.input at (3,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (inter-block routing)                                                                                       0.457     2.352
| (intra 'bram' routing)                                                                                      0.000     2.352
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[8] (RS_TDP36K at (7,5))                       0.000     2.352
data arrival time                                                                                                       2.352

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.099     3.296
data required time                                                                                                      3.296
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.296
data arrival time                                                                                                      -2.352
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.944


#End of timing report
