{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1370420928937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1370420928954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 09:28:48 2013 " "Processing started: Wed Jun 05 09:28:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1370420928954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1370420928954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalreceiver -c finalreceiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalreceiver -c finalreceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1370420928954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1370420930161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalreceiver.vhd 8 4 " "Found 8 design units, including 4 entities, in source file finalreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finalreceiver-module " "Found design unit 1: finalreceiver-module" {  } { { "finalreceiver.vhd" "" { Text "E:/Final VHDl/finalreceiver.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1370420932044 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clock_divider-division " "Found design unit 2: clock_divider-division" {  } { { "finalreceiver.vhd" "" { Text "E:/Final VHDl/finalreceiver.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1370420932044 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 shiftreg-shift " "Found design unit 3: shiftreg-shift" {  } { { "finalreceiver.vhd" "" { Text "E:/Final VHDl/finalreceiver.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1370420932044 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 hexconv-converter " "Found design unit 4: hexconv-converter" {  } { { "finalreceiver.vhd" "" { Text "E:/Final VHDl/finalreceiver.vhd" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1370420932044 ""} { "Info" "ISGN_ENTITY_NAME" "1 finalreceiver " "Found entity 1: finalreceiver" {  } { { "finalreceiver.vhd" "" { Text "E:/Final VHDl/finalreceiver.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370420932044 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "finalreceiver.vhd" "" { Text "E:/Final VHDl/finalreceiver.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370420932044 ""} { "Info" "ISGN_ENTITY_NAME" "3 shiftreg " "Found entity 3: shiftreg" {  } { { "finalreceiver.vhd" "" { Text "E:/Final VHDl/finalreceiver.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370420932044 ""} { "Info" "ISGN_ENTITY_NAME" "4 hexconv " "Found entity 4: hexconv" {  } { { "finalreceiver.vhd" "" { Text "E:/Final VHDl/finalreceiver.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370420932044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370420932044 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/cjh39/Desktop/FinalVHDLTestbench/finalreceiver.vhd " "Can't analyze file -- file C:/Users/cjh39/Desktop/FinalVHDLTestbench/finalreceiver.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1370420932092 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \";\" finalreceivertestbench.vhd(12) " "VHDL syntax error at finalreceivertestbench.vhd(12) near text \"begin\";  expecting \";\"" {  } { { "finalreceivertestbench.vhd" "" { Text "E:/Final VHDl/finalreceivertestbench.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1370420932173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalreceivertestbench.vhd 0 0 " "Found 0 design units, including 0 entities, in source file finalreceivertestbench.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370420932205 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "299 " "Peak virtual memory: 299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1370420933364 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 05 09:28:53 2013 " "Processing ended: Wed Jun 05 09:28:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1370420933364 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1370420933364 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1370420933364 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1370420933364 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1370420934282 ""}
