# Compile of armario.sv was successful.
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of historiador.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 17 compiles, 0 failed with no errors.
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:54:38 on Sep 18,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 18:54:38 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:54:38 on Sep 18,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:54:38 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 18:54:39 on Sep 18,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3015) cpu.sv(45): [PCDPC] - Port size (2) does not match connection size (1) for port 'pcSource'. The port definition is at: control.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3015) cpu.sv(60): [PCDPC] - Port size (3) does not match connection size (1) for port 'sel'. The port definition is at: mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftzbyj26".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzbyj26
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:56:05 on Sep 18,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 18:56:06 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:56:06 on Sep 18,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:56:06 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:56:10 on Sep 18,2019, Elapsed time: 0:01:31
# Errors: 0, Warnings: 27
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 18:56:10 on Sep 18,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3015) cpu.sv(45): [PCDPC] - Port size (2) does not match connection size (1) for port 'pcSource'. The port definition is at: control.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3015) cpu.sv(60): [PCDPC] - Port size (3) does not match connection size (1) for port 'sel'. The port definition is at: mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlfth1eg8i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth1eg8i
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:58:29 on Sep 18,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 18:58:30 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:58:30 on Sep 18,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:58:30 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:58:32 on Sep 18,2019, Elapsed time: 0:02:22
# Errors: 0, Warnings: 27
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 18:58:32 on Sep 18,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3015) cpu.sv(45): [PCDPC] - Port size (2) does not match connection size (1) for port 'pcSource'. The port definition is at: control.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3015) cpu.sv(60): [PCDPC] - Port size (3) does not match connection size (1) for port 'sel'. The port definition is at: mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftmenfrs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmenfrs
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/saidaMuxPc
restart
# ** Warning: (vsim-3015) cpu.sv(45): [PCDPC] - Port size (2) does not match connection size (1) for port 'pcSource'. The port definition is at: control.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3015) cpu.sv(60): [PCDPC] - Port size (3) does not match connection size (1) for port 'sel'. The port definition is at: mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/MuxPC/a
restart
# ** Warning: (vsim-3015) cpu.sv(45): [PCDPC] - Port size (2) does not match connection size (1) for port 'pcSource'. The port definition is at: control.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3015) cpu.sv(60): [PCDPC] - Port size (3) does not match connection size (1) for port 'sel'. The port definition is at: mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
run
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:02:11 on Sep 18,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 19:02:12 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:02:12 on Sep 18,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:02:12 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:02:14 on Sep 18,2019, Elapsed time: 0:03:42
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 19:02:15 on Sep 18,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3015) cpu.sv(45): [PCDPC] - Port size (2) does not match connection size (1) for port 'pcSource'. The port definition is at: control.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3015) cpu.sv(60): [PCDPC] - Port size (3) does not match connection size (1) for port 'sel'. The port definition is at: mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlfth9gf7z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth9gf7z
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/MuxPC/sel
restart
# ** Warning: (vsim-3015) cpu.sv(45): [PCDPC] - Port size (2) does not match connection size (1) for port 'pcSource'. The port definition is at: control.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3015) cpu.sv(60): [PCDPC] - Port size (3) does not match connection size (1) for port 'sel'. The port definition is at: mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:04:18 on Sep 18,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 19:04:18 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:04:18 on Sep 18,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:04:18 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:04:21 on Sep 18,2019, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 19:04:21 on Sep 18,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3015) cpu.sv(60): [PCDPC] - Port size (3) does not match connection size (2) for port 'sel'. The port definition is at: mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftq8jkqt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq8jkqt
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/MuxPC/sel
add wave -position end  sim:/teste/pczinho/MuxPC/a
restart
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3015) cpu.sv(60): [PCDPC] - Port size (3) does not match connection size (2) for port 'sel'. The port definition is at: mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/controle/pcSource
restart
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3015) cpu.sv(60): [PCDPC] - Port size (3) does not match connection size (2) for port 'sel'. The port definition is at: mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:06:58 on Sep 18,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 19:06:58 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:06:58 on Sep 18,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:06:58 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:07:00 on Sep 18,2019, Elapsed time: 0:02:39
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 19:07:00 on Sep 18,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlfth31kzt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth31kzt
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end sim:/teste/pczinho/epc/*
add wave -position end  sim:/teste/pczinho/EPC
restart
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/Alu
restart
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/alu/A
add wave -position end  sim:/teste/pczinho/alu/B
add wave -position end  sim:/teste/pczinho/alu/S
restart
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:11:41 on Sep 18,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 19:11:41 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:11:41 on Sep 18,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:11:41 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:11:44 on Sep 18,2019, Elapsed time: 0:04:44
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 19:11:44 on Sep 18,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft877n7f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft877n7f
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/EPC
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
restart
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/saidaMemoria
restart
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/NewPC
restart
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/memoria/entrada
add wave -position end  sim:/teste/pczinho/memoria/saida
restart
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/memoria/sel
restart
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
# A time value could not be extracted from the current line
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:16:37 on Sep 18,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 19:16:37 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:16:37 on Sep 18,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:16:38 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:16:40 on Sep 18,2019, Elapsed time: 0:04:56
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 19:16:40 on Sep 18,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftdnsaye".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdnsaye
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/memoria/sel
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/memoria/saida
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
restart
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (4) does not match connection size (3) for port 'sel'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
run
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:18:56 on Sep 18,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 19:18:56 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:18:56 on Sep 18,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:18:57 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:18:59 on Sep 18,2019, Elapsed time: 0:02:19
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 19:18:59 on Sep 18,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(58): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(62): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(62): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(62): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(62): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(75): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(78): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft0enqv0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0enqv0
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
