Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Xilinx/New folder/new/PPI/PPI_isim_beh.exe -prj E:/Xilinx/New folder/new/PPI/PPI_beh.prj work.PPI work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Xilinx/New folder/new/PPI/test.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/Xilinx/New folder/new/PPI/test.v" Line 78: Port reset is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/Xilinx/New folder/new/PPI/test.v" Line 79: Port reset is not connected to this instance
Completed static elaboration
Compiling module Port_Full
Compiling module Port_Half
Compiling module Group
Compiling module PPI
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable E:/Xilinx/New folder/new/PPI/PPI_isim_beh.exe
Fuse Memory Usage: 27020 KB
Fuse CPU Usage: 560 ms
