; AArch64: a in x0, b in x1
cmp x0, x1
blt L_less
