Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Fri Oct 30 08:03:09 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DCT_timing_summary_routed.rpt -rpx DCT_timing_summary_routed.rpx
| Design       : DCT
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.596        0.000                      0                   91        0.087        0.000                      0                   91        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.596        0.000                      0                   91        0.087        0.000                      0                   91        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.126ns (29.459%)  route 2.696ns (70.541%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.694     1.694    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     2.212 f  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/Q
                         net (fo=7, routed)           0.717     2.929    DCT_Loop_1_proc_U0/Q[2]
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     3.053 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_2/O
                         net (fo=2, routed)           0.808     3.861    DCT_Loop_1_proc_U0/X_read_INST_0_i_2_n_0
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.152     4.013 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_1/O
                         net (fo=6, routed)           0.598     4.611    DCT_Loop_1_proc_U0/X_read_INST_0_i_1_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.332     4.943 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44[6]_i_1/O
                         net (fo=7, routed)           0.574     5.516    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.521    11.521    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
                         clock pessimism              0.151    11.672    
                         clock uncertainty           -0.035    11.637    
    SLICE_X54Y77         FDRE (Setup_fdre_C_R)       -0.524    11.113    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]
  -------------------------------------------------------------------
                         required time                         11.113    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.126ns (29.459%)  route 2.696ns (70.541%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.694     1.694    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     2.212 f  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/Q
                         net (fo=7, routed)           0.717     2.929    DCT_Loop_1_proc_U0/Q[2]
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     3.053 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_2/O
                         net (fo=2, routed)           0.808     3.861    DCT_Loop_1_proc_U0/X_read_INST_0_i_2_n_0
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.152     4.013 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_1/O
                         net (fo=6, routed)           0.598     4.611    DCT_Loop_1_proc_U0/X_read_INST_0_i_1_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.332     4.943 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44[6]_i_1/O
                         net (fo=7, routed)           0.574     5.516    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.521    11.521    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[6]/C
                         clock pessimism              0.151    11.672    
                         clock uncertainty           -0.035    11.637    
    SLICE_X54Y77         FDRE (Setup_fdre_C_R)       -0.524    11.113    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[6]
  -------------------------------------------------------------------
                         required time                         11.113    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.126ns (29.459%)  route 2.696ns (70.541%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.694     1.694    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     2.212 f  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/Q
                         net (fo=7, routed)           0.717     2.929    DCT_Loop_1_proc_U0/Q[2]
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     3.053 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_2/O
                         net (fo=2, routed)           0.808     3.861    DCT_Loop_1_proc_U0/X_read_INST_0_i_2_n_0
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.152     4.013 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_1/O
                         net (fo=6, routed)           0.598     4.611    DCT_Loop_1_proc_U0/X_read_INST_0_i_1_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.332     4.943 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44[6]_i_1/O
                         net (fo=7, routed)           0.574     5.516    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.521    11.521    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[0]/C
                         clock pessimism              0.151    11.672    
                         clock uncertainty           -0.035    11.637    
    SLICE_X55Y77         FDRE (Setup_fdre_C_R)       -0.429    11.208    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[0]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.126ns (29.459%)  route 2.696ns (70.541%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.694     1.694    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     2.212 f  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/Q
                         net (fo=7, routed)           0.717     2.929    DCT_Loop_1_proc_U0/Q[2]
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     3.053 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_2/O
                         net (fo=2, routed)           0.808     3.861    DCT_Loop_1_proc_U0/X_read_INST_0_i_2_n_0
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.152     4.013 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_1/O
                         net (fo=6, routed)           0.598     4.611    DCT_Loop_1_proc_U0/X_read_INST_0_i_1_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.332     4.943 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44[6]_i_1/O
                         net (fo=7, routed)           0.574     5.516    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.521    11.521    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[1]/C
                         clock pessimism              0.151    11.672    
                         clock uncertainty           -0.035    11.637    
    SLICE_X55Y77         FDRE (Setup_fdre_C_R)       -0.429    11.208    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[1]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.126ns (29.459%)  route 2.696ns (70.541%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.694     1.694    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     2.212 f  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/Q
                         net (fo=7, routed)           0.717     2.929    DCT_Loop_1_proc_U0/Q[2]
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     3.053 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_2/O
                         net (fo=2, routed)           0.808     3.861    DCT_Loop_1_proc_U0/X_read_INST_0_i_2_n_0
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.152     4.013 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_1/O
                         net (fo=6, routed)           0.598     4.611    DCT_Loop_1_proc_U0/X_read_INST_0_i_1_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.332     4.943 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44[6]_i_1/O
                         net (fo=7, routed)           0.574     5.516    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.521    11.521    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[3]/C
                         clock pessimism              0.151    11.672    
                         clock uncertainty           -0.035    11.637    
    SLICE_X55Y77         FDRE (Setup_fdre_C_R)       -0.429    11.208    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[3]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.126ns (29.459%)  route 2.696ns (70.541%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.694     1.694    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     2.212 f  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/Q
                         net (fo=7, routed)           0.717     2.929    DCT_Loop_1_proc_U0/Q[2]
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     3.053 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_2/O
                         net (fo=2, routed)           0.808     3.861    DCT_Loop_1_proc_U0/X_read_INST_0_i_2_n_0
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.152     4.013 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_1/O
                         net (fo=6, routed)           0.598     4.611    DCT_Loop_1_proc_U0/X_read_INST_0_i_1_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.332     4.943 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44[6]_i_1/O
                         net (fo=7, routed)           0.574     5.516    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.521    11.521    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[4]/C
                         clock pessimism              0.151    11.672    
                         clock uncertainty           -0.035    11.637    
    SLICE_X55Y77         FDRE (Setup_fdre_C_R)       -0.429    11.208    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[4]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.126ns (29.459%)  route 2.696ns (70.541%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.694     1.694    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     2.212 f  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/Q
                         net (fo=7, routed)           0.717     2.929    DCT_Loop_1_proc_U0/Q[2]
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     3.053 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_2/O
                         net (fo=2, routed)           0.808     3.861    DCT_Loop_1_proc_U0/X_read_INST_0_i_2_n_0
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.152     4.013 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_1/O
                         net (fo=6, routed)           0.598     4.611    DCT_Loop_1_proc_U0/X_read_INST_0_i_1_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.332     4.943 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44[6]_i_1/O
                         net (fo=7, routed)           0.574     5.516    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.521    11.521    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[5]/C
                         clock pessimism              0.151    11.672    
                         clock uncertainty           -0.035    11.637    
    SLICE_X55Y77         FDRE (Setup_fdre_C_R)       -0.429    11.208    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[5]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 1.126ns (30.386%)  route 2.580ns (69.614%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.694     1.694    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     2.212 f  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/Q
                         net (fo=7, routed)           0.717     2.929    DCT_Loop_1_proc_U0/Q[2]
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     3.053 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_2/O
                         net (fo=2, routed)           0.808     3.861    DCT_Loop_1_proc_U0/X_read_INST_0_i_2_n_0
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.152     4.013 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_1/O
                         net (fo=6, routed)           0.361     4.374    DCT_Loop_1_proc_U0/X_read_INST_0_i_1_n_0
    SLICE_X55Y78         LUT3 (Prop_lut3_I2_O)        0.332     4.706 r  DCT_Loop_1_proc_U0/ram_reg_i_8/O
                         net (fo=4, routed)           0.694     5.400    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/WEBWE[0]
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.562    11.562    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.151    11.713    
                         clock uncertainty           -0.035    11.678    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    11.146    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.146    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.126ns (31.196%)  route 2.483ns (68.804%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.694     1.694    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     2.212 f  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/Q
                         net (fo=7, routed)           0.717     2.929    DCT_Loop_1_proc_U0/Q[2]
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     3.053 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_2/O
                         net (fo=2, routed)           0.808     3.861    DCT_Loop_1_proc_U0/X_read_INST_0_i_2_n_0
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.152     4.013 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_1/O
                         net (fo=6, routed)           0.361     4.374    DCT_Loop_1_proc_U0/X_read_INST_0_i_1_n_0
    SLICE_X55Y78         LUT3 (Prop_lut3_I2_O)        0.332     4.706 r  DCT_Loop_1_proc_U0/ram_reg_i_8/O
                         net (fo=4, routed)           0.597     5.303    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/WEBWE[0]
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.562    11.562    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.151    11.713    
                         clock uncertainty           -0.035    11.678    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    11.146    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.146    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 1.126ns (32.132%)  route 2.378ns (67.868%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.694     1.694    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     2.212 f  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/Q
                         net (fo=7, routed)           0.717     2.929    DCT_Loop_1_proc_U0/Q[2]
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     3.053 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_2/O
                         net (fo=2, routed)           0.808     3.861    DCT_Loop_1_proc_U0/X_read_INST_0_i_2_n_0
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.152     4.013 f  DCT_Loop_1_proc_U0/X_read_INST_0_i_1/O
                         net (fo=6, routed)           0.361     4.374    DCT_Loop_1_proc_U0/X_read_INST_0_i_1_n_0
    SLICE_X55Y78         LUT3 (Prop_lut3_I2_O)        0.332     4.706 r  DCT_Loop_1_proc_U0/ram_reg_i_8/O
                         net (fo=4, routed)           0.492     5.198    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/WEBWE[0]
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.562    11.562    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.151    11.713    
                         clock uncertainty           -0.035    11.678    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    11.146    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.146    
                         arrival time                          -5.198    
  -------------------------------------------------------------------
                         slack                                  5.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.683%)  route 0.182ns (56.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.565     0.565    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[3]/Q
                         net (fo=6, routed)           0.182     0.888    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ADDRBWRADDR[4]
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.871     0.871    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.800    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.812%)  route 0.194ns (60.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.565     0.565    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[1]/Q
                         net (fo=8, routed)           0.194     0.887    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ADDRBWRADDR[2]
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.871     0.871    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.129     0.746    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.565     0.565    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[5]/Q
                         net (fo=4, routed)           0.088     0.794    DCT_Loop_1_proc_U0/Q[5]
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.045     0.839 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44[6]_i_2/O
                         net (fo=1, routed)           0.000     0.839    DCT_Loop_1_proc_U0/read_idx_fu_67_p2[6]
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.832     0.832    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[6]/C
                         clock pessimism             -0.254     0.578    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.121     0.699    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.217%)  route 0.238ns (62.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.565     0.565    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[5]/Q
                         net (fo=4, routed)           0.238     0.944    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ADDRBWRADDR[6]
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.871     0.871    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.800    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Xbuff_U/iptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.809%)  route 0.219ns (57.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.565     0.565    Xbuff_U/ap_clk
    SLICE_X54Y78         FDRE                                         r  Xbuff_U/iptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  Xbuff_U/iptr_reg[0]/Q
                         net (fo=2, routed)           0.219     0.948    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ADDRBWRADDR[0]
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.871     0.871    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.800    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.062%)  route 0.250ns (63.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.565     0.565    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[0]/Q
                         net (fo=10, routed)          0.250     0.956    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ADDRBWRADDR[1]
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.871     0.871    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.800    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 DCT_Loop_2_proc_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.895%)  route 0.188ns (57.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.566     0.566    DCT_Loop_2_proc_U0/ap_clk
    SLICE_X57Y77         FDRE                                         r  DCT_Loop_2_proc_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  DCT_Loop_2_proc_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=13, routed)          0.188     0.895    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/Q[0]
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.875     0.875    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.235     0.640    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.736    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Xbuff_U/tptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.310%)  route 0.282ns (66.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.566     0.566    Xbuff_U/ap_clk
    SLICE_X56Y77         FDRE                                         r  Xbuff_U/tptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Xbuff_U/tptr_reg[0]/Q
                         net (fo=2, routed)           0.282     0.989    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ADDRARDADDR[0]
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.875     0.875    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.235     0.640    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.823    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.565     0.565    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X55Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[0]/Q
                         net (fo=10, routed)          0.134     0.840    DCT_Loop_1_proc_U0/Q[0]
    SLICE_X54Y77         LUT3 (Prop_lut3_I1_O)        0.048     0.888 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44[2]_i_1/O
                         net (fo=1, routed)           0.000     0.888    DCT_Loop_1_proc_U0/read_idx_fu_67_p2[2]
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.832     0.832    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
                         clock pessimism             -0.254     0.578    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.133     0.711    DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.457%)  route 0.252ns (60.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.565     0.565    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X54Y77         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/Q
                         net (fo=7, routed)           0.252     0.981    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ADDRBWRADDR[3]
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.871     0.871    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.800    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y30  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y30  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X54Y78  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y78  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y78  DCT_Loop_1_proc_U0/ap_done_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y77  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y77  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y77  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y77  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y77  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X54Y78  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X54Y78  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y78  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y78  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y78  DCT_Loop_1_proc_U0/ap_done_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y78  DCT_Loop_1_proc_U0/ap_done_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y78  DCT_Loop_1_proc_U0_ap_start_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y78  DCT_Loop_1_proc_U0_ap_start_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X57Y77  DCT_Loop_2_proc_U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y77  DCT_Loop_2_proc_U0/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y77  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y77  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y77  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y77  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y77  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y77  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y77  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X54Y78  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X54Y78  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y78  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[1]/C



