

================================================================
== Vivado HLS Report for 'Conv11'
================================================================
* Date:           Tue Dec  4 09:54:39 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.057|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   89|   89|   89|   89|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   88|   88|        11|          -|          -|     8|    no    |
        | + Loop 1.1  |    8|    8|         2|          1|          1|     8|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	5  / (exitcond5)
	4  / (!exitcond5)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%BlockBuffer_val_0_V = alloca i32"   --->   Operation 6 'alloca' 'BlockBuffer_val_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%BlockBuffer_val_1_V = alloca i32"   --->   Operation 7 'alloca' 'BlockBuffer_val_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_val_V_offset_rea = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %src_val_V_offset)"   --->   Operation 8 'read' 'src_val_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_191 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %src_val_V_offset_rea, i3 0)"   --->   Operation 9 'bitconcatenate' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_208_cast = zext i7 %tmp_191 to i8"   --->   Operation 10 'zext' 'tmp_208_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.09ns)   --->   "%LineBuffer_val_1_V = alloca [8 x i32], align 4" [./cnn.h:51]   --->   Operation 11 'alloca' 'LineBuffer_val_1_V' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 12 [1/1] (0.97ns)   --->   "br label %.loopexit" [./cnn.h:59]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_14, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.82ns)   --->   "%exitcond4 = icmp eq i4 %i, -8" [./cnn.h:59]   --->   Operation 14 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 15 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.09ns)   --->   "%i_14 = add i4 %i, 1" [./cnn.h:59]   --->   Operation 16 'add' 'i_14' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %1, label %.preheader57.preheader" [./cnn.h:59]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %i to i8" [./cnn.h:70]   --->   Operation 18 'zext' 'tmp_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.23ns)   --->   "%tmp_192 = add i8 %tmp_208_cast, %tmp_cast" [./cnn.h:70]   --->   Operation 19 'add' 'tmp_192' <Predicate = (!exitcond4)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_211_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_192, i3 0)" [./cnn.h:88]   --->   Operation 20 'bitconcatenate' 'tmp_211_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.82ns)   --->   "%tmp_s = icmp ne i4 %i, 0" [./cnn.h:88]   --->   Operation 21 'icmp' 'tmp_s' <Predicate = (!exitcond4)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.09ns)   --->   "%tmp_148 = add i4 %i, -1" [./cnn.h:95]   --->   Operation 22 'add' 'tmp_148' <Predicate = (!exitcond4)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_149_cast = sext i4 %tmp_148 to i7" [./cnn.h:95]   --->   Operation 23 'sext' 'tmp_149_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_193 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_148, i3 0)" [./cnn.h:95]   --->   Operation 24 'bitconcatenate' 'tmp_193' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.23ns)   --->   "%tmp_194 = sub i7 %tmp_193, %tmp_149_cast" [./cnn.h:95]   --->   Operation 25 'sub' 'tmp_194' <Predicate = (!exitcond4)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.97ns)   --->   "br label %.preheader57" [./cnn.h:60]   --->   Operation 26 'br' <Predicate = (!exitcond4)> <Delay = 0.97>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [./cnn.h:99]   --->   Operation 27 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.26>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %.preheader57.preheader ], [ %j_12, %._crit_edge ]"   --->   Operation 28 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.82ns)   --->   "%exitcond5 = icmp eq i4 %j, -8" [./cnn.h:60]   --->   Operation 29 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 30 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.09ns)   --->   "%j_12 = add i4 %j, 1" [./cnn.h:60]   --->   Operation 31 'add' 'j_12' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.loopexit.loopexit, label %.preheader56.preheader" [./cnn.h:60]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_151 = zext i4 %j to i64" [./cnn.h:67]   --->   Operation 33 'zext' 'tmp_151' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_151_cast = zext i4 %j to i11" [./cnn.h:70]   --->   Operation 34 'zext' 'tmp_151_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.26ns)   --->   "%tmp_195 = add i11 %tmp_211_cast, %tmp_151_cast" [./cnn.h:70]   --->   Operation 35 'add' 'tmp_195' <Predicate = (!exitcond5)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_214_cast = zext i11 %tmp_195 to i64" [./cnn.h:70]   --->   Operation 36 'zext' 'tmp_214_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%src_val_V_addr = getelementptr [768 x i32]* %src_val_V, i64 0, i64 %tmp_214_cast" [./cnn.h:70]   --->   Operation 37 'getelementptr' 'src_val_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%LineBuffer_val_1_V_s = getelementptr [8 x i32]* %LineBuffer_val_1_V, i64 0, i64 %tmp_151" [./cnn.h:67]   --->   Operation 38 'getelementptr' 'LineBuffer_val_1_V_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (1.09ns)   --->   "%BlockBuffer_val_0_V_11 = load i32* %LineBuffer_val_1_V_s, align 4" [./cnn.h:67]   --->   Operation 39 'load' 'BlockBuffer_val_0_V_11' <Predicate = (!exitcond5)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 40 [2/2] (1.99ns)   --->   "%BlockBuffer_val_1_V_11 = load i32* %src_val_V_addr, align 4" [./cnn.h:70]   --->   Operation 40 'load' 'BlockBuffer_val_1_V_11' <Predicate = (!exitcond5)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 41 [1/1] (0.82ns)   --->   "%tmp_152 = icmp ne i4 %j, 0" [./cnn.h:88]   --->   Operation 41 'icmp' 'tmp_152' <Predicate = (!exitcond5)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.46ns)   --->   "%or_cond = and i1 %tmp_s, %tmp_152" [./cnn.h:88]   --->   Operation 42 'and' 'or_cond' <Predicate = (!exitcond5)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader.preheader.0, label %._crit_edge" [./cnn.h:88]   --->   Operation 43 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.09ns)   --->   "%tmp_153 = add i4 %j, -1" [./cnn.h:95]   --->   Operation 44 'add' 'tmp_153' <Predicate = (!exitcond5 & or_cond)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.05>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_150 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)" [./cnn.h:60]   --->   Operation 45 'specregionbegin' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./cnn.h:63]   --->   Operation 46 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/2] (1.09ns)   --->   "%BlockBuffer_val_0_V_11 = load i32* %LineBuffer_val_1_V_s, align 4" [./cnn.h:67]   --->   Operation 47 'load' 'BlockBuffer_val_0_V_11' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 48 [1/2] (1.99ns)   --->   "%BlockBuffer_val_1_V_11 = load i32* %src_val_V_addr, align 4" [./cnn.h:70]   --->   Operation 48 'load' 'BlockBuffer_val_1_V_11' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 49 [1/1] (1.09ns)   --->   "store i32 %BlockBuffer_val_1_V_11, i32* %LineBuffer_val_1_V_s, align 4" [./cnn.h:73]   --->   Operation 49 'store' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%BlockBuffer_val_0_V_12 = load i32* %BlockBuffer_val_0_V"   --->   Operation 50 'load' 'BlockBuffer_val_0_V_12' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%BlockBuffer_val_1_V_12 = load i32* %BlockBuffer_val_1_V" [./cnn.h:92]   --->   Operation 51 'load' 'BlockBuffer_val_1_V_12' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_Val2_71_0_1 = call i46 @_ssdm_op_BitConcatenate.i46.i32.i14(i32 %BlockBuffer_val_0_V_11, i14 0)" [./cnn.h:92]   --->   Operation 52 'bitconcatenate' 'p_Val2_71_0_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_196 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %BlockBuffer_val_0_V_12, i32 2, i32 31)"   --->   Operation 53 'partselect' 'tmp_196' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_388_0_1 = call i46 @_ssdm_op_BitConcatenate.i46.i30.i16(i30 %tmp_196, i16 0)" [./cnn.h:92]   --->   Operation 54 'bitconcatenate' 'tmp_388_0_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_388_0_1_cast_cas = sext i46 %tmp_388_0_1 to i47" [./cnn.h:92]   --->   Operation 55 'sext' 'tmp_388_0_1_cast_cas' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_3893_0_1_cast_ca = sext i46 %p_Val2_71_0_1 to i47" [./cnn.h:92]   --->   Operation 56 'sext' 'tmp_3893_0_1_cast_ca' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.65ns)   --->   "%p_Val2_72_0_1 = add i47 %tmp_3893_0_1_cast_ca, %tmp_388_0_1_cast_cas" [./cnn.h:92]   --->   Operation 57 'add' 'p_Val2_72_0_1' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_70 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %p_Val2_72_0_1, i32 16, i32 46)" [./cnn.h:92]   --->   Operation 58 'partselect' 'tmp_70' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_Val2_71_1 = call i46 @_ssdm_op_BitConcatenate.i46.i32.i14(i32 %BlockBuffer_val_1_V_12, i14 0)" [./cnn.h:92]   --->   Operation 59 'bitconcatenate' 'p_Val2_71_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_197 = call i47 @_ssdm_op_BitConcatenate.i47.i31.i16(i31 %tmp_70, i16 0)" [./cnn.h:92]   --->   Operation 60 'bitconcatenate' 'tmp_197' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_388_1 = sext i47 %tmp_197 to i48" [./cnn.h:92]   --->   Operation 61 'sext' 'tmp_388_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_3893_1_cast = sext i46 %p_Val2_71_1 to i48" [./cnn.h:92]   --->   Operation 62 'sext' 'tmp_3893_1_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.65ns)   --->   "%p_Val2_72_1 = add i48 %tmp_3893_1_cast, %tmp_388_1" [./cnn.h:92]   --->   Operation 63 'add' 'p_Val2_72_1' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_71_1_1 = call i46 @_ssdm_op_BitConcatenate.i46.i32.i14(i32 %BlockBuffer_val_1_V_11, i14 0)" [./cnn.h:92]   --->   Operation 64 'bitconcatenate' 'p_Val2_71_1_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_198 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_72_1, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 65 'partselect' 'tmp_198' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_388_1_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_198, i16 0)" [./cnn.h:92]   --->   Operation 66 'bitconcatenate' 'tmp_388_1_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3893_1_1_cast = sext i46 %p_Val2_71_1_1 to i48" [./cnn.h:92]   --->   Operation 67 'sext' 'tmp_3893_1_1_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.65ns)   --->   "%p_Val2_72_1_1 = add i48 %tmp_3893_1_1_cast, %tmp_388_1_1" [./cnn.h:92]   --->   Operation 68 'add' 'p_Val2_72_1_1' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sum_V_1_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_72_1_1, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 69 'partselect' 'sum_V_1_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_154_cast = zext i4 %tmp_153 to i7" [./cnn.h:95]   --->   Operation 70 'zext' 'tmp_154_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.23ns)   --->   "%tmp_199 = add i7 %tmp_194, %tmp_154_cast" [./cnn.h:95]   --->   Operation 71 'add' 'tmp_199' <Predicate = (or_cond)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_218_cast = sext i7 %tmp_199 to i64" [./cnn.h:95]   --->   Operation 72 'sext' 'tmp_218_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%dst_val_V_addr = getelementptr [49 x i32]* %dst_val_V, i64 0, i64 %tmp_218_cast" [./cnn.h:95]   --->   Operation 73 'getelementptr' 'dst_val_V_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.99ns)   --->   "store i32 %sum_V_1_1, i32* %dst_val_V_addr, align 4" [./cnn.h:95]   --->   Operation 74 'store' <Predicate = (or_cond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "br label %._crit_edge" [./cnn.h:96]   --->   Operation 75 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_150)" [./cnn.h:97]   --->   Operation 76 'specregionend' 'empty' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_1_V_11, i32* %BlockBuffer_val_1_V" [./cnn.h:83]   --->   Operation 77 'store' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_0_V_11, i32* %BlockBuffer_val_0_V" [./cnn.h:83]   --->   Operation 78 'store' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader57" [./cnn.h:60]   --->   Operation 79 'br' <Predicate = (!exitcond5)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src_val_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
BlockBuffer_val_0_V    (alloca           ) [ 001111]
BlockBuffer_val_1_V    (alloca           ) [ 001111]
src_val_V_offset_rea   (read             ) [ 000000]
tmp_191                (bitconcatenate   ) [ 000000]
tmp_208_cast           (zext             ) [ 001111]
LineBuffer_val_1_V     (alloca           ) [ 001111]
StgValue_12            (br               ) [ 011111]
i                      (phi              ) [ 001000]
exitcond4              (icmp             ) [ 001111]
StgValue_15            (speclooptripcount) [ 000000]
i_14                   (add              ) [ 011111]
StgValue_17            (br               ) [ 000000]
tmp_cast               (zext             ) [ 000000]
tmp_192                (add              ) [ 000000]
tmp_211_cast           (bitconcatenate   ) [ 000110]
tmp_s                  (icmp             ) [ 000110]
tmp_148                (add              ) [ 000000]
tmp_149_cast           (sext             ) [ 000000]
tmp_193                (bitconcatenate   ) [ 000000]
tmp_194                (sub              ) [ 000110]
StgValue_26            (br               ) [ 001111]
StgValue_27            (ret              ) [ 000000]
j                      (phi              ) [ 000100]
exitcond5              (icmp             ) [ 001111]
StgValue_30            (speclooptripcount) [ 000000]
j_12                   (add              ) [ 001111]
StgValue_32            (br               ) [ 000000]
tmp_151                (zext             ) [ 000000]
tmp_151_cast           (zext             ) [ 000000]
tmp_195                (add              ) [ 000000]
tmp_214_cast           (zext             ) [ 000000]
src_val_V_addr         (getelementptr    ) [ 000110]
LineBuffer_val_1_V_s   (getelementptr    ) [ 000110]
tmp_152                (icmp             ) [ 000000]
or_cond                (and              ) [ 001111]
StgValue_43            (br               ) [ 000000]
tmp_153                (add              ) [ 000110]
tmp_150                (specregionbegin  ) [ 000000]
StgValue_46            (specpipeline     ) [ 000000]
BlockBuffer_val_0_V_11 (load             ) [ 000000]
BlockBuffer_val_1_V_11 (load             ) [ 000000]
StgValue_49            (store            ) [ 000000]
BlockBuffer_val_0_V_12 (load             ) [ 000000]
BlockBuffer_val_1_V_12 (load             ) [ 000000]
p_Val2_71_0_1          (bitconcatenate   ) [ 000000]
tmp_196                (partselect       ) [ 000000]
tmp_388_0_1            (bitconcatenate   ) [ 000000]
tmp_388_0_1_cast_cas   (sext             ) [ 000000]
tmp_3893_0_1_cast_ca   (sext             ) [ 000000]
p_Val2_72_0_1          (add              ) [ 000000]
tmp_70                 (partselect       ) [ 000000]
p_Val2_71_1            (bitconcatenate   ) [ 000000]
tmp_197                (bitconcatenate   ) [ 000000]
tmp_388_1              (sext             ) [ 000000]
tmp_3893_1_cast        (sext             ) [ 000000]
p_Val2_72_1            (add              ) [ 000000]
p_Val2_71_1_1          (bitconcatenate   ) [ 000000]
tmp_198                (partselect       ) [ 000000]
tmp_388_1_1            (bitconcatenate   ) [ 000000]
tmp_3893_1_1_cast      (sext             ) [ 000000]
p_Val2_72_1_1          (add              ) [ 000000]
sum_V_1_1              (partselect       ) [ 000000]
tmp_154_cast           (zext             ) [ 000000]
tmp_199                (add              ) [ 000000]
tmp_218_cast           (sext             ) [ 000000]
dst_val_V_addr         (getelementptr    ) [ 000000]
StgValue_74            (store            ) [ 000000]
StgValue_75            (br               ) [ 000000]
empty                  (specregionend    ) [ 000000]
StgValue_77            (store            ) [ 000000]
StgValue_78            (store            ) [ 000000]
StgValue_79            (br               ) [ 001111]
StgValue_80            (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_val_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_val_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_val_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_val_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_val_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_val_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i32.i14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i30.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i31.i16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="BlockBuffer_val_0_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="BlockBuffer_val_0_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="BlockBuffer_val_1_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="BlockBuffer_val_1_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="LineBuffer_val_1_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LineBuffer_val_1_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="src_val_V_offset_rea_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_val_V_offset_rea/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="src_val_V_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="11" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_val_V_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="LineBuffer_val_1_V_s_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LineBuffer_val_1_V_s/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="1"/>
<pin id="115" dir="0" index="4" bw="3" slack="0"/>
<pin id="116" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
<pin id="118" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="BlockBuffer_val_0_V_11/3 StgValue_49/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BlockBuffer_val_1_V_11/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="dst_val_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_val_V_addr/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="StgValue_74_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/4 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="j_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="1"/>
<pin id="146" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="j_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_191_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="4" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_191/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_208_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_208_cast/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="exitcond4_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_14_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_cast_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_192_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="1"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_192/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_211_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_211_cast/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_s_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_148_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_148/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_149_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_149_cast/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_193_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_193/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_194_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_194/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="exitcond5_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="j_12_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_12/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_151_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_151/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_151_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_151_cast/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_195_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="1"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_195/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_214_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_214_cast/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_152_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_152/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="or_cond_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_153_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_153/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="BlockBuffer_val_0_V_12_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="3"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BlockBuffer_val_0_V_12/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="BlockBuffer_val_1_V_12_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="3"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BlockBuffer_val_1_V_12/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_Val2_71_0_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="46" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_71_0_1/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_196_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="30" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="3" slack="0"/>
<pin id="292" dir="0" index="3" bw="6" slack="0"/>
<pin id="293" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_196/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_388_0_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="46" slack="0"/>
<pin id="300" dir="0" index="1" bw="30" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_388_0_1/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_388_0_1_cast_cas_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="46" slack="0"/>
<pin id="308" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_388_0_1_cast_cas/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_3893_0_1_cast_ca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="46" slack="0"/>
<pin id="312" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3893_0_1_cast_ca/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_Val2_72_0_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="46" slack="0"/>
<pin id="316" dir="0" index="1" bw="46" slack="0"/>
<pin id="317" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_72_0_1/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_70_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="31" slack="0"/>
<pin id="322" dir="0" index="1" bw="47" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="0" index="3" bw="7" slack="0"/>
<pin id="325" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_70/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Val2_71_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="46" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_71_1/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_197_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="47" slack="0"/>
<pin id="340" dir="0" index="1" bw="31" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_197/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_388_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="47" slack="0"/>
<pin id="348" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_388_1/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_3893_1_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="46" slack="0"/>
<pin id="352" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3893_1_cast/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Val2_72_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="46" slack="0"/>
<pin id="356" dir="0" index="1" bw="47" slack="0"/>
<pin id="357" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_72_1/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Val2_71_1_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="46" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_71_1_1/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_198_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="48" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="0" index="3" bw="7" slack="0"/>
<pin id="373" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_198/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_388_1_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="48" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_388_1_1/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_3893_1_1_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="46" slack="0"/>
<pin id="388" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3893_1_1_cast/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_Val2_72_1_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="46" slack="0"/>
<pin id="392" dir="0" index="1" bw="48" slack="0"/>
<pin id="393" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_72_1_1/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sum_V_1_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="48" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="0" index="3" bw="7" slack="0"/>
<pin id="401" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_1_1/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_154_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="1"/>
<pin id="409" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_154_cast/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_199_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="7" slack="2"/>
<pin id="412" dir="0" index="1" bw="4" slack="0"/>
<pin id="413" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_199/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_218_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_218_cast/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="StgValue_77_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="3"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="StgValue_78_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="3"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/4 "/>
</bind>
</comp>

<comp id="430" class="1005" name="BlockBuffer_val_0_V_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="3"/>
<pin id="432" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="BlockBuffer_val_0_V "/>
</bind>
</comp>

<comp id="436" class="1005" name="BlockBuffer_val_1_V_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="3"/>
<pin id="438" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="BlockBuffer_val_1_V "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_208_cast_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="1"/>
<pin id="444" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_208_cast "/>
</bind>
</comp>

<comp id="447" class="1005" name="exitcond4_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="451" class="1005" name="i_14_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp_211_cast_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="1"/>
<pin id="458" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_211_cast "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_s_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_194_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="2"/>
<pin id="468" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_194 "/>
</bind>
</comp>

<comp id="471" class="1005" name="exitcond5_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="475" class="1005" name="j_12_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_12 "/>
</bind>
</comp>

<comp id="480" class="1005" name="src_val_V_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="1"/>
<pin id="482" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_val_V_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="LineBuffer_val_1_V_s_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="1"/>
<pin id="487" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="LineBuffer_val_1_V_s "/>
</bind>
</comp>

<comp id="491" class="1005" name="or_cond_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_153_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="1"/>
<pin id="497" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_153 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="90" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="3"/><net_sink comp="103" pin=4"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="84" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="137" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="137" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="137" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="183" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="137" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="137" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="202" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="208" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="148" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="148" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="148" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="246"><net_src comp="148" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="247" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="261"><net_src comp="148" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="16" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="148" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="103" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="274" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="303"><net_src comp="52" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="288" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="280" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="306" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="56" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="58" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="335"><net_src comp="42" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="277" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="62" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="320" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="54" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="330" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="346" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="42" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="109" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="374"><net_src comp="64" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="354" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="58" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="66" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="383"><net_src comp="68" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="368" pin="4"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="360" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="378" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="64" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="58" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="406"><net_src comp="396" pin="4"/><net_sink comp="127" pin=1"/></net>

<net id="414"><net_src comp="407" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="424"><net_src comp="109" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="103" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="72" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="439"><net_src comp="76" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="445"><net_src comp="163" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="450"><net_src comp="167" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="173" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="459"><net_src comp="188" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="464"><net_src comp="196" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="469"><net_src comp="220" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="474"><net_src comp="226" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="232" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="483"><net_src comp="90" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="488"><net_src comp="97" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="494"><net_src comp="263" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="268" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="407" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_val_V | {4 }
 - Input state : 
	Port: Conv11 : src_val_V | {3 4 }
	Port: Conv11 : src_val_V_offset | {1 }
  - Chain level:
	State 1
		tmp_208_cast : 1
	State 2
		exitcond4 : 1
		i_14 : 1
		StgValue_17 : 2
		tmp_cast : 1
		tmp_192 : 2
		tmp_211_cast : 3
		tmp_s : 1
		tmp_148 : 1
		tmp_149_cast : 2
		tmp_193 : 2
		tmp_194 : 3
	State 3
		exitcond5 : 1
		j_12 : 1
		StgValue_32 : 2
		tmp_151 : 1
		tmp_151_cast : 1
		tmp_195 : 2
		tmp_214_cast : 3
		src_val_V_addr : 4
		LineBuffer_val_1_V_s : 2
		BlockBuffer_val_0_V_11 : 3
		BlockBuffer_val_1_V_11 : 5
		tmp_152 : 1
		or_cond : 2
		StgValue_43 : 2
		tmp_153 : 1
	State 4
		StgValue_49 : 1
		p_Val2_71_0_1 : 1
		tmp_196 : 1
		tmp_388_0_1 : 2
		tmp_388_0_1_cast_cas : 3
		tmp_3893_0_1_cast_ca : 2
		p_Val2_72_0_1 : 4
		tmp_70 : 5
		p_Val2_71_1 : 1
		tmp_197 : 6
		tmp_388_1 : 7
		tmp_3893_1_cast : 2
		p_Val2_72_1 : 8
		p_Val2_71_1_1 : 1
		tmp_198 : 9
		tmp_388_1_1 : 10
		tmp_3893_1_1_cast : 2
		p_Val2_72_1_1 : 11
		sum_V_1_1 : 12
		tmp_199 : 1
		tmp_218_cast : 2
		dst_val_V_addr : 3
		StgValue_74 : 13
		empty : 1
		StgValue_77 : 1
		StgValue_78 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |           i_14_fu_173           |    0    |    13   |
|          |          tmp_192_fu_183         |    0    |    15   |
|          |          tmp_148_fu_202         |    0    |    13   |
|          |           j_12_fu_232           |    0    |    13   |
|    add   |          tmp_195_fu_247         |    0    |    18   |
|          |          tmp_153_fu_268         |    0    |    13   |
|          |       p_Val2_72_0_1_fu_314      |    0    |    53   |
|          |        p_Val2_72_1_fu_354       |    0    |    54   |
|          |       p_Val2_72_1_1_fu_390      |    0    |    55   |
|          |          tmp_199_fu_410         |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          |         exitcond4_fu_167        |    0    |    9    |
|   icmp   |           tmp_s_fu_196          |    0    |    9    |
|          |         exitcond5_fu_226        |    0    |    9    |
|          |          tmp_152_fu_257         |    0    |    9    |
|----------|---------------------------------|---------|---------|
|    sub   |          tmp_194_fu_220         |    0    |    15   |
|----------|---------------------------------|---------|---------|
|    and   |          or_cond_fu_263         |    0    |    2    |
|----------|---------------------------------|---------|---------|
|   read   | src_val_V_offset_rea_read_fu_84 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |          tmp_191_fu_155         |    0    |    0    |
|          |       tmp_211_cast_fu_188       |    0    |    0    |
|          |          tmp_193_fu_212         |    0    |    0    |
|          |       p_Val2_71_0_1_fu_280      |    0    |    0    |
|bitconcatenate|        tmp_388_0_1_fu_298       |    0    |    0    |
|          |        p_Val2_71_1_fu_330       |    0    |    0    |
|          |          tmp_197_fu_338         |    0    |    0    |
|          |       p_Val2_71_1_1_fu_360      |    0    |    0    |
|          |        tmp_388_1_1_fu_378       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       tmp_208_cast_fu_163       |    0    |    0    |
|          |         tmp_cast_fu_179         |    0    |    0    |
|   zext   |          tmp_151_fu_238         |    0    |    0    |
|          |       tmp_151_cast_fu_243       |    0    |    0    |
|          |       tmp_214_cast_fu_252       |    0    |    0    |
|          |       tmp_154_cast_fu_407       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       tmp_149_cast_fu_208       |    0    |    0    |
|          |   tmp_388_0_1_cast_cas_fu_306   |    0    |    0    |
|          |   tmp_3893_0_1_cast_ca_fu_310   |    0    |    0    |
|   sext   |         tmp_388_1_fu_346        |    0    |    0    |
|          |      tmp_3893_1_cast_fu_350     |    0    |    0    |
|          |     tmp_3893_1_1_cast_fu_386    |    0    |    0    |
|          |       tmp_218_cast_fu_415       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |          tmp_196_fu_288         |    0    |    0    |
|partselect|          tmp_70_fu_320          |    0    |    0    |
|          |          tmp_198_fu_368         |    0    |    0    |
|          |         sum_V_1_1_fu_396        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   315   |
|----------|---------------------------------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|LineBuffer_val_1_V|    0   |   64   |    4   |
+------------------+--------+--------+--------+
|       Total      |    0   |   64   |    4   |
+------------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| BlockBuffer_val_0_V_reg_430|   32   |
| BlockBuffer_val_1_V_reg_436|   32   |
|LineBuffer_val_1_V_s_reg_485|    3   |
|      exitcond4_reg_447     |    1   |
|      exitcond5_reg_471     |    1   |
|        i_14_reg_451        |    4   |
|          i_reg_133         |    4   |
|        j_12_reg_475        |    4   |
|          j_reg_144         |    4   |
|       or_cond_reg_491      |    1   |
|   src_val_V_addr_reg_480   |   10   |
|       tmp_153_reg_495      |    4   |
|       tmp_194_reg_466      |    7   |
|    tmp_208_cast_reg_442    |    8   |
|    tmp_211_cast_reg_456    |   11   |
|        tmp_s_reg_461       |    1   |
+----------------------------+--------+
|            Total           |   127  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_109 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   26   ||  1.956  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   315  |
|   Memory  |    0   |    -   |   64   |    4   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   127  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   191  |   337  |
+-----------+--------+--------+--------+--------+
