// Seed: 2029012463
module module_0;
  wire id_1, id_2;
  wire id_3;
  struct packed {logic id_4;} id_5;
  assign id_2 = id_2;
  wire id_6;
  wire id_7, id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd99
) (
    output wire  id_0[1 : 1 'b0]
    , id_3 = 1,
    output logic id_1
);
  logic [7:0] id_4, _id_5;
  assign id_0 = id_4[id_5][-1];
  always id_1 <= id_3;
  wire id_6;
  assign id_4 = id_4;
  module_0 modCall_1 ();
  assign id_1 = id_4;
  for (id_7 = id_6; id_4[~1]; id_1 = id_6 - -1) begin : LABEL_0
    wire id_8, id_9, id_10;
    logic id_11;
  end
  assign id_5 = id_3;
endmodule
