irun ../../verification/macCoreInterface.sv ../../verification/testbench.sv ../../rtl/verilog/*.v testcase.sv +incdir+../../rtl/include/ +svseed=random
