// Seed: 2676467009
module module_0;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1,
    input  tri   id_2
);
  assign id_0 = id_2 == id_2;
  module_0 modCall_1 ();
  logic id_4;
  ;
endmodule
module module_2 (
    input wor  id_0,
    input wor  id_1,
    input wire id_2
);
  integer id_4;
  ;
  module_0 modCall_1 ();
endmodule
module module_3;
  wire id_1;
  ;
  for (id_2 = id_2; -1; id_2 = id_1) begin : LABEL_0
    assign id_2 = id_1 - 1;
  end
  module_0 modCall_1 ();
  logic ["" : -1] id_3;
  ;
endmodule
