-arch AArch64

-relax [FreIP PodW* DC.CVAUp DSB.ISH IC.IVAUp DSB.ISH ISB] [FreIP PosW* DC.CVAUp DSB.ISH IC.IVAUp DSB.ISH ISB] [FreIP PodW*PI DC.CVAUp DSB.ISH IC.IVAUp DSB.ISH ISB] [FreIP PosW*PI DC.CVAUp DSB.ISH IC.IVAUp DSB.ISH ISB] [ Pod*RPI DSB.ISH DC.CVAUn DSB.ISH IC.IVAUn DSB.ISH ISB FreIP] [ DpCtrlIsbdRPI DC.CVAUn DSB.ISH IC.IVAUn DSB.ISH ISB FreIP] [Pod*RPI DSB.ISH DC.CVAUn DSB.ISH IC.IVAUn DSB.ISH ISB FreIP] [Pod*RPI DMB.ISH DC.CVAUn DSB.ISH IC.IVAUn DSB.ISH ISB FreIP] [DpCtrlIsbdRPI IC.IVAUn DSB.ISH ISB FreIP DC.CVAUp DMB.ISH PodW*] [DpCtrlIsbdRIP] [FreIP PodW* DC.CVAUp DSB.ISH IC.IVAUp DSB.ISH] [DC.CVAUn, FreIP, PodWW, DSB.ISH, IC.IVAUp] [ Pod*RPI DSB.ISH IC.IVAUn DSB.ISH ISB FreIP PodW* DC.CVAUp DSB.ISH] [Pod*RPI DSB.ISH IC.IVAUn DSB.ISH ISB FreIP PodW* DC.CVAUp DMB.ISH]

-safe Rfe Fre RfePI FreIP DMB.ISH DMB.STdWW DpAddrdR DpAddrdW DpAddrsR DpAddrsW DpDatadW DpDatasW DpCtrldW DpCtrlsW DpCtrlIsbdR [DC.CVAUn Pos**  DC.CVAUp] [DpAddrdR, DC.CVAUn] [DpAddrdR, IC.IVAUn] [DpAddrsR, DC.CVAUn] [DpAddrsR, IC.IVAUn] [Pos**, IC.IVAUn, DSB.ISH, DC.CVAUn] [Pos**, IC.IVAUn, DSB.ISH, IC.IVAUn] [Pos**, DC.CVAUn, DSB.ISH, DC.CVAUn] [Pod**, DC.CVAUn, DSB.ISH, IC.IVAUn] [Pod**, IC.IVAUn, DSB.ISH] [Pod**, DC.CVAUn, DSB.ISH] [Pod**, IC.IVAUn, DSB.ISH, DC.CVAUn] [Pod**, IC.IVAUn, DSB.ISH, IC.IVAUn] [Pod**, DC.CVAUn, DSB.ISH, DC.CVAUn] [Pos**, DC.CVAUn, DSB.ISH, IC.IVAUn] [Pos**, IC.IVAUn, DSB.ISH] [Pos**, DC.CVAUn, DSB.ISH]

-moreedges true
-ins 10
-nprocs 2
-size 6
-variant self
