Error: Library Compiler executable path is not set. (PT-063)
setting auto_restore_mw_cel_lib_setup true
pt_shell> o
setting top_design to: 
ORCA_TOP
pt_shell> source ../scripts/dmsa.tcl
Launching 14 Distributed Worker(s)
   1] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   2] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   3] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   4] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   5] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   6] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   7] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   8] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   9] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  10] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  11] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  12] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  13] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  14] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  ---------------------------------------------------------------------------
  Distributed farm creation timeout   : 21600 seconds
  Waiting for  14 (of  14) workers    : Wed May 24 17:24:41 2023
  Waiting for   0 (of  14) workers    : Wed May 24 17:24:51 2023
  ---------------------------------------------------------------------------

****************************************
Report : host_usage
Version: O-2018.06
Date   : Wed May 24 17:24:52 2023
****************************************

  Options Name          Host Name    Num Processes           Protocol
  --------------------------------------------------------------------
  my_opts1              mo           14                      auto

  Options Name     #    Host Name    Job ID    Process ID    Status
  --------------------------------------------------------------------
  my_opts1         1    mo           -         13830         ONLINE
                   2    mo           -         13826         ONLINE
                   3    mo           -         13829         ONLINE
                   4    mo           -         13825         ONLINE
                   5    mo           -         13828         ONLINE
                   6    mo           -         13824         ONLINE
                   7    mo           -         13831         ONLINE
                   8    mo           -         13827         ONLINE
                   9    mo           -         14021         ONLINE
                   10   mo           -         14019         ONLINE
                   11   mo           -         14026         ONLINE
                   12   mo           -         14017         ONLINE
                   13   mo           -         14016         ONLINE
                   14   mo           -         14018         ONLINE

  Usage limits (cores)

  Options Name     #                                         Effective
  --------------------------------------------------------------------
  (local process)  -                                         4
  my_opts1         1                                         4
                   2                                         4
                   3                                         4
                   4                                         4
                   5                                         4
                   6                                         4
                   7                                         4
                   8                                         4
                   9                                         4
                   10                                        4
                   11                                        4
                   12                                        4
                   13                                        4
                   14                                        4
  --------------------------------------------------------------------
  Total                                                      56

pt_shell> REPORT_TIMING
Error: unknown command 'REPORT_TIMING' (CMD-005)
pt_shell> report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Wed May 24 17:26:31 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'atspeed_cap'
-----------------------------------
End of Master/Slave Task Processing


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max
  Scenario: atspeed_cap
  Max Data Paths Derating Factor  : 1.05
  Min Clock Paths Derating Factor : 0.95
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.60       1.60
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.60 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                          1.35 &     2.96 r
  I_RISC_CORE/U296/Y (NAND2X0_HVT)                        0.57 &     3.52 f
  I_RISC_CORE/U298/Y (OR2X4_HVT)                          1.13 &     4.66 f
  I_RISC_CORE/U1263/Y (INVX2_HVT)                         0.43 &     5.09 r
  I_RISC_CORE/U303/Y (NAND2X0_HVT)                        0.77 &     5.86 f
  I_RISC_CORE/U347/Y (OA21X1_HVT)                         1.20 &     7.06 f
  I_RISC_CORE/U349/Y (MUX21X1_HVT)                        0.88 &     7.94 f
  I_RISC_CORE/U361/Y (AND4X1_HVT)                         0.78 &     8.72 f
  I_RISC_CORE/U369/Y (AND4X2_HVT)                         1.10 &     9.82 f
  I_RISC_CORE/U370/Y (NOR2X1_HVT)                         0.70 &    10.52 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/D (SDFFX2_HVT)
                                                          0.04 &    10.56 r
  data arrival time                                                 10.56

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.39       3.79
  clock reconvergence pessimism                           0.14       3.93
  clock uncertainty                                      -0.10       3.83
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX2_HVT)             3.83 r
  library setup time                                     -1.22       2.61
  data required time                                                 2.61
  ------------------------------------------------------------------------------
  data required time                                                 2.61
  data arrival time                                                -10.56
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.95


1
pt_shell> report_timing -delay_type min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Wed May 24 17:26:35 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'atspeed_shift'
-----------------------------------
End of Master/Slave Task Processing


  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[29] (in)                                       0.01 &     2.16 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D (SDFFNX1_LVT)
                                                          0.00 &     2.16 r
  data arrival time                                                  2.16

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.16
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


1
pt_shell> report_qor
****************************************
Report : qor
Design : multi-scenario design
Version: O-2018.06
Date   : Wed May 24 17:29:13 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'func_slowfast'
-----------------------------------
End of Master/Slave Task Processing

  Timing Path Group '**async_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            8 (func_slowfast)
  Critical Path Length:                    3.43 (func_slowfast)
  Critical Path Slack:                     0.01 (func_slowfast)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           10 (func_slowfast)
  Critical Path Length:                    7.78 (func_slowfast)
  Critical Path Slack:                    -4.52 (func_slowfast)
  Total Negative Slack:                  -53.69
  No. of Violating Paths:                    17
  ---------------------------------------------

  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            1 (stuck_at_cap)
  Critical Path Length:                    1.21 (stuck_at_cap)
  Critical Path Slack:                    -0.64 (stuck_at_cap)
  Total Negative Slack:                  -35.69
  No. of Violating Paths:                    64
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2 (stuck_at_cap)
  Critical Path Length:                    2.02 (stuck_at_cap)
  Critical Path Slack:                    -2.62 (stuck_at_cap)
  Total Negative Slack:                 -174.44
  No. of Violating Paths:                    78
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           27 (func_slowfast)
  Critical Path Length:                    8.16 (func_slowfast)
  Critical Path Slack:                    -0.10 (func_slowfast)
  Total Negative Slack:                   -1.40
  No. of Violating Paths:                    22
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3 (stuck_at_cap)
  Critical Path Length:                    1.27 (stuck_at_cap)
  Critical Path Slack:                    -0.47 (stuck_at_cap)
  Total Negative Slack:                  -22.88
  No. of Violating Paths:                   659
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2 (test_slowfast)
  Critical Path Length:                    2.09 (test_slowfast)
  Critical Path Slack:                    -0.22 (test_slowfast)
  Total Negative Slack:                   -0.81
  No. of Violating Paths:                     4
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           10 (func_slowfast)
  Critical Path Length:                   10.06 (func_slowfast)
  Critical Path Slack:                    -7.50 (func_slowfast)
  Total Negative Slack:                 -574.32
  No. of Violating Paths:                   405
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4 (atspeed_cap)
  Critical Path Length:                    4.86 (atspeed_cap)
  Critical Path Slack:                    -1.76 (atspeed_cap)
  Total Negative Slack:                 -178.10
  No. of Violating Paths:                   308
  ---------------------------------------------

  Timing Path Group 'ate_clk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           16 (stuck_at_cap)
  Critical Path Length:                    9.22 (stuck_at_cap)
  Critical Path Slack:                     0.24 (stuck_at_cap)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_pclk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           33 (atspeed_cap)
  Critical Path Length:                    8.60 (atspeed_cap)
  Critical Path Slack:                    -0.48 (atspeed_cap)
  Total Negative Slack:                  -16.33
  No. of Violating Paths:                    52
  ---------------------------------------------

  Timing Path Group 'group_sdram' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4 (stuck_at_cap)
  Critical Path Length:                    4.75 (stuck_at_cap)
  Critical Path Slack:                    -0.36 (stuck_at_cap)
  Total Negative Slack:                 -229.70
  No. of Violating Paths:                  1745
  ---------------------------------------------

  Timing Path Group 'group_sys' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           38 (atspeed_cap)
  Critical Path Length:                    7.30 (atspeed_cap)
  Critical Path Slack:                     2.77 (atspeed_cap)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys2x' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           10 (atspeed_cap)
  Critical Path Length:                   10.56 (atspeed_cap)
  Critical Path Slack:                    -7.95 (atspeed_cap)
  Total Negative Slack:                 -607.30
  No. of Violating Paths:                   255
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2 (test_slowfast)
  Critical Path Length:                    1.62 (test_slowfast)
  Critical Path Slack:                     3.28 (test_slowfast)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**async_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            4 (func_min)
  Critical Path Length:                    0.50 (func_min)
  Critical Path Slack:                     0.05 (func_min)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (func_fastslow)
  Critical Path Length:                    0.43 (func_fastslow)
  Critical Path Slack:                     0.18 (func_fastslow)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'INPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            0 (atspeed_shift)
  Critical Path Length:                    4.00 (atspeed_shift)
  Critical Path Slack:                     2.93 (atspeed_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5 (stuck_at_shift)
  Critical Path Length:                    0.14 (stuck_at_shift)
  Critical Path Slack:                     0.74 (stuck_at_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (stuck_at_shift)
  Critical Path Length:                    0.25 (stuck_at_shift)
  Critical Path Slack:                     0.05 (stuck_at_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            0 (func_min)
  Critical Path Length:                    0.11 (func_min)
  Critical Path Slack:                    -0.14 (func_min)
  Total Negative Slack:                   -7.51
  No. of Violating Paths:                    66
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5 (test_fastslow)
  Critical Path Length:                    0.15 (test_fastslow)
  Critical Path Slack:                     0.06 (test_fastslow)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            4 (stuck_at_shift)
  Critical Path Length:                    0.27 (stuck_at_shift)
  Critical Path Slack:                    -0.03 (stuck_at_shift)
  Total Negative Slack:                   -0.03
  No. of Violating Paths:                     1
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            3 (stuck_at_shift)
  Critical Path Length:                    0.26 (stuck_at_shift)
  Critical Path Slack:                    -0.05 (stuck_at_shift)
  Total Negative Slack:                   -0.05
  No. of Violating Paths:                     1
  ---------------------------------------------

  Timing Path Group 'ate_clk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (stuck_at_shift)
  Critical Path Length:                    0.30 (stuck_at_shift)
  Critical Path Slack:                     0.04 (stuck_at_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_pclk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (stuck_at_shift)
  Critical Path Length:                    0.29 (stuck_at_shift)
  Critical Path Slack:                     0.10 (stuck_at_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sdram' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (stuck_at_shift)
  Critical Path Length:                    0.25 (stuck_at_shift)
  Critical Path Slack:                     0.04 (stuck_at_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (stuck_at_shift)
  Critical Path Length:                    0.33 (stuck_at_shift)
  Critical Path Slack:                     0.04 (stuck_at_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys2x' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (stuck_at_shift)
  Critical Path Length:                    0.31 (stuck_at_shift)
  Critical Path Slack:                     0.04 (stuck_at_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            3 (test_fastslow)
  Critical Path Length:                    0.28 (test_fastslow)
  Critical Path Slack:                    -0.07 (test_fastslow)
  Total Negative Slack:                   -1.93
  No. of Violating Paths:                    32
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63 (test_slowfast, test_best, func_min, test_worst, stuck_at_shift, atspeed_shift, test_fastslow, func_fastslow, stuck_at_cap, atspeed_cap, func_max, func_slowfast)
  Hierarchical Port Count:                 3295 (test_slowfast, test_best, func_min, test_worst, stuck_at_shift, atspeed_shift, test_fastslow, func_fastslow, stuck_at_cap, atspeed_cap, func_max, func_slowfast)
  Leaf Cell Count:                        48424 (test_slowfast, test_best, func_min, test_worst, stuck_at_shift, atspeed_shift, test_fastslow, func_fastslow, stuck_at_cap, atspeed_cap, func_max, func_slowfast)
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect Area:               68088.55 (test_slowfast, test_best, func_min, test_worst, stuck_at_shift, atspeed_shift, test_fastslow, func_fastslow, stuck_at_cap, atspeed_cap, func_max, func_slowfast)
  Total Cell Area:                    390720.50 (test_slowfast, test_best, func_min, test_worst, stuck_at_shift, atspeed_shift, test_fastslow, func_fastslow, stuck_at_cap, atspeed_cap, func_max, func_slowfast)
  Design Area:                        458809.06 (test_slowfast, test_best, func_min, test_worst, stuck_at_shift, atspeed_shift, test_fastslow, func_fastslow, stuck_at_cap, atspeed_cap, func_max, func_slowfast)
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           191958
  max_capacitance Count:                    316
  min_capacitance Count:                     16
  max_transition Count:                      35
  clock_gating_setup Count:                  17
  sequential_clock_pulse_width Count:       153
  max_capacitance Cost:                 1667.11
  min_capacitance Cost:                    1.42
  max_transition Cost:                     2.14
  clock_gating_setup Cost:                53.69
  sequential_clock_pulse_width Cost:       5.48
  Total DRC Cost:                       1729.84
  ---------------------------------------------
1
pt_shell> report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Wed May 24 17:36:32 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'func_slowfast'
-----------------------------------
End of Master/Slave Task Processing


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max
  Scenario: atspeed_cap
  Max Data Paths Derating Factor  : 1.05
  Min Clock Paths Derating Factor : 0.95
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.60       1.60
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.60 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                          1.35 &     2.96 r
  I_RISC_CORE/U296/Y (NAND2X0_HVT)                        0.57 &     3.52 f
  I_RISC_CORE/U298/Y (OR2X4_HVT)                          1.13 &     4.66 f
  I_RISC_CORE/U1263/Y (INVX2_HVT)                         0.43 &     5.09 r
  I_RISC_CORE/U303/Y (NAND2X0_HVT)                        0.77 &     5.86 f
  I_RISC_CORE/U347/Y (OA21X1_HVT)                         1.20 &     7.06 f
  I_RISC_CORE/U349/Y (MUX21X1_HVT)                        0.88 &     7.94 f
  I_RISC_CORE/U361/Y (AND4X1_HVT)                         0.78 &     8.72 f
  I_RISC_CORE/U369/Y (AND4X2_HVT)                         1.10 &     9.82 f
  I_RISC_CORE/U370/Y (NOR2X1_HVT)                         0.70 &    10.52 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/D (SDFFX2_HVT)
                                                          0.04 &    10.56 r
  data arrival time                                                 10.56

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.39       3.79
  clock reconvergence pessimism                           0.14       3.93
  clock uncertainty                                      -0.10       3.83
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX2_HVT)             3.83 r
  library setup time                                     -1.22       2.61
  data required time                                                 2.61
  ------------------------------------------------------------------------------
  data required time                                                 2.61
  data arrival time                                                -10.56
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.95


1
pt_shell> report_timing -delay_type min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Wed May 24 17:37:12 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'test_fastslow'
-----------------------------------
End of Master/Slave Task Processing


  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[29] (in)                                       0.01 &     2.16 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D (SDFFNX1_LVT)
                                                          0.00 &     2.16 r
  data arrival time                                                  2.16

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.16
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


1
pt_shell> report_timing -delay_type min nworst 100
Error: extra positional option '100' (CMD-012)
pt_shell> report_timing -delay_type min -nworst 100
****************************************
Report : timing
        -path_type full
        -delay_type min
        -nworst 100
        -slack_lesser_than 0.00
        -max_paths 100
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Wed May 24 17:38:10 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'test_best'
-----------------------------------
End of Master/Slave Task Processing


  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[29] (in)                                       0.01 &     2.16 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D (SDFFNX1_LVT)
                                                          0.00 &     2.16 r
  data arrival time                                                  2.16

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.16
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: sd_DQ_in[31]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[31] (in)                                       0.01 &     2.16 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/D (SDFFNX1_LVT)
                                                          0.00 &     2.16 r
  data arrival time                                                  2.16

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.16
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: sd_DQ_in[27]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[27] (in)                                       0.01 &     2.16 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.16 r
  data arrival time                                                  2.16

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.16
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: sd_DQ_in[13]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[13] (in)                                       0.01 &     2.16 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43245/Y (INVX8_LVT)
                                                          0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36655/Y (INVX4_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: sd_DQ_in[8]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[8] (in)                                        0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628/Y (INVX4_LVT)
                                                          0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36626/Y (INVX4_LVT)
                                                          0.00 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: sd_DQ_in[17]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[17] (in)                                       0.01 &     2.16 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243/Y (INVX8_LVT)
                                                          0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36647/Y (INVX2_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[26]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[26] (in)                                       0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/D (SDFFNX1_LVT)
                                                         -0.01 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[29] (in)                                       0.01 &     0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/D (SDFFX1_LVT)
                                                          0.00 &     0.11 r
  data arrival time                                                  0.11

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[16]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[16] (in)                                       0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619/Y (INVX4_LVT)
                                                          0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36618/Y (INVX4_LVT)
                                                          0.00 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[27]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[27] (in)                                       0.01 &     0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/D (SDFFX1_LVT)
                                                         -0.00 &     0.11 r
  data arrival time                                                  0.11

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[31]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[31] (in)                                       0.01 &     0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/D (SDFFX1_LVT)
                                                          0.00 &     0.11 r
  data arrival time                                                  0.11

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[21]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[21] (in)                                       0.01 &     2.16 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647/Y (INVX8_LVT)
                                                          0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37436/Y (INVX1_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[25]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[25] (in)                                       0.01 &     2.16 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646/Y (INVX8_LVT)
                                                          0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37437/Y (INVX1_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[10]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[10] (in)                                       0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624/Y (INVX4_LVT)
                                                          0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36623/Y (INVX4_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[11]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[11] (in)                                       0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/D (SDFFNX1_LVT)
                                                         -0.01 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[22]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[22] (in)                                       0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D (SDFFNX1_LVT)
                                                         -0.01 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[9]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[9] (in)                                        0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[0]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[0] (in)                                        0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36613/Y (INVX4_LVT)
                                                          0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36612/Y (INVX4_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[3]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[3] (in)                                        0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_inst_43238/Y (INVX4_RVT)
                                                          0.01 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36635/Y (INVX4_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[14]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[14] (in)                                       0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[7]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[7] (in)                                        0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43237/Y (INVX4_RVT)
                                                          0.01 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37429/Y (INVX4_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[29] (in)                                       0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.16 f
  data arrival time                                                  2.16

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.16
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[4]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[4] (in)                                        0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36616/Y (INVX4_LVT)
                                                          0.01 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36615/Y (INVX4_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[1]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[1] (in)                                        0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[5]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[5] (in)                                        0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[15]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[15] (in)                                       0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[19]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[19] (in)                                       0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[24]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[24] (in)                                       0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43246/Y (NBUFFX8_LVT)
                                                          0.02 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[18]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[18] (in)                                       0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43251/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[31]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[31] (in)                                       0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.16 f
  data arrival time                                                  2.16

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.03       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.16
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[6]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[6] (in)                                        0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43250/Y (NBUFFX2_LVT)
                                                          0.02 &     2.18 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[30]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[30] (in)                                       0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36629/Y (NBUFFX8_LVT)
                                                          0.02 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[2]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[2] (in)                                        0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36610/Y (INVX4_LVT)
                                                          0.01 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36609/Y (INVX4_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[29] (in)                                       0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/D (SDFFX1_LVT)
                                                         -0.00 &     0.11 f
  data arrival time                                                  0.11

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[12]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[12] (in)                                       0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43248/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[23]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[23] (in)                                       0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43258/Y (NBUFFX2_LVT)
                                                          0.02 &     2.18 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 r
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[31]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[31] (in)                                       0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/D (SDFFX1_LVT)
                                                         -0.00 &     0.11 f
  data arrival time                                                  0.11

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[27]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[27] (in)                                       0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.16 f
  data arrival time                                                  2.16

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.03       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.16
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[28]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[28] (in)                                       0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36639/Y (NBUFFX2_LVT)
                                                          0.02 &     2.18 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/D (SDFFNX1_LVT)
                                                          0.00 &     2.18 r
  data arrival time                                                  2.18

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.18
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[27]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[27] (in)                                       0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/D (SDFFX1_LVT)
                                                         -0.00 &     0.11 f
  data arrival time                                                  0.11

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.03       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[20]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[20] (in)                                       0.00 &     2.15 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43247/Y (NBUFFX2_LVT)
                                                          0.02 &     2.18 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/D (SDFFNX1_LVT)
                                                          0.00 &     2.18 r
  data arrival time                                                  2.18

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.18
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: sd_DQ_in[8]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[8] (in)                                        0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628/Y (INVX4_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36626/Y (INVX4_LVT)
                                                          0.00 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[16]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[16] (in)                                       0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619/Y (INVX4_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36618/Y (INVX4_LVT)
                                                          0.00 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[13]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[13] (in)                                       0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43245/Y (INVX8_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36655/Y (INVX4_LVT)
                                                          0.00 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[10]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[10] (in)                                       0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624/Y (INVX4_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36623/Y (INVX4_LVT)
                                                          0.00 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[17]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[17] (in)                                       0.01 &     0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243/Y (INVX8_LVT)
                                                          0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36648/Y (INVX4_LVT)
                                                          0.01 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/D (SDFFX1_LVT)
                                                          0.00 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[7]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[7] (in)                                        0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43237/Y (INVX4_RVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37429/Y (INVX4_LVT)
                                                          0.00 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[0]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[0] (in)                                        0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36613/Y (INVX4_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36612/Y (INVX4_LVT)
                                                          0.00 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[3]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[3] (in)                                        0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_inst_43238/Y (INVX4_RVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36635/Y (INVX4_LVT)
                                                          0.00 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[26]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[26] (in)                                       0.00 &     0.10 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/D (SDFFX1_LVT)
                                                         -0.01 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[25]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[25] (in)                                       0.01 &     0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646/Y (INVX8_LVT)
                                                          0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36643/Y (INVX4_LVT)
                                                          0.01 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/D (SDFFX1_LVT)
                                                          0.00 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[21]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[21] (in)                                       0.01 &     0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647/Y (INVX8_LVT)
                                                          0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36640/Y (INVX4_LVT)
                                                          0.01 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/D (SDFFX1_LVT)
                                                          0.00 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[4]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[4] (in)                                        0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36616/Y (INVX4_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36615/Y (INVX4_LVT)
                                                          0.00 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[11]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[11] (in)                                       0.00 &     0.10 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/D (SDFFX1_LVT)
                                                         -0.01 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[17]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[17] (in)                                       0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243/Y (INVX8_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36647/Y (INVX2_LVT)
                                                          0.00 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[22]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[22] (in)                                       0.00 &     0.10 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/D (SDFFX1_LVT)
                                                         -0.01 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[26]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[26] (in)                                       0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/D (SDFFNX1_LVT)
                                                         -0.01 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[8]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[8] (in)                                        0.00 &     0.10 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628/Y (INVX4_LVT)
                                                          0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36627/Y (INVX1_LVT)
                                                          0.01 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/D (SDFFX1_LVT)
                                                         -0.00 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/CLK (SDFFX1_LVT)             0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[21]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[21] (in)                                       0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647/Y (INVX8_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37436/Y (INVX1_LVT)
                                                          0.01 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[25]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[25] (in)                                       0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646/Y (INVX8_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37437/Y (INVX1_LVT)
                                                          0.01 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[9]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[9] (in)                                        0.00 &     0.10 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/D (SDFFX1_LVT)
                                                         -0.00 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/CLK (SDFFX1_LVT)             0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[14]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[14] (in)                                       0.00 &     0.10 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/D (SDFFX1_LVT)
                                                         -0.00 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[10]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[10] (in)                                       0.00 &     0.10 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624/Y (INVX4_LVT)
                                                          0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36622/Y (INVX2_LVT)
                                                          0.01 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D (SDFFX1_LVT)
                                                          0.00 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[16]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[16] (in)                                       0.00 &     0.10 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619/Y (INVX4_LVT)
                                                          0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36617/Y (INVX2_LVT)
                                                          0.01 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/D (SDFFX1_LVT)
                                                          0.00 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[2]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[2] (in)                                        0.01 &     2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36610/Y (INVX4_LVT)
                                                          0.01 &     2.17 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36609/Y (INVX4_LVT)
                                                          0.00 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[22]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[22] (in)                                       0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D (SDFFNX1_LVT)
                                                         -0.01 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.03       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[24]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[24] (in)                                       0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43246/Y (NBUFFX8_LVT)
                                                          0.02 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[14]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[14] (in)                                       0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[1]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[1] (in)                                        0.00 &     0.10 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/D (SDFFX1_LVT)
                                                         -0.00 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/CLK (SDFFX1_LVT)             0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[1]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[1] (in)                                        0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[11]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[11] (in)                                       0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261/Y (NBUFFX2_LVT)
                                                          0.02 &     2.18 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/D (SDFFNX1_LVT)
                                                         -0.01 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.03       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[9]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[9] (in)                                        0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[30]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[30] (in)                                       0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36629/Y (NBUFFX8_LVT)
                                                          0.02 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[5]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[5] (in)                                        0.00 &     0.10 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/D (SDFFX1_LVT)
                                                          0.00 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/CLK (SDFFX1_LVT)             0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[19]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[19] (in)                                       0.00 &     0.10 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/D (SDFFX1_LVT)
                                                         -0.00 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[15]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[15] (in)                                       0.00 &     0.10 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/D (SDFFX1_LVT)
                                                          0.00 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[17]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[17] (in)                                       0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243/Y (INVX8_LVT)
                                                          0.01 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36648/Y (INVX4_LVT)
                                                          0.00 &     0.12 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/D (SDFFX1_LVT)
                                                          0.00 &     0.12 f
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[26]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[26] (in)                                       0.00 &     0.10 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/D (SDFFX1_LVT)
                                                         -0.01 &     0.12 f
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[25]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[25] (in)                                       0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646/Y (INVX8_LVT)
                                                          0.01 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36643/Y (INVX4_LVT)
                                                          0.00 &     0.12 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/D (SDFFX1_LVT)
                                                          0.00 &     0.12 f
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[5]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[5] (in)                                        0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[16]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[16] (in)                                       0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619/Y (INVX4_LVT)
                                                          0.01 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36617/Y (INVX2_LVT)
                                                          0.00 &     0.12 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/D (SDFFX1_LVT)
                                                          0.00 &     0.12 f
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[8]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[8] (in)                                        0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628/Y (INVX4_LVT)
                                                          0.01 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36627/Y (INVX1_LVT)
                                                          0.01 &     0.12 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/D (SDFFX1_LVT)
                                                         -0.00 &     0.12 f
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/CLK (SDFFX1_LVT)             0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[21]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[21] (in)                                       0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647/Y (INVX8_LVT)
                                                          0.01 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36640/Y (INVX4_LVT)
                                                          0.00 &     0.12 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/D (SDFFX1_LVT)
                                                          0.00 &     0.12 f
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[10]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[10] (in)                                       0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624/Y (INVX4_LVT)
                                                          0.01 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36622/Y (INVX2_LVT)
                                                          0.00 &     0.12 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D (SDFFX1_LVT)
                                                          0.00 &     0.12 f
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[15]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[15] (in)                                       0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[22]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[22] (in)                                       0.00 &     0.10 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/D (SDFFX1_LVT)
                                                         -0.01 &     0.12 f
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[11]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[11] (in)                                       0.00 &     0.10 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261/Y (NBUFFX2_LVT)
                                                          0.02 &     0.13 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/D (SDFFX1_LVT)
                                                         -0.01 &     0.12 f
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[19]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[19] (in)                                       0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[18]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[18] (in)                                       0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43251/Y (NBUFFX2_LVT)
                                                          0.02 &     2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/D (SDFFNX1_LVT)
                                                          0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.02       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: sd_DQ_in[14]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[14] (in)                                       0.00 &     0.10 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/D (SDFFX1_LVT)
                                                         -0.00 &     0.12 f
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: sd_DQ_in[9]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[9] (in)                                        0.00 &     0.10 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/D (SDFFX1_LVT)
                                                         -0.00 &     0.12 f
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/CLK (SDFFX1_LVT)             0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: sd_DQ_in[1]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[1] (in)                                        0.00 &     0.10 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/D (SDFFX1_LVT)
                                                         -0.00 &     0.12 f
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/CLK (SDFFX1_LVT)             0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: sd_DQ_in[6]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[6] (in)                                        0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43250/Y (NBUFFX2_LVT)
                                                          0.02 &     2.18 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK (SDFFNX1_LVT)            2.30 f
  library hold time                                      -0.03       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: sd_DQ_in[5]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[5] (in)                                        0.00 &     0.10 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/D (SDFFX1_LVT)
                                                          0.00 &     0.12 f
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/CLK (SDFFX1_LVT)             0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: sd_DQ_in[15]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[15] (in)                                       0.00 &     0.10 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/D (SDFFX1_LVT)
                                                          0.00 &     0.12 f
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: sd_DQ_in[19]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  sd_DQ_in[19] (in)                                       0.00 &     0.10 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249/Y (NBUFFX2_LVT)
                                                          0.02 &     0.12 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/D (SDFFX1_LVT)
                                                         -0.00 &     0.12 f
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.25       0.25
  clock reconvergence pessimism                           0.00       0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/CLK (SDFFX1_LVT)            0.25 r
  library hold time                                      -0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: sd_DQ_in[12]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[12] (in)                                       0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43248/Y (NBUFFX2_LVT)
                                                          0.02 &     2.18 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.03       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: sd_DQ_in[0]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  sd_DQ_in[0] (in)                                        0.00 &     0.10 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36613/Y (INVX4_LVT)
                                                          0.01 &     0.11 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36611/Y (INVX2_LVT)
                                                          0.01 &     0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/D (SDFFX1_LVT)
                                                         -0.00 &     0.12 r
  data arrival time                                                  0.12

  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (propagated)                        0.24       0.24
  clock reconvergence pessimism                           0.00       0.24
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/CLK (SDFFX1_LVT)             0.24 r
  library hold time                                      -0.02       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: sd_DQ_in[23]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[23] (in)                                       0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43258/Y (NBUFFX2_LVT)
                                                          0.02 &     2.18 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.17 f
  data arrival time                                                  2.17

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.03       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: sd_DQ_in[28]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 f
  sd_DQ_in[28] (in)                                       0.00 &     2.15 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36639/Y (NBUFFX2_LVT)
                                                          0.02 &     2.18 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/D (SDFFNX1_LVT)
                                                         -0.00 &     2.18 f
  data arrival time                                                  2.18

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.03       2.28
  data required time                                                 2.28
  ------------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.18
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


1
pt_shell> report_timing -delay_type min -group sys_clk
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -group sys_clk
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Wed May 24 17:39:00 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'test_slowfast'
-----------------------------------
End of Master/Slave Task Processing


1
pt_shell> report_timing -delay_type min -group SYS_CLK
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -group SYS_CLK
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Wed May 24 17:39:11 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'func_fastslow'
-----------------------------------
End of Master/Slave Task Processing


  Startpoint: I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min
  Scenario: stuck_at_shift
  Min Data Paths Derating Factor  : 0.95
  Min Clock Paths Derating Factor : 0.95
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ate_clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                        0.14       0.14
  I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK (DFFARX1_HVT)
                                                          0.00       0.14 r
  I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/QN (DFFARX1_HVT)
                                                          0.08 &     0.22 f
  I_CLOCKING/occ_int1/U_clk_control_i_0/copt_h_inst_82984/Y (NBUFFX2_LVT)
                                                          0.02 &     0.24 f
  I_CLOCKING/occ_int1/U_clk_control_i_0/copt_h_inst_82985/Y (NBUFFX2_HVT)
                                                          0.02 &     0.26 f
  I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/D (DFFARX1_LVT)
                                                          0.00 &     0.26 f
  data arrival time                                                  0.26

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                        0.32       0.32
  clock reconvergence pessimism                           0.00       0.32
  I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK (DFFARX1_LVT)
                                                                     0.32 r
  library hold time                                      -0.00       0.31
  data required time                                                 0.31
  ------------------------------------------------------------------------------
  data required time                                                 0.31
  data arrival time                                                 -0.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


1
pt_shell> source ../scripts/eco_fixing.tcl
Information: Starting cell swapping at [ Wed May 24 17:39:44 2023 ]...

Information: Checked out license 'PrimeTime-ADV' (PT-019)
Information: Checked out license 'PrimeTime-ADV' (PT-019)
Information: Checked out license 'PrimeTime-ADV' (PT-019)
Information: Checked out license 'PrimeTime-ADV' (PT-019)
Information: Checked out license 'PrimeTime-ADV' (PT-019)
Information: Checked out license 'PrimeTime-ADV' (PT-019)
Information: Checked out license 'PrimeTime-ADV' (PT-019)
Information: Checked out license 'PrimeTime-ADV' (PT-019)
Information: Checked out license 'PrimeTime-ADV' (PT-019)
Information: Checked out license 'PrimeTime-ADV' (PT-019)
Information: Checked out license 'PrimeTime-ADV' (PT-019)
Information: Checked out license 'PrimeTime-ADV' (PT-019)
Initial library cell patterns:
Pattern                                            Count
--------------------------------------------------------
HVT                                         23994 ( 50%)
RVT                                          6807 ( 14%)
LVT                                         17583 ( 36%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48424 (100%)

Information: Sequential and combinational cells will be swapped.
Information: Analyzing scenarios for setup timing...
Information: Starting iteration 1 at [ Wed May 24 17:39:57 2023 ]...
Information: Analyzing constraints...
Information: Finalizing ECO change list...
Information: 112 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 17:39:59 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:40:03 2023 ]...
Information: Starting pre-DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 17:40:25 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:40:27 2023 ]...
Information: 96 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Timing tuning process completed.

Library cell patterns after iteration 1:
Pattern                                            Count
--------------------------------------------------------
HVT                                         23994 ( 50%)
RVT                                          6823 ( 14%)
LVT                                         17567 ( 36%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48424 (100%)

Information: Starting iteration 2 at [ Wed May 24 17:40:35 2023 ]...
Information: Finalizing ECO change list...
Information: 1907 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 17:40:38 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:41:08 2023 ]...
Information: Starting DRC tuning phase 1...
Information: Starting updating timing at [ Wed May 24 17:41:12 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:41:12 2023 ]...
Information: 1 cells have been tuned.
Information: Starting DRC tuning phase 2...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 17:41:31 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:41:52 2023 ]...
Information: 705 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Starting updating timing at [ Wed May 24 17:42:05 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:42:24 2023 ]...
Information: 138 cells have been tuned.
Information: Starting timing tuning phase 3...
Information: Starting updating timing at [ Wed May 24 17:42:42 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:42:44 2023 ]...
Information: 14 cells have been tuned.
Information: Starting timing tuning phase 4...
Information: Starting updating timing at [ Wed May 24 17:42:52 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:42:52 2023 ]...
Information: 3 cells have been tuned.
Information: Starting timing tuning phase 5...
Information: Timing tuning process completed.

Library cell patterns after iteration 2:
Pattern                                            Count
--------------------------------------------------------
HVT                                         23994 ( 50%)
RVT                                          7869 ( 16%)
LVT                                         16521 ( 34%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48424 (100%)

Information: Starting iteration 3 at [ Wed May 24 17:43:08 2023 ]...
Information: Finalizing ECO change list...
Information: 1765 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 17:43:10 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:43:47 2023 ]...
Information: Starting DRC tuning phase 1...
Information: Starting updating timing at [ Wed May 24 17:43:50 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:43:51 2023 ]...
Information: 1 cells have been tuned.
Information: Starting DRC tuning phase 2...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 17:44:10 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:44:37 2023 ]...
Information: 887 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Starting updating timing at [ Wed May 24 17:44:44 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:45:02 2023 ]...
Information: 167 cells have been tuned.
Information: Starting timing tuning phase 3...
Information: Starting updating timing at [ Wed May 24 17:45:08 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:45:10 2023 ]...
Information: 14 cells have been tuned.
Information: Starting timing tuning phase 4...
Information: Timing tuning process completed.

Library cell patterns after iteration 3:
Pattern                                            Count
--------------------------------------------------------
HVT                                         24690 ( 51%)
RVT                                          7173 ( 15%)
LVT                                         16521 ( 34%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48424 (100%)

Information: Starting final iteration at [ Wed May 24 17:45:25 2023 ]...
Information: Starting pre-DRC tuning phase 1...
Information: Starting updating timing at [ Wed May 24 17:45:28 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:45:30 2023 ]...
Information: 23 cells have been tuned.
Information: Starting pre-DRC tuning phase 2...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 17:45:45 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:45:47 2023 ]...
Information: 9 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Timing tuning process completed.
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: The cell swapping process is complete.

Final library cell patterns:
Pattern                                            Count
--------------------------------------------------------
HVT                                         24666 ( 51%)
RVT                                          7189 ( 15%)
LVT                                         16529 ( 34%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48424 (100%)

Information: Elapsed time [              387 seconds ]
Information: Completed at [ Wed May 24 17:46:11 2023 ]

Error: unknown option '-max_capacitance' (CMD-010)
Error: Required argument '-type' was not found (CMD-007)
Information: script '../scripts/eco_fixing.tcl'
        stopped at line 7 due to error. (CMD-081)
Extended error info:

    while executing
"fix_eco_drc -max_capacitance -buffer_list {NBUFFX8_HVT}"
 -- End Extended Error Info
pt_shell> source ../scripts/eco_fixing.tcl
Information: Starting cell swapping at [ Wed May 24 17:47:09 2023 ]...

Initial library cell patterns:
Pattern                                            Count
--------------------------------------------------------
HVT                                         24666 ( 51%)
RVT                                          7189 ( 15%)
LVT                                         16529 ( 34%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48424 (100%)

Information: Sequential and combinational cells will be swapped.
Information: Analyzing scenarios for setup timing...
Information: Starting iteration 1 at [ Wed May 24 17:47:11 2023 ]...
Information: Analyzing constraints...
Information: Finalizing ECO change list...
Information: 93 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 17:47:11 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:47:13 2023 ]...
Information: Starting pre-DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 17:47:35 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:47:36 2023 ]...
Information: 93 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Timing tuning process completed.

Library cell patterns after iteration 1:
Pattern                                            Count
--------------------------------------------------------
HVT                                         24666 ( 51%)
RVT                                          7189 ( 15%)
LVT                                         16529 ( 34%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48424 (100%)

Information: Starting iteration 2 at [ Wed May 24 17:47:45 2023 ]...
Information: Finalizing ECO change list...
Information: 711 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 17:47:46 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:48:08 2023 ]...
Information: Starting DRC tuning phase 1...
Information: Starting updating timing at [ Wed May 24 17:48:12 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:48:12 2023 ]...
Information: 1 cells have been tuned.
Information: Starting DRC tuning phase 2...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 17:48:30 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:48:47 2023 ]...
Information: 537 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Starting updating timing at [ Wed May 24 17:48:53 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:48:58 2023 ]...
Information: 58 cells have been tuned.
Information: Starting timing tuning phase 3...
Information: Starting updating timing at [ Wed May 24 17:49:05 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:49:05 2023 ]...
Information: 2 cells have been tuned.
Information: Starting timing tuning phase 4...
Information: Timing tuning process completed.

Library cell patterns after iteration 2:
Pattern                                            Count
--------------------------------------------------------
HVT                                         24666 ( 51%)
RVT                                          7302 ( 15%)
LVT                                         16416 ( 34%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48424 (100%)

Information: Starting iteration 3 at [ Wed May 24 17:49:21 2023 ]...
Information: Finalizing ECO change list...
Information: 1002 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 17:49:22 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:49:52 2023 ]...
Information: Starting DRC tuning phase 1...
Information: Starting updating timing at [ Wed May 24 17:49:56 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:49:56 2023 ]...
Information: 1 cells have been tuned.
Information: Starting DRC tuning phase 2...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 17:50:15 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:50:43 2023 ]...
Information: 794 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Starting updating timing at [ Wed May 24 17:50:50 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:51:05 2023 ]...
Information: 137 cells have been tuned.
Information: Starting timing tuning phase 3...
Information: Starting updating timing at [ Wed May 24 17:51:11 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:51:12 2023 ]...
Information: 8 cells have been tuned.
Information: Starting timing tuning phase 4...
Information: Timing tuning process completed.

Library cell patterns after iteration 3:
Pattern                                            Count
--------------------------------------------------------
HVT                                         24728 ( 51%)
RVT                                          7240 ( 15%)
LVT                                         16416 ( 34%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48424 (100%)

Information: Starting final iteration at [ Wed May 24 17:51:27 2023 ]...
Information: Starting pre-DRC tuning phase 1...
Information: Starting updating timing at [ Wed May 24 17:51:29 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:51:31 2023 ]...
Information: 25 cells have been tuned.
Information: Starting pre-DRC tuning phase 2...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 17:51:45 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:51:46 2023 ]...
Information: 5 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Timing tuning process completed.
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: The cell swapping process is complete.

Final library cell patterns:
Pattern                                            Count
--------------------------------------------------------
HVT                                         24702 ( 51%)
RVT                                          7262 ( 15%)
LVT                                         16420 ( 34%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48424 (100%)

Information: Elapsed time [              300 seconds ]
Information: Completed at [ Wed May 24 17:52:09 2023 ]

Information: Starting DRC fix iteration 1 at [ Wed May 24 17:52:12 2023 ]...
Information: Analyzing scenarios...

Available buffers:
Lib_cell               Area
--------------------------------------------------------
NBUFFX8_HVT            3.81

Information: 287 max capacitance violations located in the func_min scenario... (PTECO-023)
Information: 1560 max capacitance violations located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 17:52:45 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:53:10 2023 ]...
Information: 168 cells have been resized.
Information: 135 buffers have been inserted.

Information: Starting DRC fix iteration 2 at [ Wed May 24 17:53:10 2023 ]...
Information: Analyzing scenarios...
Information: 15 max capacitance violations located in the func_min scenario... (PTECO-023)
Information: 83 max capacitance violations located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 17:53:13 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:53:14 2023 ]...
Information: 2 cells have been resized.

Information: Starting DRC fix iteration 3 at [ Wed May 24 17:53:14 2023 ]...
Information: Analyzing scenarios...
Information: 13 max capacitance violations located in the func_min scenario... (PTECO-023)
Information: 69 max capacitance violations located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: No more fixes are available.
Information: The DRC violation fixing process is complete.


Remaining Violations:
Scenario                               Total  Unfixable
--------------------------------------------------------
func_max                                   2          2
func_min                                  13         13
test_best                                  9          9
test_worst                                 3          3
func_slowfast                              9          9
func_fastslow                              2          2
test_slowfast                              8          8
test_fastslow                              1          1
atspeed_cap                                6          6
atspeed_shift                              6          6
stuck_at_shift                             9          9
stuck_at_cap                               1          1
--------------------------------------------------------
Total                                     69         69

Inserted buffers:
   Count Lib_cell               Area          Total_area
--------------------------------------------------------
     135 NBUFFX8_HVT            3.81              514.64
--------------------------------------------------------
     135 TOTAL                                    514.64

Final ECO Summary:
--------------------------------------------------------
Number of size_cell commands                         170
Number of insert_buffer commands                     135
Total number of commands                             305
Area increased by cell sizing                     372.58
Area increased by buffer insertion                514.64
Total area increased                              887.22

Information: Elapsed time [               65 seconds ]
Information: Completed at [ Wed May 24 17:53:17 2023 ]

Information: Starting DRC fix iteration 1 at [ Wed May 24 17:53:26 2023 ]...
Information: Analyzing scenarios...

Available buffers:
Lib_cell               Area
--------------------------------------------------------
NBUFFX8_HVT            3.81

Information: 6 max transition violations located in the func_slowfast scenario... (PTECO-023)
Information: 28 max transition violations located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 17:53:59 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:54:00 2023 ]...
Information: 2 cells have been resized.

Information: Starting DRC fix iteration 2 at [ Wed May 24 17:54:00 2023 ]...
Information: Analyzing scenarios...
Information: 3 max transition violations located in the func_slowfast scenario... (PTECO-023)
Information: 12 max transition violations located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: No more fixes are available.
Information: The DRC violation fixing process is complete.


Remaining Violations:
Scenario                               Total  Unfixable
--------------------------------------------------------
func_max                                   0          0
func_min                                   0          0
test_best                                  0          0
test_worst                                 0          0
func_slowfast                              3          3
func_fastslow                              0          0
test_slowfast                              3          3
test_fastslow                              0          0
atspeed_cap                                3          3
atspeed_shift                              3          3
stuck_at_shift                             0          0
stuck_at_cap                               0          0
--------------------------------------------------------
Total                                     12         12

Inserted buffers:
   Count Lib_cell               Area          Total_area
--------------------------------------------------------
         No buffer           
--------------------------------------------------------
       0 TOTAL                                      0.00

Final ECO Summary:
--------------------------------------------------------
Number of size_cell commands                           2
Total number of commands                               2
Area increased by cell sizing                       0.00
Total area increased                                0.00

Information: Elapsed time [               39 seconds ]
Information: Completed at [ Wed May 24 17:54:05 2023 ]

Information: Starting timing fix iteration 1 at [ Wed May 24 17:54:14 2023 ]...
Information: Analyzing scenarios...
Information: 2215 violating endpoints located in the atspeed_cap scenario... (PTECO-023)
Information: 4884 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 17:54:31 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:55:17 2023 ]...
Information: 4263 cells have been resized.

Information: Starting timing fix iteration 2 at [ Wed May 24 17:55:17 2023 ]...
Information: Analyzing scenarios...
Information: 625 violating endpoints located in the atspeed_cap scenario... (PTECO-023)
Information: 1789 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 17:55:31 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:56:01 2023 ]...
Information: 1192 cells have been resized.

Information: Starting timing fix iteration 3 at [ Wed May 24 17:56:01 2023 ]...
Information: Analyzing scenarios...
Information: 398 violating endpoints located in the func_slowfast scenario... (PTECO-023)
Information: 1485 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 17:56:15 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:56:38 2023 ]...
Information: 1009 cells have been resized.

Information: Starting timing fix iteration 4 at [ Wed May 24 17:56:38 2023 ]...
Information: Analyzing scenarios...
Information: 397 violating endpoints located in the func_slowfast scenario... (PTECO-023)
Information: 1404 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 17:56:51 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:57:10 2023 ]...
Information: 474 cells have been resized.

Information: Starting timing fix iteration 5 at [ Wed May 24 17:57:10 2023 ]...
Information: Analyzing scenarios...
Information: 396 violating endpoints located in the func_slowfast scenario... (PTECO-023)
Information: 1364 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 17:57:24 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:57:35 2023 ]...
Information: 190 cells have been resized.

Information: Starting timing fix iteration 6 at [ Wed May 24 17:57:35 2023 ]...
Information: Analyzing scenarios...
Information: 397 violating endpoints located in the func_slowfast scenario... (PTECO-023)
Information: 1358 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 17:57:48 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:57:58 2023 ]...
Information: 116 cells have been resized.

Information: Starting timing fix iteration 7 at [ Wed May 24 17:57:58 2023 ]...
Information: Analyzing scenarios...
Information: 396 violating endpoints located in the func_slowfast scenario... (PTECO-023)
Information: 1355 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 17:58:10 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:58:21 2023 ]...
Information: 137 cells have been resized.

Information: Starting timing fix iteration 8 at [ Wed May 24 17:58:21 2023 ]...
Information: Analyzing scenarios...
Information: 397 violating endpoints located in the func_slowfast scenario... (PTECO-023)
Information: 1356 violating endpoints located in all scenarios... (PTECO-024)
Information: Quality of results may not improve in following iterations...
Information: No more fixes are available.
Information: The timing violation fixing process is complete.

Final ECO Summary:
--------------------------------------------------------
Number of size_cell commands                        7381
Total number of commands                            7381
Area increased by cell sizing                     270.66
Total area increased                              270.66

Fixing Summary:
--------------------------------------------------------
Total violating endpoints found                     4884
Total violating endpoints fixed                     3528
Total violating endpoints remaining                 1356
Total percentage of violations fixed                72.2%

Information: Elapsed time [              248 seconds ]
Information: Completed at [ Wed May 24 17:58:22 2023 ]

Information: Starting timing fix iteration 1 at [ Wed May 24 17:58:27 2023 ]...
Information: Analyzing scenarios...

Available buffers:
Lib_cell               Area
--------------------------------------------------------
NBUFFX8_HVT            3.81

Information: 96 violating endpoints located in the func_min scenario... (PTECO-023)
Information: 260 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 17:58:30 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:58:32 2023 ]...
Information: Analyzing timing improvement...
Information: Tuning changes...
Information: Starting updating timing at [ Wed May 24 17:58:33 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:58:34 2023 ]...

Information: Starting timing fix iteration 2 at [ Wed May 24 17:58:34 2023 ]...
Information: Analyzing scenarios...
Information: 96 violating endpoints located in the func_min scenario... (PTECO-023)
Information: 260 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 17:58:41 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:58:44 2023 ]...
Information: Analyzing timing improvement...
Information: Tuning changes...
Information: Starting updating timing at [ Wed May 24 17:58:45 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:58:46 2023 ]...

Information: Starting timing fix iteration 3 at [ Wed May 24 17:58:46 2023 ]...
Information: Analyzing scenarios...
Information: 96 violating endpoints located in the func_min scenario... (PTECO-023)
Information: 260 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 17:58:51 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:58:54 2023 ]...
Information: Analyzing timing improvement...
Information: Tuning changes...
Information: Starting updating timing at [ Wed May 24 17:58:55 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:58:57 2023 ]...

Information: No more fixes are available.
Information: The timing violation fixing process is complete.

Inserted buffers:
   Count Lib_cell               Area          Total_area
--------------------------------------------------------
       0 NBUFFX8_HVT            3.81                0.00
--------------------------------------------------------
       0 TOTAL                                      0.00

Final ECO Summary:
--------------------------------------------------------
Total number of commands                               0
Total area increased                               -0.00

Fixing Summary:
--------------------------------------------------------
Total violating endpoints found                      260
Total violating endpoints fixed                        0
Total violating endpoints remaining                  260
Total percentage of violations fixed                 0.0%

Information: Elapsed time [               30 seconds ]
Information: Completed at [ Wed May 24 17:58:57 2023 ]

Information: Starting cell swapping at [ Wed May 24 17:59:12 2023 ]...

Initial library cell patterns:
Pattern                                            Count
--------------------------------------------------------
HVT                                         20821 ( 43%)
RVT                                          7944 ( 16%)
LVT                                         19754 ( 41%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48559 (100%)

Information: Sequential and combinational cells will be swapped.
Information: Analyzing scenarios for setup timing...
Information: Starting iteration 1 at [ Wed May 24 17:59:17 2023 ]...
Information: Analyzing constraints...
Information: Finalizing ECO change list...
Information: 95 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 17:59:19 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:59:25 2023 ]...
Information: Starting pre-DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 17:59:56 2023 ]...
Information: Finished updating timing at [ Wed May 24 17:59:58 2023 ]...
Information: 93 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Timing tuning process completed.

Library cell patterns after iteration 1:
Pattern                                            Count
--------------------------------------------------------
HVT                                         20821 ( 43%)
RVT                                          7946 ( 16%)
LVT                                         19752 ( 41%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48559 (100%)

Information: Starting iteration 2 at [ Wed May 24 18:00:07 2023 ]...
Information: Finalizing ECO change list...
Information: 4578 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 18:00:11 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:00:50 2023 ]...
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:01:11 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:01:47 2023 ]...
Information: 2762 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Starting updating timing at [ Wed May 24 18:01:53 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:02:08 2023 ]...
Information: 390 cells have been tuned.
Information: Starting timing tuning phase 3...
Information: Starting updating timing at [ Wed May 24 18:02:13 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:02:16 2023 ]...
Information: 51 cells have been tuned.
Information: Starting timing tuning phase 4...
Information: Timing tuning process completed.

Library cell patterns after iteration 2:
Pattern                                            Count
--------------------------------------------------------
HVT                                         20821 ( 43%)
RVT                                          9321 ( 19%)
LVT                                         18377 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48559 (100%)

Information: Starting iteration 3 at [ Wed May 24 18:02:29 2023 ]...
Information: Finalizing ECO change list...
Information: 4624 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 18:02:32 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:03:16 2023 ]...
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:03:37 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:04:17 2023 ]...
Information: 3480 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Starting updating timing at [ Wed May 24 18:04:23 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:04:43 2023 ]...
Information: 519 cells have been tuned.
Information: Starting timing tuning phase 3...
Information: Starting updating timing at [ Wed May 24 18:04:48 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:04:52 2023 ]...
Information: 55 cells have been tuned.
Information: Starting timing tuning phase 4...
Information: Starting updating timing at [ Wed May 24 18:04:57 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:04:57 2023 ]...
Information: 1 cells have been tuned.
Information: Starting timing tuning phase 5...
Information: Timing tuning process completed.

Library cell patterns after iteration 3:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21390 ( 44%)
RVT                                          8752 ( 18%)
LVT                                         18377 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48559 (100%)

Information: Starting final iteration at [ Wed May 24 18:05:11 2023 ]...
Information: Starting pre-DRC tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:05:14 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:05:14 2023 ]...
Information: 1 cells have been tuned.
Information: Starting pre-DRC tuning phase 2...
Information: DRC tuning process completed.
Information: Starting updating full timing at [ Wed May 24 18:05:23 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:06:22 2023 ]...
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:06:27 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:06:30 2023 ]...
Information: 24 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Timing tuning process completed.
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: The cell swapping process is complete.

Final library cell patterns:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21379 ( 44%)
RVT                                          8748 ( 18%)
LVT                                         18392 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48559 (100%)

Information: Elapsed time [              465 seconds ]
Information: Completed at [ Wed May 24 18:06:57 2023 ]


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'func_fastslow'
-----------------------------------
End of Master/Slave Task Processing

1
1
pt_shell> source ../scripts/eco_fixing.tcl
Information: Starting cell swapping at [ Wed May 24 18:14:32 2023 ]...

Initial library cell patterns:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21379 ( 44%)
RVT                                          8748 ( 18%)
LVT                                         18392 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48559 (100%)

Information: Sequential and combinational cells will be swapped.
Information: Analyzing scenarios for setup timing...
Information: Starting iteration 1 at [ Wed May 24 18:14:34 2023 ]...
Information: Analyzing constraints...
Information: Finalizing ECO change list...
Information: 78 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 18:14:34 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:14:36 2023 ]...
Information: Starting pre-DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:15:00 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:15:02 2023 ]...
Information: 78 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Timing tuning process completed.

Library cell patterns after iteration 1:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21379 ( 44%)
RVT                                          8748 ( 18%)
LVT                                         18392 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48559 (100%)

Information: Starting iteration 2 at [ Wed May 24 18:15:08 2023 ]...
Information: Finalizing ECO change list...
Information: 3061 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 18:15:10 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:15:43 2023 ]...
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:16:02 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:16:30 2023 ]...
Information: 2623 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Starting updating timing at [ Wed May 24 18:16:35 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:16:48 2023 ]...
Information: 323 cells have been tuned.
Information: Starting timing tuning phase 3...
Information: Starting updating timing at [ Wed May 24 18:16:52 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:16:55 2023 ]...
Information: 44 cells have been tuned.
Information: Starting timing tuning phase 4...
Information: Starting updating timing at [ Wed May 24 18:16:59 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:17:00 2023 ]...
Information: 1 cells have been tuned.
Information: Starting timing tuning phase 5...
Information: Timing tuning process completed.

Library cell patterns after iteration 2:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21379 ( 44%)
RVT                                          8818 ( 18%)
LVT                                         18322 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48559 (100%)

Information: Starting iteration 3 at [ Wed May 24 18:17:13 2023 ]...
Information: Finalizing ECO change list...
Information: 3988 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 18:17:15 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:17:57 2023 ]...
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:18:17 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:18:54 2023 ]...
Information: 3398 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Starting updating timing at [ Wed May 24 18:19:00 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:19:18 2023 ]...
Information: 490 cells have been tuned.
Information: Starting timing tuning phase 3...
Information: Starting updating timing at [ Wed May 24 18:19:23 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:19:26 2023 ]...
Information: 45 cells have been tuned.
Information: Starting timing tuning phase 4...
Information: Starting updating timing at [ Wed May 24 18:19:29 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:19:30 2023 ]...
Information: 2 cells have been tuned.
Information: Starting timing tuning phase 5...
Information: Timing tuning process completed.

Library cell patterns after iteration 3:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21432 ( 44%)
RVT                                          8765 ( 18%)
LVT                                         18322 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48559 (100%)

Information: Starting final iteration at [ Wed May 24 18:19:43 2023 ]...
Information: Starting pre-DRC tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:19:46 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:19:46 2023 ]...
Information: 1 cells have been tuned.
Information: Starting pre-DRC tuning phase 2...
Information: DRC tuning process completed.
Information: Starting updating full timing at [ Wed May 24 18:19:54 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:20:54 2023 ]...
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:20:58 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:21:00 2023 ]...
Information: 4 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Timing tuning process completed.
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: The cell swapping process is complete.

Final library cell patterns:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21430 ( 44%)
RVT                                          8764 ( 18%)
LVT                                         18325 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48559 (100%)

Information: Elapsed time [              408 seconds ]
Information: Completed at [ Wed May 24 18:21:20 2023 ]

Information: Starting DRC fix iteration 1 at [ Wed May 24 18:21:22 2023 ]...
Information: Analyzing scenarios...

Available buffers:
Lib_cell               Area
--------------------------------------------------------
NBUFFX8_HVT            3.81

Information: 67 max capacitance violations located in the func_min scenario... (PTECO-023)
Information: 521 max capacitance violations located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:21:55 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:21:59 2023 ]...
Information: 48 cells have been resized.
Information: 8 buffers have been inserted.

Information: Starting DRC fix iteration 2 at [ Wed May 24 18:21:59 2023 ]...
Information: Analyzing scenarios...
Information: 14 max capacitance violations located in the func_min scenario... (PTECO-023)
Information: 76 max capacitance violations located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:22:02 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:22:02 2023 ]...
Information: 1 cells have been resized.

Information: Starting DRC fix iteration 3 at [ Wed May 24 18:22:02 2023 ]...
Information: Analyzing scenarios...
Information: 13 max capacitance violations located in the func_min scenario... (PTECO-023)
Information: 69 max capacitance violations located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: No more fixes are available.
Information: The DRC violation fixing process is complete.


Remaining Violations:
Scenario                               Total  Unfixable
--------------------------------------------------------
func_max                                   2          2
func_min                                  13         13
test_best                                  9          9
test_worst                                 3          3
func_slowfast                              9          9
func_fastslow                              2          2
test_slowfast                              8          8
test_fastslow                              1          1
atspeed_cap                                6          6
atspeed_shift                              6          6
stuck_at_shift                             9          9
stuck_at_cap                               1          1
--------------------------------------------------------
Total                                     69         69

Inserted buffers:
   Count Lib_cell               Area          Total_area
--------------------------------------------------------
       8 NBUFFX8_HVT            3.81               30.50
--------------------------------------------------------
       8 TOTAL                                     30.50

Final ECO Summary:
--------------------------------------------------------
Number of size_cell commands                          49
Number of insert_buffer commands                       8
Total number of commands                              57
Area increased by cell sizing                      29.23
Area increased by buffer insertion                 30.50
Total area increased                               59.72

Information: Elapsed time [               43 seconds ]
Information: Completed at [ Wed May 24 18:22:05 2023 ]

Information: Starting DRC fix iteration 1 at [ Wed May 24 18:22:13 2023 ]...
Information: Analyzing scenarios...

Available buffers:
Lib_cell               Area
--------------------------------------------------------
NBUFFX8_HVT            3.81

Information: 1 max transition violations located in the func_slowfast scenario... (PTECO-023)
Information: 4 max transition violations located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:22:47 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:22:47 2023 ]...
Information: 1 buffers have been inserted.

Information: Starting DRC fix iteration 2 at [ Wed May 24 18:22:47 2023 ]...
Information: Analyzing scenarios...
Information: 0 max transition violations located in all scenarios... (PTECO-024)
Information: No more fixes are available.
Information: The DRC violation fixing process is complete.


Remaining Violations:
Scenario                               Total  Unfixable
--------------------------------------------------------
func_max                                   0          0
func_min                                   0          0
test_best                                  0          0
test_worst                                 0          0
func_slowfast                              0          0
func_fastslow                              0          0
test_slowfast                              0          0
test_fastslow                              0          0
atspeed_cap                                0          0
atspeed_shift                              0          0
stuck_at_shift                             0          0
stuck_at_cap                               0          0
--------------------------------------------------------
Total                                      0          0

Inserted buffers:
   Count Lib_cell               Area          Total_area
--------------------------------------------------------
       1 NBUFFX8_HVT            3.81                3.81
--------------------------------------------------------
       1 TOTAL                                      3.81

Final ECO Summary:
--------------------------------------------------------
Number of insert_buffer commands                       1
Total number of commands                               1
Area increased by buffer insertion                  3.81
Total area increased                                3.81

Information: Elapsed time [               37 seconds ]
Information: Completed at [ Wed May 24 18:22:50 2023 ]

Information: Starting timing fix iteration 1 at [ Wed May 24 18:22:54 2023 ]...
Information: Analyzing scenarios...
Information: 428 violating endpoints located in the func_slowfast scenario... (PTECO-023)
Information: 1419 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:23:08 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:23:17 2023 ]...
Information: 215 cells have been resized.

Information: Starting timing fix iteration 2 at [ Wed May 24 18:23:17 2023 ]...
Information: Analyzing scenarios...
Information: 396 violating endpoints located in the func_slowfast scenario... (PTECO-023)
Information: 1356 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:23:30 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:23:34 2023 ]...
Information: 36 cells have been resized.

Information: Starting timing fix iteration 3 at [ Wed May 24 18:23:34 2023 ]...
Information: Analyzing scenarios...
Information: 396 violating endpoints located in the func_slowfast scenario... (PTECO-023)
Information: 1355 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:23:46 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:23:50 2023 ]...
Information: 88 cells have been resized.

Information: Starting timing fix iteration 4 at [ Wed May 24 18:23:50 2023 ]...
Information: Analyzing scenarios...
Information: 396 violating endpoints located in the func_slowfast scenario... (PTECO-023)
Information: 1356 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:24:02 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:24:10 2023 ]...
Information: 75 cells have been resized.

Information: Starting timing fix iteration 5 at [ Wed May 24 18:24:10 2023 ]...
Information: Analyzing scenarios...
Information: 396 violating endpoints located in the func_slowfast scenario... (PTECO-023)
Information: 1355 violating endpoints located in all scenarios... (PTECO-024)
Information: Quality of results may not improve in following iterations...
Information: No more fixes are available.
Information: The timing violation fixing process is complete.

Final ECO Summary:
--------------------------------------------------------
Number of size_cell commands                         414
Total number of commands                             414
Area increased by cell sizing                     -10.17
Total area increased                              -10.17

Fixing Summary:
--------------------------------------------------------
Total violating endpoints found                     1419
Total violating endpoints fixed                       64
Total violating endpoints remaining                 1355
Total percentage of violations fixed                 4.5%

Information: Elapsed time [               77 seconds ]
Information: Completed at [ Wed May 24 18:24:11 2023 ]

Information: Starting timing fix iteration 1 at [ Wed May 24 18:24:17 2023 ]...
Information: Analyzing scenarios...

Available buffers:
Lib_cell               Area
--------------------------------------------------------
NBUFFX8_HVT            3.81

Information: 96 violating endpoints located in the func_min scenario... (PTECO-023)
Information: 260 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:24:20 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:24:20 2023 ]...
Information: Analyzing timing improvement...
Information: Tuning changes...
Information: Starting updating timing at [ Wed May 24 18:24:21 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:24:21 2023 ]...

Information: Starting timing fix iteration 2 at [ Wed May 24 18:24:21 2023 ]...
Information: Analyzing scenarios...
Information: 96 violating endpoints located in the func_min scenario... (PTECO-023)
Information: 260 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:24:24 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:24:24 2023 ]...
Information: Analyzing timing improvement...
Information: Tuning changes...
Information: Starting updating timing at [ Wed May 24 18:24:25 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:24:25 2023 ]...

Information: Starting timing fix iteration 3 at [ Wed May 24 18:24:25 2023 ]...
Information: Analyzing scenarios...
Information: 96 violating endpoints located in the func_min scenario... (PTECO-023)
Information: 260 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:24:27 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:24:28 2023 ]...
Information: Analyzing timing improvement...
Information: Tuning changes...
Information: Starting updating timing at [ Wed May 24 18:24:28 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:24:28 2023 ]...

Information: No more fixes are available.
Information: The timing violation fixing process is complete.

Inserted buffers:
   Count Lib_cell               Area          Total_area
--------------------------------------------------------
       0 NBUFFX8_HVT            3.81                0.00
--------------------------------------------------------
       0 TOTAL                                      0.00

Final ECO Summary:
--------------------------------------------------------
Total number of commands                               0
Total area increased                               -0.00

Fixing Summary:
--------------------------------------------------------
Total violating endpoints found                      260
Total violating endpoints fixed                        0
Total violating endpoints remaining                  260
Total percentage of violations fixed                 0.0%

Information: Elapsed time [               11 seconds ]
Information: Completed at [ Wed May 24 18:24:28 2023 ]

Information: Starting cell swapping at [ Wed May 24 18:24:38 2023 ]...

Initial library cell patterns:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21360 ( 44%)
RVT                                          8661 ( 18%)
LVT                                         18507 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48568 (100%)

Information: Sequential and combinational cells will be swapped.
Information: Analyzing scenarios for setup timing...
Information: Starting iteration 1 at [ Wed May 24 18:24:40 2023 ]...
Information: Analyzing constraints...
Information: Finalizing ECO change list...
Information: 78 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 18:24:40 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:24:42 2023 ]...
Information: Starting pre-DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:25:02 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:25:04 2023 ]...
Information: 78 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Timing tuning process completed.

Library cell patterns after iteration 1:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21360 ( 44%)
RVT                                          8661 ( 18%)
LVT                                         18507 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48568 (100%)

Information: Starting iteration 2 at [ Wed May 24 18:25:08 2023 ]...
Information: Finalizing ECO change list...
Information: 3147 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 18:25:10 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:25:40 2023 ]...
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:25:59 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:26:26 2023 ]...
Information: 2633 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Starting updating timing at [ Wed May 24 18:26:31 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:26:42 2023 ]...
Information: 327 cells have been tuned.
Information: Starting timing tuning phase 3...
Information: Starting updating timing at [ Wed May 24 18:26:46 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:26:49 2023 ]...
Information: 42 cells have been tuned.
Information: Starting timing tuning phase 4...
Information: Starting updating timing at [ Wed May 24 18:26:53 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:26:54 2023 ]...
Information: 1 cells have been tuned.
Information: Starting timing tuning phase 5...
Information: Timing tuning process completed.

Library cell patterns after iteration 2:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21360 ( 44%)
RVT                                          8805 ( 18%)
LVT                                         18363 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48568 (100%)

Information: Starting iteration 3 at [ Wed May 24 18:27:06 2023 ]...
Information: Finalizing ECO change list...
Information: 4003 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 18:27:08 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:27:46 2023 ]...
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:28:07 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:28:43 2023 ]...
Information: 3422 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Starting updating timing at [ Wed May 24 18:28:48 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:29:07 2023 ]...
Information: 484 cells have been tuned.
Information: Starting timing tuning phase 3...
Information: Starting updating timing at [ Wed May 24 18:29:11 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:29:14 2023 ]...
Information: 40 cells have been tuned.
Information: Starting timing tuning phase 4...
Information: Starting updating timing at [ Wed May 24 18:29:19 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:29:20 2023 ]...
Information: 2 cells have been tuned.
Information: Starting timing tuning phase 5...
Information: Timing tuning process completed.

Library cell patterns after iteration 3:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21415 ( 44%)
RVT                                          8750 ( 18%)
LVT                                         18363 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48568 (100%)

Information: Starting final iteration at [ Wed May 24 18:29:33 2023 ]...
Information: Starting pre-DRC tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:29:36 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:29:36 2023 ]...
Information: 1 cells have been tuned.
Information: Starting pre-DRC tuning phase 2...
Information: DRC tuning process completed.
Information: Starting updating full timing at [ Wed May 24 18:29:43 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:30:38 2023 ]...
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:30:42 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:30:46 2023 ]...
Information: 59 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Starting updating timing at [ Wed May 24 18:30:51 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:30:52 2023 ]...
Information: 6 cells have been tuned.
Information: Starting timing tuning phase 3...
Information: Starting updating timing at [ Wed May 24 18:30:56 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:30:57 2023 ]...
Information: 1 cells have been tuned.
Information: Starting timing tuning phase 4...
Information: Timing tuning process completed.
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: The cell swapping process is complete.

Final library cell patterns:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21411 ( 44%)
RVT                                          8691 ( 18%)
LVT                                         18426 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48568 (100%)

Information: Elapsed time [              398 seconds ]
Information: Completed at [ Wed May 24 18:31:16 2023 ]


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'test_fastslow'
-----------------------------------
End of Master/Slave Task Processing

1
1
pt_shell> 
pt_shell> 
pt_shell> 
pt_shell> 
pt_shell> report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Wed May 24 18:34:17 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'atspeed_cap'
-----------------------------------
End of Master/Slave Task Processing


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max
  Scenario: atspeed_cap
  Max Data Paths Derating Factor  : 1.05
  Min Clock Paths Derating Factor : 0.95
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.60       1.60
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                                          0.00       1.60 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                          1.49 &     3.09 f
  I_RISC_CORE/U620/Y (NAND2X2_LVT)                        0.40 &     3.49 r
  I_RISC_CORE/U621/Y (OA21X1_HVT)                         0.47 &     3.96 r
  I_RISC_CORE/U1221/CO (FADDX2_LVT)                       0.25 &     4.21 r
  I_RISC_CORE/U624/Y (NAND2X0_LVT)                        0.05 &     4.26 f
  I_RISC_CORE/U629/Y (AO22X1_LVT)                         0.17 &     4.43 f
  I_RISC_CORE/U631/Y (NAND2X0_LVT)                        0.09 &     4.52 r
  I_RISC_CORE/U634/Y (AOI22X1_LVT)                        0.16 &     4.68 f
  I_RISC_CORE/U636/Y (NAND2X0_LVT)                        0.08 &     4.77 r
  I_RISC_CORE/U640/Y (AO22X1_LVT)                         0.14 &     4.91 r
  I_RISC_CORE/U774/Y (AOI22X1_LVT)                        0.15 &     5.06 f
  I_RISC_CORE/U775/Y (INVX1_LVT)                          0.06 &     5.13 r
  I_RISC_CORE/U1283/Y (XOR2X1_HVT)                        0.98 &     6.10 f
  I_RISC_CORE/U1284/Y (NAND2X0_LVT)                       0.31 &     6.41 r
  I_RISC_CORE/U1287/Y (MUX21X1_LVT)                       0.16 &     6.57 r
  I_RISC_CORE/U1289/Y (AND4X1_LVT)                        0.21 &     6.78 r
  I_RISC_CORE/U1321/Y (NOR2X2_LVT)                        0.15 &     6.93 f
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/D (SDFFX1_HVT)
                                                          0.00 &     6.93 f
  data arrival time                                                  6.93

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.39       3.79
  clock reconvergence pessimism                           0.15       3.94
  clock uncertainty                                      -0.10       3.84
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)            3.84 r
  library setup time                                     -1.16       2.69
  data required time                                                 2.69
  ------------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -6.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.25


1
pt_shell> report_timing -delay_type  min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Wed May 24 18:34:34 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'func_fastslow'
-----------------------------------
End of Master/Slave Task Processing


  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min
  Scenario: func_min
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                           2.05       2.05
  clock network delay (ideal)                             0.00       2.05
  input external delay                                    0.10       2.15 r
  sd_DQ_in[29] (in)                                       0.01 &     2.16 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D (SDFFNX1_LVT)
                                                          0.00 &     2.16 r
  data arrival time                                                  2.16

  clock SDRAM_CLK (fall edge)                             2.05       2.05
  clock network delay (propagated)                        0.25       2.30
  clock reconvergence pessimism                           0.00       2.30
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK (SDFFNX1_LVT)           2.30 f
  library hold time                                      -0.01       2.29
  data required time                                                 2.29
  ------------------------------------------------------------------------------
  data required time                                                 2.29
  data arrival time                                                 -2.16
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


1
pt_shell> source ../scripts/eco_fixing.tcl
Information: Starting cell swapping at [ Wed May 24 18:34:51 2023 ]...

Initial library cell patterns:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21411 ( 44%)
RVT                                          8691 ( 18%)
LVT                                         18426 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48568 (100%)

Information: Sequential and combinational cells will be swapped.
Information: Analyzing scenarios for setup timing...
Information: Starting iteration 1 at [ Wed May 24 18:34:53 2023 ]...
Information: Analyzing constraints...
Information: Finalizing ECO change list...
Information: 78 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 18:34:53 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:34:55 2023 ]...
Information: Starting pre-DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:35:16 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:35:17 2023 ]...
Information: 78 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Timing tuning process completed.

Library cell patterns after iteration 1:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21411 ( 44%)
RVT                                          8691 ( 18%)
LVT                                         18426 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48568 (100%)

Information: Starting iteration 2 at [ Wed May 24 18:35:22 2023 ]...
Information: Finalizing ECO change list...
Information: 3037 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 18:35:24 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:35:53 2023 ]...
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:36:12 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:36:37 2023 ]...
Information: 2611 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Starting updating timing at [ Wed May 24 18:36:42 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:36:54 2023 ]...
Information: 319 cells have been tuned.
Information: Starting timing tuning phase 3...
Information: Starting updating timing at [ Wed May 24 18:36:58 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:37:00 2023 ]...
Information: 41 cells have been tuned.
Information: Starting timing tuning phase 4...
Information: Starting updating timing at [ Wed May 24 18:37:04 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:37:05 2023 ]...
Information: 1 cells have been tuned.
Information: Starting timing tuning phase 5...
Information: Timing tuning process completed.

Library cell patterns after iteration 2:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21411 ( 44%)
RVT                                          8756 ( 18%)
LVT                                         18361 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48568 (100%)

Information: Starting iteration 3 at [ Wed May 24 18:37:18 2023 ]...
Information: Finalizing ECO change list...
Information: 3955 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 18:37:20 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:37:58 2023 ]...
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:38:18 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:38:54 2023 ]...
Information: 3417 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Starting updating timing at [ Wed May 24 18:38:59 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:39:18 2023 ]...
Information: 494 cells have been tuned.
Information: Starting timing tuning phase 3...
Information: Starting updating timing at [ Wed May 24 18:39:22 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:39:24 2023 ]...
Information: 35 cells have been tuned.
Information: Starting timing tuning phase 4...
Information: Starting updating timing at [ Wed May 24 18:39:28 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:39:29 2023 ]...
Information: 2 cells have been tuned.
Information: Starting timing tuning phase 5...
Information: Timing tuning process completed.

Library cell patterns after iteration 3:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21418 ( 44%)
RVT                                          8749 ( 18%)
LVT                                         18361 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48568 (100%)

Information: Starting final iteration at [ Wed May 24 18:39:42 2023 ]...
Information: Starting pre-DRC tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:39:44 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:39:45 2023 ]...
Information: 1 cells have been tuned.
Information: Starting pre-DRC tuning phase 2...
Information: DRC tuning process completed.
Information: Starting updating full timing at [ Wed May 24 18:39:54 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:40:49 2023 ]...
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:40:53 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:40:55 2023 ]...
Information: 2 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Timing tuning process completed.
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: The cell swapping process is complete.

Final library cell patterns:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21417 ( 44%)
RVT                                          8748 ( 18%)
LVT                                         18363 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48568 (100%)

Information: Elapsed time [              388 seconds ]
Information: Completed at [ Wed May 24 18:41:19 2023 ]

Information: Starting DRC fix iteration 1 at [ Wed May 24 18:41:21 2023 ]...
Information: Analyzing scenarios...

Available buffers:
Lib_cell               Area
--------------------------------------------------------
NBUFFX8_HVT            3.81

Information: 39 max capacitance violations located in the func_min scenario... (PTECO-023)
Information: 321 max capacitance violations located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:41:54 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:41:57 2023 ]...
Information: 27 cells have been resized.

Information: Starting DRC fix iteration 2 at [ Wed May 24 18:41:57 2023 ]...
Information: Analyzing scenarios...
Information: 13 max capacitance violations located in the func_min scenario... (PTECO-023)
Information: 69 max capacitance violations located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: No more fixes are available.
Information: The DRC violation fixing process is complete.


Remaining Violations:
Scenario                               Total  Unfixable
--------------------------------------------------------
func_max                                   2          2
func_min                                  13         13
test_best                                  9          9
test_worst                                 3          3
func_slowfast                              9          9
func_fastslow                              2          2
test_slowfast                              8          8
test_fastslow                              1          1
atspeed_cap                                6          6
atspeed_shift                              6          6
stuck_at_shift                             9          9
stuck_at_cap                               1          1
--------------------------------------------------------
Total                                     69         69

Inserted buffers:
   Count Lib_cell               Area          Total_area
--------------------------------------------------------
         No buffer           
--------------------------------------------------------
       0 TOTAL                                      0.00

Final ECO Summary:
--------------------------------------------------------
Number of size_cell commands                          27
Total number of commands                              27
Area increased by cell sizing                      16.27
Total area increased                               16.27

Information: Elapsed time [               39 seconds ]
Information: Completed at [ Wed May 24 18:42:00 2023 ]

Information: Starting DRC fix iteration 1 at [ Wed May 24 18:42:08 2023 ]...
Information: Analyzing scenarios...

Available buffers:
Lib_cell               Area
--------------------------------------------------------
NBUFFX8_HVT            3.81

Information: 0 max transition violations located in all scenarios... (PTECO-024)
Information: No more fixes are available.
Information: The DRC violation fixing process is complete.


Remaining Violations:
Scenario                               Total  Unfixable
--------------------------------------------------------
func_max                                   0          0
func_min                                   0          0
test_best                                  0          0
test_worst                                 0          0
func_slowfast                              0          0
func_fastslow                              0          0
test_slowfast                              0          0
test_fastslow                              0          0
atspeed_cap                                0          0
atspeed_shift                              0          0
stuck_at_shift                             0          0
stuck_at_cap                               0          0
--------------------------------------------------------
Total                                      0          0

Inserted buffers:
   Count Lib_cell               Area          Total_area
--------------------------------------------------------
         No buffer           
--------------------------------------------------------
       0 TOTAL                                      0.00

Final ECO Summary:
--------------------------------------------------------
Total number of commands                               0
Total area increased                                0.00

Information: Elapsed time [               32 seconds ]
Information: Completed at [ Wed May 24 18:42:40 2023 ]

Information: Starting timing fix iteration 1 at [ Wed May 24 18:42:40 2023 ]...
Information: Analyzing scenarios...
Information: 396 violating endpoints located in the func_slowfast scenario... (PTECO-023)
Information: 1360 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:42:53 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:42:57 2023 ]...
Information: 75 cells have been resized.

Information: Starting timing fix iteration 2 at [ Wed May 24 18:42:57 2023 ]...
Information: Analyzing scenarios...
Information: 396 violating endpoints located in the func_slowfast scenario... (PTECO-023)
Information: 1357 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:43:10 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:43:13 2023 ]...
Information: 37 cells have been resized.

Information: Starting timing fix iteration 3 at [ Wed May 24 18:43:13 2023 ]...
Information: Analyzing scenarios...
Information: 397 violating endpoints located in the func_slowfast scenario... (PTECO-023)
Information: 1356 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:43:25 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:43:32 2023 ]...
Information: 63 cells have been resized.

Information: Starting timing fix iteration 4 at [ Wed May 24 18:43:32 2023 ]...
Information: Analyzing scenarios...
Information: 396 violating endpoints located in the func_slowfast scenario... (PTECO-023)
Information: 1358 violating endpoints located in all scenarios... (PTECO-024)
Information: Quality of results may not improve in following iterations...
Information: No more fixes are available.
Information: The timing violation fixing process is complete.

Final ECO Summary:
--------------------------------------------------------
Number of size_cell commands                         175
Total number of commands                             175
Area increased by cell sizing                     -14.74
Total area increased                              -14.74

Fixing Summary:
--------------------------------------------------------
Total violating endpoints found                     1360
Total violating endpoints fixed                        2
Total violating endpoints remaining                 1358
Total percentage of violations fixed                 0.1%

Information: Elapsed time [               53 seconds ]
Information: Completed at [ Wed May 24 18:43:33 2023 ]

Information: Starting timing fix iteration 1 at [ Wed May 24 18:43:40 2023 ]...
Information: Analyzing scenarios...

Available buffers:
Lib_cell               Area
--------------------------------------------------------
NBUFFX8_HVT            3.81

Information: 96 violating endpoints located in the func_min scenario... (PTECO-023)
Information: 260 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:43:42 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:43:43 2023 ]...
Information: Analyzing timing improvement...
Information: Tuning changes...
Information: Starting updating timing at [ Wed May 24 18:43:43 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:43:44 2023 ]...

Information: Starting timing fix iteration 2 at [ Wed May 24 18:43:44 2023 ]...
Information: Analyzing scenarios...
Information: 96 violating endpoints located in the func_min scenario... (PTECO-023)
Information: 260 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:43:46 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:43:46 2023 ]...
Information: Analyzing timing improvement...
Information: Tuning changes...
Information: Starting updating timing at [ Wed May 24 18:43:47 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:43:47 2023 ]...

Information: Starting timing fix iteration 3 at [ Wed May 24 18:43:47 2023 ]...
Information: Analyzing scenarios...
Information: 96 violating endpoints located in the func_min scenario... (PTECO-023)
Information: 260 violating endpoints located in all scenarios... (PTECO-024)
Information: Creating data base for fixing...
Information: Fixing violations...
Information: Finalizing ECO change list...
Information: Starting updating timing at [ Wed May 24 18:43:49 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:43:50 2023 ]...
Information: Analyzing timing improvement...
Information: Tuning changes...
Information: Starting updating timing at [ Wed May 24 18:43:50 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:43:51 2023 ]...

Information: No more fixes are available.
Information: The timing violation fixing process is complete.

Inserted buffers:
   Count Lib_cell               Area          Total_area
--------------------------------------------------------
       0 NBUFFX8_HVT            3.81                0.00
--------------------------------------------------------
       0 TOTAL                                      0.00

Final ECO Summary:
--------------------------------------------------------
Total number of commands                               0
Total area increased                               -0.00

Fixing Summary:
--------------------------------------------------------
Total violating endpoints found                      260
Total violating endpoints fixed                        0
Total violating endpoints remaining                  260
Total percentage of violations fixed                 0.0%

Information: Elapsed time [               11 seconds ]
Information: Completed at [ Wed May 24 18:43:51 2023 ]

Information: Starting cell swapping at [ Wed May 24 18:44:04 2023 ]...

Initial library cell patterns:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21395 ( 44%)
RVT                                          8702 ( 18%)
LVT                                         18431 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48568 (100%)

Information: Sequential and combinational cells will be swapped.
Information: Analyzing scenarios for setup timing...
Information: Starting iteration 1 at [ Wed May 24 18:44:06 2023 ]...
Information: Analyzing constraints...
Information: Finalizing ECO change list...
Information: 78 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 18:44:06 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:44:08 2023 ]...
Information: Starting pre-DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:44:25 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:44:26 2023 ]...
Information: 78 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Timing tuning process completed.

Library cell patterns after iteration 1:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21395 ( 44%)
RVT                                          8702 ( 18%)
LVT                                         18431 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48568 (100%)

Information: Starting iteration 2 at [ Wed May 24 18:44:32 2023 ]...
Information: Finalizing ECO change list...
Information: 3016 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 18:44:34 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:45:03 2023 ]...
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:45:22 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:45:48 2023 ]...
Information: 2603 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Starting updating timing at [ Wed May 24 18:45:53 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:46:04 2023 ]...
Information: 324 cells have been tuned.
Information: Starting timing tuning phase 3...
Information: Starting updating timing at [ Wed May 24 18:46:08 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:46:11 2023 ]...
Information: 41 cells have been tuned.
Information: Starting timing tuning phase 4...
Information: Starting updating timing at [ Wed May 24 18:46:15 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:46:15 2023 ]...
Information: 1 cells have been tuned.
Information: Starting timing tuning phase 5...
Information: Timing tuning process completed.

Library cell patterns after iteration 2:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21395 ( 44%)
RVT                                          8749 ( 18%)
LVT                                         18384 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48568 (100%)

Information: Starting iteration 3 at [ Wed May 24 18:46:29 2023 ]...
Information: Finalizing ECO change list...
Information: 3968 cells have been swapped.
Information: Starting updating timing at [ Wed May 24 18:46:31 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:47:09 2023 ]...
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:47:29 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:48:05 2023 ]...
Information: 3405 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Starting updating timing at [ Wed May 24 18:48:11 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:48:29 2023 ]...
Information: 496 cells have been tuned.
Information: Starting timing tuning phase 3...
Information: Starting updating timing at [ Wed May 24 18:48:34 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:48:36 2023 ]...
Information: 35 cells have been tuned.
Information: Starting timing tuning phase 4...
Information: Starting updating timing at [ Wed May 24 18:48:40 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:48:41 2023 ]...
Information: 2 cells have been tuned.
Information: Starting timing tuning phase 5...
Information: Timing tuning process completed.

Library cell patterns after iteration 3:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21425 ( 44%)
RVT                                          8719 ( 18%)
LVT                                         18384 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48568 (100%)

Information: Starting final iteration at [ Wed May 24 18:48:53 2023 ]...
Information: Starting pre-DRC tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:48:56 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:48:56 2023 ]...
Information: 1 cells have been tuned.
Information: Starting pre-DRC tuning phase 2...
Information: DRC tuning process completed.
Information: Starting updating full timing at [ Wed May 24 18:49:06 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:50:01 2023 ]...
Information: Starting timing tuning phase 1...
Information: Starting updating timing at [ Wed May 24 18:50:06 2023 ]...
Information: Finished updating timing at [ Wed May 24 18:50:09 2023 ]...
Information: 13 cells have been tuned.
Information: Starting timing tuning phase 2...
Information: Timing tuning process completed.
Information: Starting DRC tuning phase 1...
Information: DRC tuning process completed.
Information: The cell swapping process is complete.

Final library cell patterns:
Pattern                                            Count
--------------------------------------------------------
HVT                                         21424 ( 44%)
RVT                                          8707 ( 18%)
LVT                                         18397 ( 38%)
Others                                         40 (  0%)
--------------------------------------------------------
Total                                       48568 (100%)

Information: Elapsed time [              389 seconds ]
Information: Completed at [ Wed May 24 18:50:33 2023 ]


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'stuck_at_shift'
-----------------------------------
End of Master/Slave Task Processing

1
1
pt_shell> report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Wed May 24 18:51:02 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'func_slowfast'
-----------------------------------
End of Master/Slave Task Processing


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max
  Scenario: atspeed_cap
  Max Data Paths Derating Factor  : 1.05
  Min Clock Paths Derating Factor : 0.95
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.60       1.60
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                                          0.00       1.60 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                          1.49 &     3.09 f
  I_RISC_CORE/U620/Y (NAND2X2_LVT)                        0.40 &     3.49 r
  I_RISC_CORE/U621/Y (OA21X1_HVT)                         0.47 &     3.96 r
  I_RISC_CORE/U1221/CO (FADDX2_LVT)                       0.25 &     4.21 r
  I_RISC_CORE/U624/Y (NAND2X0_LVT)                        0.05 &     4.26 f
  I_RISC_CORE/U629/Y (AO22X1_LVT)                         0.17 &     4.43 f
  I_RISC_CORE/U631/Y (NAND2X0_LVT)                        0.09 &     4.52 r
  I_RISC_CORE/U634/Y (AOI22X1_LVT)                        0.16 &     4.68 f
  I_RISC_CORE/U636/Y (NAND2X0_LVT)                        0.08 &     4.77 r
  I_RISC_CORE/U640/Y (AO22X1_LVT)                         0.14 &     4.91 r
  I_RISC_CORE/U774/Y (AOI22X1_LVT)                        0.15 &     5.06 f
  I_RISC_CORE/U775/Y (INVX1_LVT)                          0.06 &     5.13 r
  I_RISC_CORE/U1283/Y (XOR2X1_HVT)                        0.98 &     6.10 f
  I_RISC_CORE/U1284/Y (NAND2X0_LVT)                       0.31 &     6.41 r
  I_RISC_CORE/U1287/Y (MUX21X1_LVT)                       0.16 &     6.57 r
  I_RISC_CORE/U1289/Y (AND4X1_LVT)                        0.21 &     6.78 r
  I_RISC_CORE/U1321/Y (NOR2X2_LVT)                        0.15 &     6.93 f
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/D (SDFFX1_HVT)
                                                          0.00 &     6.93 f
  data arrival time                                                  6.93

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.39       3.79
  clock reconvergence pessimism                           0.15       3.94
  clock uncertainty                                      -0.10       3.84
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)            3.84 r
  library setup time                                     -1.16       2.69
  data required time                                                 2.69
  ------------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -6.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.25


1
pt_shell> report_qor
****************************************
Report : qor
Design : multi-scenario design
Version: O-2018.06
Date   : Wed May 24 18:51:18 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'stuck_at_cap'
-----------------------------------
End of Master/Slave Task Processing

  Timing Path Group '**async_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            8 (func_slowfast)
  Critical Path Length:                    3.43 (func_slowfast)
  Critical Path Slack:                     0.01 (func_slowfast)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           12 (func_slowfast)
  Critical Path Length:                    5.38 (func_slowfast)
  Critical Path Slack:                    -2.12 (func_slowfast)
  Total Negative Slack:                  -18.90
  No. of Violating Paths:                    17
  ---------------------------------------------

  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            1 (stuck_at_cap)
  Critical Path Length:                    1.21 (stuck_at_cap)
  Critical Path Slack:                    -0.62 (stuck_at_cap)
  Total Negative Slack:                  -34.73
  No. of Violating Paths:                    64
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2 (stuck_at_cap)
  Critical Path Length:                    2.02 (stuck_at_cap)
  Critical Path Slack:                    -2.62 (stuck_at_cap)
  Total Negative Slack:                 -174.29
  No. of Violating Paths:                    78
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4 (stuck_at_cap)
  Critical Path Length:                    2.59 (stuck_at_cap)
  Critical Path Slack:                     0.04 (stuck_at_cap)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3 (stuck_at_cap)
  Critical Path Length:                    1.28 (stuck_at_cap)
  Critical Path Slack:                    -0.47 (stuck_at_cap)
  Total Negative Slack:                   -1.23
  No. of Violating Paths:                     3
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2 (test_slowfast)
  Critical Path Length:                    2.09 (test_slowfast)
  Critical Path Slack:                    -0.22 (test_slowfast)
  Total Negative Slack:                   -0.80
  No. of Violating Paths:                     4
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           17 (func_slowfast)
  Critical Path Length:                    6.60 (func_slowfast)
  Critical Path Slack:                    -3.97 (func_slowfast)
  Total Negative Slack:                 -262.39
  No. of Violating Paths:                   318
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           37 (func_slowfast)
  Critical Path Length:                    6.93 (func_slowfast)
  Critical Path Slack:                    -1.73 (func_slowfast)
  Total Negative Slack:                 -111.45
  No. of Violating Paths:                   198
  ---------------------------------------------

  Timing Path Group 'ate_clk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           15 (stuck_at_cap)
  Critical Path Length:                    9.44 (stuck_at_cap)
  Critical Path Slack:                     0.01 (stuck_at_cap)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_pclk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           27 (atspeed_cap)
  Critical Path Length:                    8.14 (atspeed_cap)
  Critical Path Slack:                     0.00 (atspeed_cap)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sdram' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           17 (atspeed_cap)
  Critical Path Length:                    5.14 (atspeed_cap)
  Critical Path Slack:                    -0.17 (atspeed_cap)
  Total Negative Slack:                   -0.20
  No. of Violating Paths:                     4
  ---------------------------------------------

  Timing Path Group 'group_sys' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           37 (atspeed_cap)
  Critical Path Length:                    7.28 (atspeed_cap)
  Critical Path Slack:                     2.80 (atspeed_cap)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys2x' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           17 (atspeed_cap)
  Critical Path Length:                    6.93 (atspeed_cap)
  Critical Path Slack:                    -4.25 (atspeed_cap)
  Total Negative Slack:                 -240.75
  No. of Violating Paths:                   173
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2 (test_slowfast)
  Critical Path Length:                    1.85 (test_slowfast)
  Critical Path Slack:                     3.05 (test_slowfast)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**async_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            4 (func_fastslow)
  Critical Path Length:                    0.52 (func_fastslow)
  Critical Path Slack:                     0.09 (func_fastslow)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (func_fastslow)
  Critical Path Length:                    0.43 (func_fastslow)
  Critical Path Slack:                     0.17 (func_fastslow)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'INPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            0 (atspeed_shift)
  Critical Path Length:                    4.00 (atspeed_shift)
  Critical Path Slack:                     2.93 (atspeed_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5 (stuck_at_shift)
  Critical Path Length:                    0.14 (stuck_at_shift)
  Critical Path Slack:                     0.74 (stuck_at_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (stuck_at_shift)
  Critical Path Length:                    0.25 (stuck_at_shift)
  Critical Path Slack:                     0.05 (stuck_at_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            0 (func_min)
  Critical Path Length:                    0.11 (func_min)
  Critical Path Slack:                    -0.14 (func_min)
  Total Negative Slack:                   -7.53
  No. of Violating Paths:                    66
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5 (test_fastslow)
  Critical Path Length:                    0.15 (test_fastslow)
  Critical Path Slack:                     0.06 (test_fastslow)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            4 (stuck_at_shift)
  Critical Path Length:                    0.28 (stuck_at_shift)
  Critical Path Slack:                    -0.03 (stuck_at_shift)
  Total Negative Slack:                   -0.03
  No. of Violating Paths:                     1
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            3 (stuck_at_shift)
  Critical Path Length:                    0.26 (stuck_at_shift)
  Critical Path Slack:                    -0.06 (stuck_at_shift)
  Total Negative Slack:                   -0.06
  No. of Violating Paths:                     1
  ---------------------------------------------

  Timing Path Group 'ate_clk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (stuck_at_shift)
  Critical Path Length:                    0.30 (stuck_at_shift)
  Critical Path Slack:                     0.04 (stuck_at_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_pclk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (stuck_at_shift)
  Critical Path Length:                    0.29 (stuck_at_shift)
  Critical Path Slack:                     0.10 (stuck_at_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sdram' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (stuck_at_shift)
  Critical Path Length:                    0.25 (stuck_at_shift)
  Critical Path Slack:                     0.04 (stuck_at_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (stuck_at_shift)
  Critical Path Length:                    0.33 (stuck_at_shift)
  Critical Path Slack:                     0.04 (stuck_at_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys2x' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (stuck_at_shift)
  Critical Path Length:                    0.31 (stuck_at_shift)
  Critical Path Slack:                     0.04 (stuck_at_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (test_fastslow)
  Critical Path Length:                    0.29 (test_fastslow)
  Critical Path Slack:                    -0.06 (test_fastslow)
  Total Negative Slack:                   -1.59
  No. of Violating Paths:                    32
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63 (atspeed_shift, stuck_at_shift, test_slowfast, test_worst, func_fastslow, test_best, atspeed_cap, test_fastslow, func_min, func_slowfast, func_max, stuck_at_cap)
  Hierarchical Port Count:                 3295 (atspeed_shift, stuck_at_shift, test_slowfast, test_worst, func_fastslow, test_best, atspeed_cap, test_fastslow, func_min, func_slowfast, func_max, stuck_at_cap)
  Leaf Cell Count:                        48568 (atspeed_shift, stuck_at_shift, test_slowfast, test_worst, func_fastslow, test_best, atspeed_cap, test_fastslow, func_min, func_slowfast, func_max, stuck_at_cap)
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect Area:               68111.67 (atspeed_shift, stuck_at_shift, test_slowfast, test_worst, func_fastslow, test_best, atspeed_cap, test_fastslow, func_min, func_slowfast, func_max, stuck_at_cap)
  Total Cell Area:                    391933.97 (atspeed_shift, stuck_at_shift, test_slowfast, test_worst, func_fastslow, test_best, atspeed_cap, test_fastslow, func_min, func_slowfast, func_max, stuck_at_cap)
  Design Area:                        460045.62 (atspeed_shift, stuck_at_shift, test_slowfast, test_worst, func_fastslow, test_best, atspeed_cap, test_fastslow, func_min, func_slowfast, func_max, stuck_at_cap)
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           192246
  max_capacitance Count:                     41
  min_capacitance Count:                     16
  max_transition Count:                       6
  clock_gating_setup Count:                  17
  sequential_clock_pulse_width Count:       153
  max_capacitance Cost:                  303.67
  min_capacitance Cost:                    1.42
  max_transition Cost:                     0.42
  clock_gating_setup Cost:                18.90
  sequential_clock_pulse_width Cost:       5.48
  Total DRC Cost:                        329.89
  ---------------------------------------------
1
pt_shell> report_qor > finalqorr
pt_shell> 
pt_shell> 
pt_shell> 
pt_shell> 
pt_shell> 
pt_shell> o
setting top_design to: 
ORCA_TOP
pt_shell> source ../scripts/pt_min_aocv.tcl
Error: Command 'read_verilog' is disabled. (CMD-080)
Information: script '../scripts/pt_min_aocv.tcl'
        stopped at line 11 due to error. (CMD-081)
Extended error info:

    while executing
"read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz"
 -- End Extended Error Info
pt_shell> exit
Maximum memory usage for distributed processes:
my_opts1        1   mo                 805.66 MB
                2   mo                 685.14 MB
                3   mo                 825.29 MB
                4   mo                 824.96 MB
                5   mo                 808.91 MB
                6   mo                 812.11 MB
                7   mo                 800.43 MB
                8   mo                 811.64 MB
                9   mo                 765.81 MB
                10  mo                 804.64 MB
                11  mo                 820.09 MB
                12  mo                 765.82 MB
                13  mo                 800.45 MB
                14  mo                 811.76 MB
CPU time usage for distributed processes:
my_opts1        1   mo                 4183 seconds
                2   mo                 2495 seconds
                3   mo                 5251 seconds
                4   mo                 5005 seconds
                5   mo                 4087 seconds
                6   mo                 4195 seconds
                7   mo                 4086 seconds
                8   mo                 4888 seconds
                9   mo                 2 seconds
                10  mo                 4138 seconds
                11  mo                 4967 seconds
                12  mo                 2 seconds
                13  mo                 4194 seconds
                14  mo                 4909 seconds
Elapsed time for distributed processes:
my_opts1        1   mo                 6297 seconds
                2   mo                 6298 seconds
                3   mo                 6297 seconds
                4   mo                 6297 seconds
                5   mo                 6297 seconds
                6   mo                 6297 seconds
                7   mo                 6297 seconds
                8   mo                 6297 seconds
                9   mo                 6297 seconds
                10  mo                 6297 seconds
                11  mo                 6297 seconds
                12  mo                 6297 seconds
                13  mo                 6297 seconds
                14  mo                 6297 seconds
Maximum memory usage for this session: 878.35 MB
CPU usage for this session: 20 seconds 
Elapsed time for this session: 6314 seconds
Shutting down worker processes ...
 Shutdown Process 1
 Shutdown Process 2
 Shutdown Process 3
 Shutdown Process 4
 Shutdown Process 5
 Shutdown Process 6
 Shutdown Process 7
 Shutdown Process 8
 Shutdown Process 9
 Shutdown Process 10
 Shutdown Process 11
 Shutdown Process 12
 Shutdown Process 13
 Shutdown Process 14
Diagnostics summary: 6 errors, 126 informationals

Thank you for using pt_shell!

