Analysis & Synthesis report for lab1
Fri Feb 09 18:56:57 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 18. Source assignments for lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 19. Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 20. Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 21. Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 22. Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 23. Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 24. Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 25. Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 26. Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 27. Source assignments for lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mum1:auto_generated
 28. Source assignments for lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux:cmd_demux
 29. Source assignments for lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 30. Source assignments for lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_demux:rsp_demux
 31. Source assignments for lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_demux:rsp_demux_001
 32. Source assignments for lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 33. Source assignments for lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 34. Source assignments for altera_reset_controller:rst_controller
 35. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 38. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 39. Parameter Settings for User Entity Instance: lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo
 40. Parameter Settings for User Entity Instance: lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|scfifo:rfifo
 41. Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a
 42. Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 43. Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b
 44. Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 45. Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 46. Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram
 47. Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 48. Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 49. Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 50. Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 51. Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 52. Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy
 53. Parameter Settings for User Entity Instance: lab1_onchip_memory2_0:onchip_memory2_0
 54. Parameter Settings for User Entity Instance: lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 55. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 56. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 57. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 58. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 59. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 60. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 61. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 62. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 63. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 64. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 65. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 66. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
 67. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 68. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
 69. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 70. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 71. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 72. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 73. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 75. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router:router|lab1_mm_interconnect_0_router_default_decode:the_default_decode
 76. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_001:router_001|lab1_mm_interconnect_0_router_001_default_decode:the_default_decode
 77. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_002:router_002|lab1_mm_interconnect_0_router_002_default_decode:the_default_decode
 78. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_002:router_003|lab1_mm_interconnect_0_router_002_default_decode:the_default_decode
 79. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_004:router_004|lab1_mm_interconnect_0_router_004_default_decode:the_default_decode
 80. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_004:router_005|lab1_mm_interconnect_0_router_004_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
 82. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 83. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
 84. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 85. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 86. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 87. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 88. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 89. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 90. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 91. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 92. Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 93. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 94. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 95. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 96. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
 97. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 98. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 99. scfifo Parameter Settings by Entity Instance
100. altsyncram Parameter Settings by Entity Instance
101. Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
102. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
103. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
104. Port Connectivity Checks: "altera_reset_controller:rst_controller"
105. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
106. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
107. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
108. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_004:router_004|lab1_mm_interconnect_0_router_004_default_decode:the_default_decode"
109. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_002:router_002|lab1_mm_interconnect_0_router_002_default_decode:the_default_decode"
110. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_001:router_001|lab1_mm_interconnect_0_router_001_default_decode:the_default_decode"
111. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router:router|lab1_mm_interconnect_0_router_default_decode:the_default_decode"
112. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
113. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
114. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
115. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
116. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
117. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
118. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
119. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
120. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
121. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
122. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
123. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
124. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
125. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
126. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
127. Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
128. Port Connectivity Checks: "lab1_onchip_memory2_0:onchip_memory2_0"
129. Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy"
130. Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
131. Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
132. Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_pib:the_lab1_nios2_gen2_0_cpu_nios2_oci_pib"
133. Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo|lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
134. Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab1_nios2_gen2_0_cpu_nios2_oci_dtrace|lab1_nios2_gen2_0_cpu_nios2_oci_td_mode:lab1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
135. Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab1_nios2_gen2_0_cpu_nios2_oci_itrace"
136. Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_dbrk"
137. Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_xbrk"
138. Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug"
139. Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci"
140. Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_test_bench:the_lab1_nios2_gen2_0_cpu_test_bench"
141. Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0"
142. Port Connectivity Checks: "lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic"
143. Port Connectivity Checks: "lab1_jtag_uart_0:jtag_uart_0"
144. Post-Synthesis Netlist Statistics for Top Partition
145. Elapsed Time Per Partition
146. Analysis & Synthesis Messages
147. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Feb 09 18:56:57 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; lab1                                        ;
; Top-level Entity Name           ; lab1                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 881                                         ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 44,032                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA6F31C6       ;                    ;
; Top-level entity name                                                           ; lab1               ; lab1               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                           ; Library     ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; lab1/synthesis/lab1.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v                                                                 ; lab1        ;
; lab1/synthesis/submodules/altera_reset_controller.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_reset_controller.v                                   ; lab1        ;
; lab1/synthesis/submodules/altera_reset_synchronizer.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_reset_synchronizer.v                                 ; lab1        ;
; lab1/synthesis/submodules/lab1_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_irq_mapper.sv                                          ; lab1        ;
; lab1/synthesis/submodules/lab1_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v                                    ; lab1        ;
; lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter.v                  ; lab1        ;
; lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; lab1        ;
; lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux_001.sv                       ; lab1        ;
; lab1/synthesis/submodules/altera_merlin_arbitrator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_arbitrator.sv                                 ; lab1        ;
; lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux.sv                           ; lab1        ;
; lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_demux.sv                         ; lab1        ;
; lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux_002.sv                       ; lab1        ;
; lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux.sv                           ; lab1        ;
; lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux_001.sv                     ; lab1        ;
; lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux.sv                         ; lab1        ;
; lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv                        ; lab1        ;
; lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv                        ; lab1        ;
; lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv                        ; lab1        ;
; lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv                            ; lab1        ;
; lab1/synthesis/submodules/altera_avalon_sc_fifo.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_avalon_sc_fifo.v                                     ; lab1        ;
; lab1/synthesis/submodules/altera_merlin_slave_agent.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_slave_agent.sv                                ; lab1        ;
; lab1/synthesis/submodules/altera_merlin_burst_uncompressor.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_burst_uncompressor.sv                         ; lab1        ;
; lab1/synthesis/submodules/altera_merlin_master_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_master_agent.sv                               ; lab1        ;
; lab1/synthesis/submodules/altera_merlin_slave_translator.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_slave_translator.sv                           ; lab1        ;
; lab1/synthesis/submodules/altera_merlin_master_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_master_translator.sv                          ; lab1        ;
; lab1/synthesis/submodules/lab1_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_sysid_qsys_0.v                                         ; lab1        ;
; lab1/synthesis/submodules/lab1_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_onchip_memory2_0.hex                                   ; lab1        ;
; lab1/synthesis/submodules/lab1_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_onchip_memory2_0.v                                     ; lab1        ;
; lab1/synthesis/submodules/lab1_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0.v                                         ; lab1        ;
; lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v                                     ; lab1        ;
; lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; lab1        ;
; lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_tck.v                     ; lab1        ;
; lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; lab1        ;
; lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_test_bench.v                          ; lab1        ;
; lab1/synthesis/submodules/lab1_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v                                          ; lab1        ;
; scfifo.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                      ;             ;
; a_regfifo.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                   ;             ;
; a_dpfifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                    ;             ;
; a_i2fifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                    ;             ;
; a_fffifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                    ;             ;
; a_f2fifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                    ;             ;
; aglobal181.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                  ;             ;
; db/scfifo_3291.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Collin/Desktop/332/lab1/db/scfifo_3291.tdf                                                                    ;             ;
; db/a_dpfifo_5771.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Collin/Desktop/332/lab1/db/a_dpfifo_5771.tdf                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Collin/Desktop/332/lab1/db/a_fefifo_7cf.tdf                                                                   ;             ;
; db/cntr_vg7.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Collin/Desktop/332/lab1/db/cntr_vg7.tdf                                                                       ;             ;
; db/altsyncram_7pu1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Collin/Desktop/332/lab1/db/altsyncram_7pu1.tdf                                                                ;             ;
; db/cntr_jgb.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Collin/Desktop/332/lab1/db/cntr_jgb.tdf                                                                       ;             ;
; alt_jtag_atlantic.v                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                               ;             ;
; altsyncram.tdf                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;             ;
; stratix_ram_block.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;             ;
; lpm_mux.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;             ;
; lpm_decode.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;             ;
; a_rdenreg.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;             ;
; altrom.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                      ;             ;
; altram.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                      ;             ;
; altdpram.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;             ;
; db/altsyncram_msi1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Collin/Desktop/332/lab1/db/altsyncram_msi1.tdf                                                                ;             ;
; altera_std_synchronizer.v                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                       ;             ;
; db/altsyncram_qid1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Collin/Desktop/332/lab1/db/altsyncram_qid1.tdf                                                                ;             ;
; sld_virtual_jtag_basic.v                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                        ;             ;
; db/altsyncram_mum1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Collin/Desktop/332/lab1/db/altsyncram_mum1.tdf                                                                ;             ;
; sld_hub.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                     ; altera_sld  ;
; db/ip/sld2dead247/alt_sld_fab.v                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                ;             ;
; sld_rom_sr.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                  ;             ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 689           ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 1084          ;
;     -- 7 input functions                    ; 25            ;
;     -- 6 input functions                    ; 159           ;
;     -- 5 input functions                    ; 290           ;
;     -- 4 input functions                    ; 172           ;
;     -- <=3 input functions                  ; 438           ;
;                                             ;               ;
; Dedicated logic registers                   ; 881           ;
;                                             ;               ;
; I/O pins                                    ; 2             ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 44032         ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 854           ;
; Total fan-out                               ; 9534          ;
; Average fan-out                             ; 4.49          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; |lab1                                                                                                                                   ; 1084 (1)            ; 881 (0)                   ; 44032             ; 0          ; 2    ; 0            ; |lab1                                                                                                                                                                                                                                                                                                                                                                 ; lab1                                         ; lab1         ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                      ; lab1         ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                    ; lab1         ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |lab1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                      ; lab1         ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                    ; lab1         ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                    ; lab1         ;
;    |lab1_jtag_uart_0:jtag_uart_0|                                                                                                       ; 116 (36)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                    ; lab1_jtag_uart_0                             ; lab1         ;
;       |alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|                                                                            ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                            ; work         ;
;       |lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|                                                                         ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                            ; lab1_jtag_uart_0_scfifo_r                    ; lab1         ;
;          |scfifo:rfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                               ; scfifo                                       ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                    ; scfifo_3291                                  ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                               ; a_dpfifo_5771                                ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                       ; a_fefifo_7cf                                 ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                  ; cntr_vg7                                     ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                       ; altsyncram_7pu1                              ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                         ; cntr_jgb                                     ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                               ; cntr_jgb                                     ; work         ;
;       |lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|                                                                         ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                            ; lab1_jtag_uart_0_scfifo_w                    ; lab1         ;
;          |scfifo:wfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                               ; scfifo                                       ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                    ; scfifo_3291                                  ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                               ; a_dpfifo_5771                                ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                       ; a_fefifo_7cf                                 ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                  ; cntr_vg7                                     ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                       ; altsyncram_7pu1                              ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                         ; cntr_jgb                                     ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                               ; cntr_jgb                                     ; work         ;
;    |lab1_mm_interconnect_0:mm_interconnect_0|                                                                                           ; 198 (0)             ; 93 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                        ; lab1_mm_interconnect_0                       ; lab1         ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                        ; lab1         ;
;       |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                        ; lab1         ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                        ; lab1         ;
;       |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                                 ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; lab1         ;
;       |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                   ; lab1         ;
;       |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                             ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                    ; altera_merlin_master_translator              ; lab1         ;
;       |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                             ; altera_merlin_master_translator              ; lab1         ;
;       |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                    ; lab1         ;
;       |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                    ; lab1         ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 4 (4)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator               ; lab1         ;
;       |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator               ; lab1         ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator               ; lab1         ;
;       |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                            ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; lab1         ;
;       |lab1_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                      ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                             ; lab1_mm_interconnect_0_cmd_demux             ; lab1         ;
;       |lab1_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                     ; lab1_mm_interconnect_0_cmd_demux_001         ; lab1         ;
;       |lab1_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                     ; lab1_mm_interconnect_0_cmd_demux_001         ; lab1         ;
;       |lab1_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                     ; lab1_mm_interconnect_0_cmd_demux_001         ; lab1         ;
;       |lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                                  ; 52 (48)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                         ; lab1_mm_interconnect_0_cmd_mux_002           ; lab1         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                     ; lab1         ;
;       |lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                                  ; 55 (51)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                         ; lab1_mm_interconnect_0_cmd_mux_002           ; lab1         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                     ; lab1         ;
;       |lab1_mm_interconnect_0_router:router|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                   ; lab1_mm_interconnect_0_router                ; lab1         ;
;       |lab1_mm_interconnect_0_router_001:router_001|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                           ; lab1_mm_interconnect_0_router_001            ; lab1         ;
;       |lab1_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                          ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                 ; lab1_mm_interconnect_0_rsp_mux               ; lab1         ;
;    |lab1_nios2_gen2_0:nios2_gen2_0|                                                                                                     ; 647 (0)             ; 571 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                  ; lab1_nios2_gen2_0                            ; lab1         ;
;       |lab1_nios2_gen2_0_cpu:cpu|                                                                                                       ; 647 (484)           ; 571 (302)                 ; 10240             ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                        ; lab1_nios2_gen2_0_cpu                        ; lab1         ;
;          |lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|                                                          ; 163 (7)             ; 269 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                    ; lab1_nios2_gen2_0_cpu_nios2_oci              ; lab1         ;
;             |lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|                                   ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                            ; lab1_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab1         ;
;                |lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|                                  ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab1_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab1         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                      ; work         ;
;                |lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|                                        ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab1_nios2_gen2_0_cpu_debug_slave_tck        ; lab1         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                      ; work         ;
;                |sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy|                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy                                                                               ; sld_virtual_jtag_basic                       ; work         ;
;             |lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|                                         ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                  ; lab1_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab1         ;
;             |lab1_nios2_gen2_0_cpu_nios2_oci_break:the_lab1_nios2_gen2_0_cpu_nios2_oci_break|                                           ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_break:the_lab1_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                    ; lab1_nios2_gen2_0_cpu_nios2_oci_break        ; lab1         ;
;             |lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|                                           ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                    ; lab1_nios2_gen2_0_cpu_nios2_oci_debug        ; lab1         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                ; altera_std_synchronizer                      ; work         ;
;             |lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|                                                 ; 77 (77)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                          ; lab1_nios2_gen2_0_cpu_nios2_ocimem           ; lab1         ;
;                |lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab1_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab1         ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                   ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                              ; work         ;
;          |lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a|                                           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                     ; lab1_nios2_gen2_0_cpu_register_bank_a_module ; lab1         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                            ; altsyncram_msi1                              ; work         ;
;          |lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b|                                           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                     ; lab1_nios2_gen2_0_cpu_register_bank_b_module ; lab1         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                            ; altsyncram_msi1                              ; work         ;
;    |lab1_onchip_memory2_0:onchip_memory2_0|                                                                                             ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |lab1|lab1_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                          ; lab1_onchip_memory2_0                        ; lab1         ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |lab1|lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                ; altsyncram                                   ; work         ;
;          |altsyncram_mum1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |lab1|lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mum1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_mum1                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 113 (1)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                      ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 112 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                  ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 112 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                             ; alt_sld_fab                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 112 (1)             ; 85 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                         ; alt_sld_fab_alt_sld_fab                      ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 111 (0)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 111 (76)            ; 79 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                ; sld_jtag_hub                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                        ; sld_rom_sr                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                      ; sld_shadow_jsm                               ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------+
; lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                      ;
; lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                      ;
; lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mum1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; lab1_onchip_memory2_0.hex ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |lab1                                                                                                                                                                                                                                                                     ; lab1.qsys       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |lab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_irq_mapper:irq_mapper                                                                                                                                                                                                                                          ; lab1.qsys       ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                        ; lab1.qsys       ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                            ; lab1.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                 ; lab1.qsys       ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                        ; lab1.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                             ; lab1.qsys       ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; lab1.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                             ; lab1.qsys       ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; lab1.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                             ; lab1.qsys       ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; lab1.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                 ; lab1.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                         ; lab1.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                     ; lab1.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                 ; lab1.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                             ; lab1.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                             ; lab1.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                              ; lab1.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                         ; lab1.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                    ; lab1.qsys       ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                  ; lab1.qsys       ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                        ; lab1.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                               ; lab1.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                          ; lab1.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                     ; lab1.qsys       ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                           ; lab1.qsys       ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                 ; lab1.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                        ; lab1.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                   ; lab1.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                              ; lab1.qsys       ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router:router                                                                                                                                                                                       ; lab1.qsys       ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_001:router_001                                                                                                                                                                               ; lab1.qsys       ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_002:router_002                                                                                                                                                                               ; lab1.qsys       ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_002:router_003                                                                                                                                                                               ; lab1.qsys       ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_004:router_004                                                                                                                                                                               ; lab1.qsys       ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_004:router_005                                                                                                                                                                               ; lab1.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                 ; lab1.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                             ; lab1.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                         ; lab1.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                         ; lab1.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                     ; lab1.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                             ; lab1.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                 ; lab1.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                            ; lab1.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                       ; lab1.qsys       ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                      ; lab1.qsys       ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                            ; lab1.qsys       ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                              ; lab1.qsys       ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |lab1|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; lab1.qsys       ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |lab1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                          ; lab1.qsys       ;
; Altera ; altera_avalon_sysid_qsys        ; 18.1    ; N/A          ; N/A          ; |lab1|lab1_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                                      ; lab1.qsys       ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                   ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                   ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                   ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                   ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                   ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Total number of protected registers is 46                                                                                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,8,9,11,12,16,19..21,25,27,28,31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_im:the_lab1_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_im:the_lab1_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                   ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                   ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                   ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                   ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                   ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                   ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                   ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                   ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                   ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                  ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                  ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                  ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                    ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                    ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                    ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                    ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                    ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                    ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                           ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                           ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                           ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                           ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                           ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                           ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                             ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                             ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                             ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                             ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                          ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                          ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                          ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                          ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2,3,5..7,10,13..15,17,18,22..24,26,29]                                                                                                                                          ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                               ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                             ; Merged with lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                      ; Merged with lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                     ; Merged with lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                               ; Merged with lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                           ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                           ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                           ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                           ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                           ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                    ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                    ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                    ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                    ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                    ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                    ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                          ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                          ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                          ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                          ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                             ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                             ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                             ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                             ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                     ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                            ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                            ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                              ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                           ; Merged with lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                           ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_break:the_lab1_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_break:the_lab1_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 311                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                  ; Stuck at GND              ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                           ; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ;                           ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                    ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                         ; Stuck at GND              ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ;                           ; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                           ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                           ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_break:the_lab1_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                        ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                           ; Lost Fanouts              ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ;                           ; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                        ; Lost Fanouts              ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ;                           ; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                      ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_break:the_lab1_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                          ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                           ; Lost Fanouts              ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                        ; Lost Fanouts              ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                          ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                           ; Stuck at GND              ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                        ; Stuck at GND              ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                           ; Lost Fanouts              ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                             ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                        ; Lost Fanouts              ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                          ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                         ; Stuck at GND              ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ; Stuck at GND              ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                        ; Stuck at GND              ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                           ; Stuck at GND              ; lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC              ; lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC              ; lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                 ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 881   ;
; Number of registers using Synchronous Clear  ; 211   ;
; Number of registers using Synchronous Load   ; 161   ;
; Number of registers using Asynchronous Clear ; 549   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 375   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                      ; 11      ;
; lab1_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                              ; 3       ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                         ; 6       ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                          ; 3       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; lab1_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                                     ; 5       ;
; lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                          ; 20      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                               ; 6       ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                 ; 8       ;
; lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                        ; 2       ;
; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                   ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 8       ;
; lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                        ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 27                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |lab1|lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                          ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab1|lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                               ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]                                                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_break:the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                                                                                                                                                                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab1|lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab1|lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab1|lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|E_logic_result[29]                                                                                                                                                                                                                                 ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]                                                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab1|lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mum1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------+----------------------------------------+
; Parameter Name ; Value                     ; Type                                   ;
+----------------+---------------------------+----------------------------------------+
; INIT_FILE      ; lab1_onchip_memory2_0.hex ; String                                 ;
+----------------+---------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+----------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                         ;
+------------------------------------+---------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                      ;
; WIDTH_A                            ; 32                        ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                        ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                      ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                      ;
; WIDTH_B                            ; 1                         ; Untyped                                      ;
; WIDTHAD_B                          ; 1                         ; Untyped                                      ;
; NUMWORDS_B                         ; 1                         ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                         ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                      ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                      ;
; INIT_FILE                          ; lab1_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 1024                      ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_mum1           ; Untyped                                      ;
+------------------------------------+---------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                              ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                              ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                              ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                              ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                              ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                              ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                     ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                     ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                     ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router:router|lab1_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_001:router_001|lab1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_002:router_002|lab1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_002:router_003|lab1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_004:router_004|lab1_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_004:router_005|lab1_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                 ;
; Entity Instance            ; lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_004:router_004|lab1_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_002:router_002|lab1_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_001:router_001|lab1_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router:router|lab1_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------+
; Port   ; Type  ; Severity ; Details                                ;
+--------+-------+----------+----------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                           ;
+--------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_pib:the_lab1_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo|lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab1_nios2_gen2_0_cpu_nios2_oci_dtrace|lab1_nios2_gen2_0_cpu_nios2_oci_td_mode:lab1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab1_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                         ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_test_bench:the_lab1_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "lab1_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic"                                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_jtag_uart_0:jtag_uart_0"                                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 796                         ;
;     CLR               ; 205                         ;
;     CLR SCLR          ; 68                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 68                          ;
;     ENA               ; 63                          ;
;     ENA CLR           ; 104                         ;
;     ENA CLR SCLR      ; 43                          ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 21                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 32                          ;
;     plain             ; 93                          ;
; arriav_lcell_comb     ; 971                         ;
;     arith             ; 105                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 61                          ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 23                          ;
;         7 data inputs ; 23                          ;
;     normal            ; 843                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 126                         ;
;         3 data inputs ; 143                         ;
;         4 data inputs ; 158                         ;
;         5 data inputs ; 265                         ;
;         6 data inputs ; 135                         ;
; boundary_port         ; 41                          ;
; stratixv_ram_block    ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 5.30                        ;
; Average LUT depth     ; 1.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Feb 09 18:56:35 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/lab1.v
    Info (12023): Found entity 1: lab1 File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_irq_mapper.sv
    Info (12023): Found entity 1: lab1_irq_mapper File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0.v
    Info (12023): Found entity 1: lab1_mm_interconnect_0 File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab1_mm_interconnect_0_avalon_st_adapter File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab1_mm_interconnect_0_rsp_mux_001 File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab1/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab1_mm_interconnect_0_rsp_mux File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab1_mm_interconnect_0_rsp_demux File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: lab1_mm_interconnect_0_cmd_mux_002 File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab1_mm_interconnect_0_cmd_mux File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab1_mm_interconnect_0_cmd_demux_001 File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab1_mm_interconnect_0_cmd_demux File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: lab1_mm_interconnect_0_router_004_default_decode File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: lab1_mm_interconnect_0_router_004 File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab1_mm_interconnect_0_router_002_default_decode File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab1_mm_interconnect_0_router_002 File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab1_mm_interconnect_0_router_001_default_decode File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab1_mm_interconnect_0_router_001 File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab1_mm_interconnect_0_router_default_decode File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab1_mm_interconnect_0_router File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_sysid_qsys_0.v
    Info (12023): Found entity 1: lab1_sysid_qsys_0 File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_onchip_memory2_0.v
    Info (12023): Found entity 1: lab1_onchip_memory2_0 File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_nios2_gen2_0.v
    Info (12023): Found entity 1: lab1_nios2_gen2_0 File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab1_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab1_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab1_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab1_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab1_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab1_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab1_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab1_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab1_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab1_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab1_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab1_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab1_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab1_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab1_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab1_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab1_nios2_gen2_0_cpu_nios2_oci File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab1_nios2_gen2_0_cpu File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab1_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab1_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab1_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab1_nios2_gen2_0_cpu_test_bench File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab1/synthesis/submodules/lab1_jtag_uart_0.v
    Info (12023): Found entity 1: lab1_jtag_uart_0_sim_scfifo_w File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab1_jtag_uart_0_scfifo_w File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab1_jtag_uart_0_sim_scfifo_r File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab1_jtag_uart_0_scfifo_r File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab1_jtag_uart_0 File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v Line: 331
Info (12127): Elaborating entity "lab1" for the top level hierarchy
Info (12128): Elaborating entity "lab1_jtag_uart_0" for hierarchy "lab1_jtag_uart_0:jtag_uart_0" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v Line: 65
Info (12128): Elaborating entity "lab1_jtag_uart_0_scfifo_w" for hierarchy "lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/Collin/Desktop/332/lab1/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/Collin/Desktop/332/lab1/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/Collin/Desktop/332/lab1/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/Collin/Desktop/332/lab1/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/Collin/Desktop/332/lab1/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/Collin/Desktop/332/lab1/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/Collin/Desktop/332/lab1/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/Collin/Desktop/332/lab1/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/Collin/Desktop/332/lab1/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/Collin/Desktop/332/lab1/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/Collin/Desktop/332/lab1/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "lab1_jtag_uart_0_scfifo_r" for hierarchy "lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab1_nios2_gen2_0" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v Line: 94
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_test_bench" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_test_bench:the_lab1_nios2_gen2_0_cpu_test_bench" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/Users/Collin/Desktop/332/lab1/db/altsyncram_msi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_break:the_lab1_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab1_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab1_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab1_nios2_gen2_0_cpu_nios2_oci_dtrace|lab1_nios2_gen2_0_cpu_nios2_oci_td_mode:lab1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo|lab1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo|lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo|lab1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_pib:the_lab1_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_oci_im:the_lab1_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/Collin/Desktop/332/lab1/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab1_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab1_onchip_memory2_0" for hierarchy "lab1_onchip_memory2_0:onchip_memory2_0" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v Line: 108
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab1_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mum1.tdf
    Info (12023): Found entity 1: altsyncram_mum1 File: C:/Users/Collin/Desktop/332/lab1/db/altsyncram_mum1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mum1" for hierarchy "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mum1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab1_sysid_qsys_0" for hierarchy "lab1_sysid_qsys_0:sysid_qsys_0" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v Line: 115
Info (12128): Elaborating entity "lab1_mm_interconnect_0" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v Line: 157
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 418
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 478
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 542
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 606
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 670
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 734
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 815
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 896
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 980
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 1021
Info (12128): Elaborating entity "lab1_mm_interconnect_0_router" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router:router" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 1412
Info (12128): Elaborating entity "lab1_mm_interconnect_0_router_default_decode" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router:router|lab1_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv Line: 187
Info (12128): Elaborating entity "lab1_mm_interconnect_0_router_001" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_001:router_001" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 1428
Info (12128): Elaborating entity "lab1_mm_interconnect_0_router_001_default_decode" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_001:router_001|lab1_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "lab1_mm_interconnect_0_router_002" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_002:router_002" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 1444
Info (12128): Elaborating entity "lab1_mm_interconnect_0_router_002_default_decode" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_002:router_002|lab1_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "lab1_mm_interconnect_0_router_004" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_004:router_004" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 1476
Info (12128): Elaborating entity "lab1_mm_interconnect_0_router_004_default_decode" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_router_004:router_004|lab1_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "lab1_mm_interconnect_0_cmd_demux" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 1527
Info (12128): Elaborating entity "lab1_mm_interconnect_0_cmd_demux_001" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 1550
Info (12128): Elaborating entity "lab1_mm_interconnect_0_cmd_mux" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 1567
Info (12128): Elaborating entity "lab1_mm_interconnect_0_cmd_mux_002" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 1607
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab1_mm_interconnect_0_rsp_demux" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 1647
Info (12128): Elaborating entity "lab1_mm_interconnect_0_rsp_mux" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 1745
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab1_mm_interconnect_0_rsp_mux_001" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 1768
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "lab1_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v Line: 1797
Info (12128): Elaborating entity "lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab1_mm_interconnect_0:mm_interconnect_0|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab1_irq_mapper" for hierarchy "lab1_irq_mapper:irq_mapper" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v Line: 164
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v Line: 227
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001" File: C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v Line: 290
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.02.09.18:56:47 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 37 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Collin/Desktop/332/lab1/output_files/lab1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1586 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1435 logic cells
    Info (21064): Implemented 144 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4974 megabytes
    Info: Processing ended: Fri Feb 09 18:56:57 2024
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Collin/Desktop/332/lab1/output_files/lab1.map.smsg.


