{"vcs1":{"timestamp_begin":1731076821.110234725, "rt":2.34, "ut":0.46, "st":0.25}}
{"vcselab":{"timestamp_begin":1731076823.544899651, "rt":1.25, "ut":0.22, "st":0.18}}
{"link":{"timestamp_begin":1731076824.872730968, "rt":0.34, "ut":0.12, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731076820.536652945}
{"VCS_COMP_START_TIME": 1731076820.536652945}
{"VCS_COMP_END_TIME": 1731076827.038472987}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231540}}
