5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd assert1.vcd -o assert1.cdd -v assert1.v
3 0 $root $root NA 0 0 1
3 0 main main assert1.v 1 21 1
2 1 6 50005 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 2 6 10001 0 1 400 0 0 a
2 3 6 10005 1 37 1006 1 2
2 4 0 0 1 4e 20002 0 0 1 2 2
2 5 8 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 6 8 10002 2 2c 12000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 9 50005 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 8 9 10001 0 1 400 0 0 a
2 9 9 10005 1 37 a 7 8
1 a 3 830004 1 0 0 0 1 1 102
4 9 0 0
4 6 9 0
4 4 6 6
4 3 4 4
