#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Dec  4 14:02:58 2022
# Process ID: 14304
# Current directory: C:/Users/Administrator/Documents/Project/optical_project/fpga1
# Command line: vivado.exe -mode batch -source build.tcl
# Log file: C:/Users/Administrator/Documents/Project/optical_project/fpga1/vivado.log
# Journal file: C:/Users/Administrator/Documents/Project/optical_project/fpga1\vivado.jou
# Running On: LAPTOP-RUL95I59, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16946 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7a100tcsg324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
deleting contents of obj
# read_verilog -sv [ glob ./src/*.sv ]
read_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1638.047 ; gain = 0.000
# read_verilog  [ glob ./src/*.v ]
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_ip ./ip/fifo_generator_0/fifo_generator_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [Vivado 12-13651] The IP file 'C:/Users/Administrator/Documents/Project/optical_project/fpga1/ip/fifo_generator_0/fifo_generator_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Administrator/Documents/Project/tmp.gen/sources_1/ip/fifo_generator_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
CRITICAL WARNING: [filemgmt 20-1365] Unable to generate target(s) for the following file is locked: C:/Users/Administrator/Documents/Project/optical_project/fpga1/ip/fifo_generator_0/fifo_generator_0.xci
Locked reason: 
* IP 'fifo_generator_0' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [Vivado 12-13651] The IP file 'C:/Users/Administrator/Documents/Project/optical_project/fpga1/ip/fifo_generator_0/fifo_generator_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Administrator/Documents/Project/tmp.gen/sources_1/ip/fifo_generator_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top fifo_generator_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Synthesis target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Administrator/Documents/Project/optical_project/fpga1/ip/fifo_generator_0/fifo_generator_0.xci

WARNING: [IP_Flow 19-2162] IP 'fifo_generator_0' is locked:
* IP 'fifo_generator_0' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2476
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1638.047 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'fifo_generator_0' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1705.621 ; gain = 67.574
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 3 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
ERROR: [Vivado 12-398] No designs are open
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1705.621 ; gain = 67.574
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7a100tcsg324-1 -verbose
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Synthesis target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Administrator/Documents/Project/optical_project/fpga1/ip/fifo_generator_0/fifo_generator_0.xci

WARNING: [IP_Flow 19-2162] IP 'fifo_generator_0' is locked:
* IP 'fifo_generator_0' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 2 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Runs 36-527] DCP does not exist: c:/Users/Administrator/Documents/Project/tmp.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp
INFO: [Common 17-206] Exiting Vivado at Sun Dec  4 14:03:30 2022...
