#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec 11 19:08:31 2021
# Process ID: 10241
# Current directory: /home/iabilheira/Documents/Amp-lified
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/iabilheira/Documents/Amp-lified/vivado.log
# Journal file: /home/iabilheira/Documents/Amp-lified/vivado.jou
#-----------------------------------------------------------
source build.tcl
# read_verilog [ glob ./*.sv ]
# read_xdc ./main.xdc
# synth_design -top main -part xc7a15tcpg236-1
Command: synth_design -top main -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10253
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2481.977 ; gain = 0.000 ; free physical = 9652 ; free virtual = 14560
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/iabilheira/Documents/Amp-lified/main.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'main' (1#1) [/home/iabilheira/Documents/Amp-lified/main.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2481.977 ; gain = 0.000 ; free physical = 8794 ; free virtual = 13703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2481.977 ; gain = 0.000 ; free physical = 8788 ; free virtual = 13697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2481.977 ; gain = 0.000 ; free physical = 8788 ; free virtual = 13697
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2481.977 ; gain = 0.000 ; free physical = 8782 ; free virtual = 13691
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/iabilheira/Documents/Amp-lified/main.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [/home/iabilheira/Documents/Amp-lified/main.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iabilheira/Documents/Amp-lified/main.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [/home/iabilheira/Documents/Amp-lified/main.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sysclk]'. [/home/iabilheira/Documents/Amp-lified/main.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'pwm_out'. [/home/iabilheira/Documents/Amp-lified/main.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iabilheira/Documents/Amp-lified/main.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_not_out'. [/home/iabilheira/Documents/Amp-lified/main.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iabilheira/Documents/Amp-lified/main.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/iabilheira/Documents/Amp-lified/main.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.918 ; gain = 0.000 ; free physical = 9540 ; free virtual = 14449
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2545.918 ; gain = 0.000 ; free physical = 9540 ; free virtual = 14449
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9590 ; free virtual = 14499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9590 ; free virtual = 14499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9590 ; free virtual = 14499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9589 ; free virtual = 14499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9577 ; free virtual = 14490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9459 ; free virtual = 14371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9459 ; free virtual = 14371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9458 ; free virtual = 14370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9457 ; free virtual = 14370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9457 ; free virtual = 14370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9458 ; free virtual = 14370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9458 ; free virtual = 14370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9458 ; free virtual = 14370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9458 ; free virtual = 14370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     2|
|6     |LUT4   |    10|
|7     |LUT5   |     2|
|8     |LUT6   |     2|
|9     |FDRE   |     8|
|10    |IBUF   |    12|
|11    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9458 ; free virtual = 14370
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2545.918 ; gain = 0.000 ; free physical = 9531 ; free virtual = 14444
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2545.918 ; gain = 63.941 ; free physical = 9531 ; free virtual = 14444
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.918 ; gain = 0.000 ; free physical = 9525 ; free virtual = 14437
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/iabilheira/Documents/Amp-lified/main.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [/home/iabilheira/Documents/Amp-lified/main.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iabilheira/Documents/Amp-lified/main.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [/home/iabilheira/Documents/Amp-lified/main.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sysclk]'. [/home/iabilheira/Documents/Amp-lified/main.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'pwm_out'. [/home/iabilheira/Documents/Amp-lified/main.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iabilheira/Documents/Amp-lified/main.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_not_out'. [/home/iabilheira/Documents/Amp-lified/main.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iabilheira/Documents/Amp-lified/main.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/iabilheira/Documents/Amp-lified/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.918 ; gain = 0.000 ; free physical = 9557 ; free virtual = 14469
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cdd78206
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2545.918 ; gain = 64.031 ; free physical = 9701 ; free virtual = 14614
# write_checkpoint -force synthesis.checkpoint
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/iabilheira/Documents/Amp-lified/synthesis.checkpoint' has been generated.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2609.949 ; gain = 24.012 ; free physical = 9695 ; free virtual = 14608

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1816b4042

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2665.762 ; gain = 55.812 ; free physical = 9402 ; free virtual = 14314

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1816b4042

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2816.730 ; gain = 0.000 ; free physical = 9250 ; free virtual = 14163
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1816b4042

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2816.730 ; gain = 0.000 ; free physical = 9250 ; free virtual = 14163
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15e90f9a8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2816.730 ; gain = 0.000 ; free physical = 9250 ; free virtual = 14163
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15e90f9a8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2816.730 ; gain = 0.000 ; free physical = 9250 ; free virtual = 14163
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15e90f9a8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2816.730 ; gain = 0.000 ; free physical = 9250 ; free virtual = 14163
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15e90f9a8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2816.730 ; gain = 0.000 ; free physical = 9250 ; free virtual = 14163
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.730 ; gain = 0.000 ; free physical = 9250 ; free virtual = 14163
Ending Logic Optimization Task | Checksum: d34f57f7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2816.730 ; gain = 0.000 ; free physical = 9250 ; free virtual = 14163

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d34f57f7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.730 ; gain = 0.000 ; free physical = 9389 ; free virtual = 14301

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d34f57f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.730 ; gain = 0.000 ; free physical = 9389 ; free virtual = 14301

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.730 ; gain = 0.000 ; free physical = 9389 ; free virtual = 14301
Ending Netlist Obfuscation Task | Checksum: d34f57f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.730 ; gain = 0.000 ; free physical = 9389 ; free virtual = 14301
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9347 ; free virtual = 14260
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 949ac4e3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9347 ; free virtual = 14260
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9347 ; free virtual = 14260

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c220ab6f

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9370 ; free virtual = 14283

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 130b1ce2f

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9372 ; free virtual = 14285

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 130b1ce2f

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9372 ; free virtual = 14285
Phase 1 Placer Initialization | Checksum: 130b1ce2f

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9372 ; free virtual = 14285

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 130b1ce2f

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9372 ; free virtual = 14285

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 130b1ce2f

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9372 ; free virtual = 14285

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 130b1ce2f

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9372 ; free virtual = 14285

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 1bf9f4f5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9353 ; free virtual = 14266
Phase 2 Global Placement | Checksum: 1bf9f4f5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9353 ; free virtual = 14266

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bf9f4f5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9353 ; free virtual = 14266

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 137221896

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9353 ; free virtual = 14266

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c262b4e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9353 ; free virtual = 14266

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c262b4e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9353 ; free virtual = 14266

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: af7c5700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9353 ; free virtual = 14266

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: af7c5700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9353 ; free virtual = 14266

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: af7c5700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9353 ; free virtual = 14266
Phase 3 Detail Placement | Checksum: af7c5700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9353 ; free virtual = 14266

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: af7c5700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9353 ; free virtual = 14266

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: af7c5700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9355 ; free virtual = 14268

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: af7c5700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9355 ; free virtual = 14268
Phase 4.3 Placer Reporting | Checksum: af7c5700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9355 ; free virtual = 14268

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9355 ; free virtual = 14268

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9355 ; free virtual = 14268
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1667eabce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9355 ; free virtual = 14268
Ending Placer Task | Checksum: 138ac310e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9355 ; free virtual = 14268
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# write_checkpoint -force place.checkpoint
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2880.762 ; gain = 0.000 ; free physical = 9366 ; free virtual = 14280
INFO: [Common 17-1381] The checkpoint '/home/iabilheira/Documents/Amp-lified/place.checkpoint' has been generated.
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 59ed52ad ConstDB: 0 ShapeSum: debede61 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 80c1210c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.766 ; gain = 0.000 ; free physical = 9235 ; free virtual = 14148
Post Restoration Checksum: NetGraph: 1b43094b NumContArr: 657e17c1 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 80c1210c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.766 ; gain = 0.000 ; free physical = 9207 ; free virtual = 14119

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 80c1210c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.766 ; gain = 0.000 ; free physical = 9207 ; free virtual = 14119
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 52ea0ed3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.766 ; gain = 0.000 ; free physical = 9199 ; free virtual = 14112

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 52ea0ed3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.766 ; gain = 0.000 ; free physical = 9199 ; free virtual = 14112
Phase 3 Initial Routing | Checksum: 669b1a71

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.766 ; gain = 0.000 ; free physical = 9201 ; free virtual = 14114

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1628ceebe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.766 ; gain = 0.000 ; free physical = 9200 ; free virtual = 14113
Phase 4 Rip-up And Reroute | Checksum: 1628ceebe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.766 ; gain = 0.000 ; free physical = 9200 ; free virtual = 14113

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1628ceebe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.766 ; gain = 0.000 ; free physical = 9200 ; free virtual = 14113

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1628ceebe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.766 ; gain = 0.000 ; free physical = 9200 ; free virtual = 14112
Phase 6 Post Hold Fix | Checksum: 1628ceebe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.766 ; gain = 0.000 ; free physical = 9200 ; free virtual = 14112

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00374711 %
  Global Horizontal Routing Utilization  = 0.00390422 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1628ceebe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.766 ; gain = 0.000 ; free physical = 9199 ; free virtual = 14112

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1628ceebe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.766 ; gain = 0.000 ; free physical = 9197 ; free virtual = 14110

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1224e6d0a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2888.793 ; gain = 7.027 ; free physical = 9197 ; free virtual = 14109
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2888.793 ; gain = 7.027 ; free physical = 9230 ; free virtual = 14143

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2888.793 ; gain = 8.031 ; free physical = 9230 ; free virtual = 14143
# write_checkpoint -force route.checkpoint
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2888.793 ; gain = 0.000 ; free physical = 9230 ; free virtual = 14144
INFO: [Common 17-1381] The checkpoint '/home/iabilheira/Documents/Amp-lified/route.checkpoint' has been generated.
# report_timing_summary -file timing_summary.log
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file timing.log -verbose
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_utilization -file usage.log -verbose
# report_drc -file drc.log -verbose
Command: report_drc -file drc.log -verbose
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-593] The IP 'Zynq UltraScale+ MPSoC', version 3.3, is no longer found in the user IP repository /home/iabilheira/Documents/xilinx/Vivado/2021.1/data/ip. It will not be included in the IP Catalog. (It used to be found at /home/iabilheira/Documents/xilinx/Vivado/2021.1/data/ip/xilinx/zynq_ultra_ps_e_v3_3.)
WARNING: [IP_Flow 19-593] The IP 'ZYNQMPSOC Processing System VIP', version 1.0, is no longer found in the user IP repository /home/iabilheira/Documents/xilinx/Vivado/2021.1/data/ip. It will not be included in the IP Catalog. (It used to be found at /home/iabilheira/Documents/xilinx/Vivado/2021.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/iabilheira/Documents/xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/iabilheira/Documents/Amp-lified/drc.log.
report_drc completed successfully
# report_clocks -file clocks.log
WARNING: [Vivado 12-3502] Design has no clocks defined.
# write_bitstream -force ./main.bit
Command: write_bitstream -force ./main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 13 out of 13 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: duty[7:0], clk, ena, out, rst, and step.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 13 out of 13 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: duty[7:0], clk, ena, out, rst, and step.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

    while executing
"write_bitstream -force ./main.bit"
    (file "build.tcl" line 28)
INFO: [Common 17-206] Exiting Vivado at Sat Dec 11 19:09:10 2021...
