
  input  :
    - instr    : {type : "instr_t"} 
  output :
    - uop      : {type : "uop_t"        , init : "uop_t.ADDI"   }
    - rs1      : {type : "isaReg_t"     , value: "instr[19:15]"}
    - rdRs1En  : {type : "logic   "     , init : "1'b0" }
    - rs2      : {type : "isaReg_t"     , value: "instr[24:20]"}
    - rdRs2En  : {type : "logic   "     , init : "1'b0" }
    - rd       : {type : "isaReg_t"     , value: "instr[11:7]"}
    - illigal  : {type : "logic"        , init : "1'b0" }
    - ecall    : {type : "logic"        , init : "1'b0" }
    - ebreak   : {type : "logic"        , init : "1'b0" }
    - mret     : {type : "logic"        , init : "1'b0" }
    - sret     : {type : "logic"        , init : "1'b0" }
    - uret     : {type : "logic"        , init : "1'b0" }
  temp : 
    - immType  : {type : "immType_t"    , init : "immType_t.I"}
    - opcode   : {type : "logic[6:0]"   , value: "instr[6:0]"}
    - func3    : {type : "logic[2:0]"   , value: "instr[14:12]"}
    - func7    : {type : "logic[6:0]"   , value: "instr[31:25]"}
    - FENCE2   : {type : "logic[12:0]"   , value: "instr[19:7]"}
    - FENCE3   : {type : "logic[4:0]"   , value: "instr[31:27]"}
    - FENCEI   : {type : "logic[11:0]"   , value: "instr[31:20]"}