TimeQuest Timing Analyzer report for DE1_TOP
Sat Jun 23 00:06:59 2018
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Minimum Pulse Width: 'CLOCK_50'
 14. Slow Model Minimum Pulse Width: 'CLOCK_27[0]'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Output Enable Times
 20. Minimum Output Enable Times
 21. Output Disable Times
 22. Minimum Output Disable Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'CLOCK_50'
 29. Fast Model Hold: 'CLOCK_50'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'CLOCK_27[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths
 50. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE1_TOP                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                                         ; Targets                                                          ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------------------------------+------------------------------------------------------------------+
; CLOCK_27[0]                                                  ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                                ; { CLOCK_27[0] }                                                  ;
; CLOCK_50                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                                ; { CLOCK_50 }                                                     ;
; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ; Generated ; 82.010 ; 12.19 MHz  ; 0.000 ; 41.005 ; 50.00      ; 31        ; 14          ;       ;        ;           ;            ; false    ; CLOCK_27[0] ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|inclk[0] ; { gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] } ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 12.03 MHz ; 12.03 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; CLOCK_50 ; -82.153 ; -66931.120    ;
+----------+---------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.445 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; CLOCK_50    ; -2.064 ; -13620.985      ;
; CLOCK_27[0] ; 18.518 ; 0.000           ;
+-------------+--------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                             ;
+---------+-------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -82.153 ; vibrato:vib|delay_c[0]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.974     ;
; -82.153 ; vibrato:vib|delay_c[1]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.974     ;
; -82.153 ; vibrato:vib|delay_c[2]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.974     ;
; -82.153 ; vibrato:vib|delay_c[3]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.974     ;
; -82.153 ; vibrato:vib|delay_c[4]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.974     ;
; -82.153 ; vibrato:vib|delay_c[5]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.974     ;
; -82.153 ; vibrato:vib|delay_c[6]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.974     ;
; -82.153 ; vibrato:vib|delay_c[7]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.974     ;
; -82.153 ; vibrato:vib|delay_c[8]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.974     ;
; -82.153 ; vibrato:vib|delay_c[9]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.974     ;
; -82.139 ; vibrato:vib|delay_c[10] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.960     ;
; -82.139 ; vibrato:vib|delay_c[11] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.960     ;
; -82.139 ; vibrato:vib|delay_c[12] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.960     ;
; -82.041 ; vibrato:vib|delay_c[16] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.223     ; 82.856     ;
; -82.041 ; vibrato:vib|delay_c[17] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.223     ; 82.856     ;
; -81.919 ; vibrato:vib|delay_c[13] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.740     ;
; -81.919 ; vibrato:vib|delay_c[14] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.740     ;
; -81.919 ; vibrato:vib|delay_c[15] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 82.740     ;
; -81.774 ; vibrato:vib|delay_c[18] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.223     ; 82.589     ;
; -81.774 ; vibrato:vib|delay_c[19] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.223     ; 82.589     ;
; -81.671 ; vibrato:vib|delay_c[20] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.223     ; 82.486     ;
; -81.317 ; vibrato:vib|delay_c[21] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.223     ; 82.132     ;
; -80.885 ; vibrato:vib|delay_c[22] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.223     ; 81.700     ;
; -80.095 ; vibrato:vib|delay_c[0]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.917     ;
; -80.095 ; vibrato:vib|delay_c[1]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.917     ;
; -80.095 ; vibrato:vib|delay_c[2]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.917     ;
; -80.095 ; vibrato:vib|delay_c[3]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.917     ;
; -80.095 ; vibrato:vib|delay_c[4]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.917     ;
; -80.095 ; vibrato:vib|delay_c[5]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.917     ;
; -80.095 ; vibrato:vib|delay_c[6]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.917     ;
; -80.095 ; vibrato:vib|delay_c[7]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.917     ;
; -80.095 ; vibrato:vib|delay_c[8]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.917     ;
; -80.095 ; vibrato:vib|delay_c[9]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.917     ;
; -80.081 ; vibrato:vib|delay_c[10] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.903     ;
; -80.081 ; vibrato:vib|delay_c[11] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.903     ;
; -80.081 ; vibrato:vib|delay_c[12] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.903     ;
; -79.983 ; vibrato:vib|delay_c[16] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 80.799     ;
; -79.983 ; vibrato:vib|delay_c[17] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 80.799     ;
; -79.861 ; vibrato:vib|delay_c[13] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.683     ;
; -79.861 ; vibrato:vib|delay_c[14] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.683     ;
; -79.861 ; vibrato:vib|delay_c[15] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 80.683     ;
; -79.716 ; vibrato:vib|delay_c[18] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 80.532     ;
; -79.716 ; vibrato:vib|delay_c[19] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 80.532     ;
; -79.613 ; vibrato:vib|delay_c[20] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 80.429     ;
; -79.259 ; vibrato:vib|delay_c[21] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 80.075     ;
; -78.827 ; vibrato:vib|delay_c[22] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 79.643     ;
; -77.144 ; vibrato:vib|delay_c[0]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.969     ;
; -77.144 ; vibrato:vib|delay_c[1]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.969     ;
; -77.144 ; vibrato:vib|delay_c[2]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.969     ;
; -77.144 ; vibrato:vib|delay_c[3]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.969     ;
; -77.144 ; vibrato:vib|delay_c[4]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.969     ;
; -77.144 ; vibrato:vib|delay_c[5]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.969     ;
; -77.144 ; vibrato:vib|delay_c[6]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.969     ;
; -77.144 ; vibrato:vib|delay_c[7]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.969     ;
; -77.144 ; vibrato:vib|delay_c[8]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.969     ;
; -77.144 ; vibrato:vib|delay_c[9]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.969     ;
; -77.130 ; vibrato:vib|delay_c[10] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.955     ;
; -77.130 ; vibrato:vib|delay_c[11] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.955     ;
; -77.130 ; vibrato:vib|delay_c[12] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.955     ;
; -77.032 ; vibrato:vib|delay_c[16] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.219     ; 77.851     ;
; -77.032 ; vibrato:vib|delay_c[17] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.219     ; 77.851     ;
; -76.910 ; vibrato:vib|delay_c[13] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.735     ;
; -76.910 ; vibrato:vib|delay_c[14] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.735     ;
; -76.910 ; vibrato:vib|delay_c[15] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 77.735     ;
; -76.765 ; vibrato:vib|delay_c[18] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.219     ; 77.584     ;
; -76.765 ; vibrato:vib|delay_c[19] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.219     ; 77.584     ;
; -76.662 ; vibrato:vib|delay_c[20] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.219     ; 77.481     ;
; -76.308 ; vibrato:vib|delay_c[21] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.219     ; 77.127     ;
; -75.876 ; vibrato:vib|delay_c[22] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.219     ; 76.695     ;
; -73.924 ; vibrato:vib|delay_c[0]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.746     ;
; -73.924 ; vibrato:vib|delay_c[1]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.746     ;
; -73.924 ; vibrato:vib|delay_c[2]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.746     ;
; -73.924 ; vibrato:vib|delay_c[3]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.746     ;
; -73.924 ; vibrato:vib|delay_c[4]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.746     ;
; -73.924 ; vibrato:vib|delay_c[5]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.746     ;
; -73.924 ; vibrato:vib|delay_c[6]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.746     ;
; -73.924 ; vibrato:vib|delay_c[7]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.746     ;
; -73.924 ; vibrato:vib|delay_c[8]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.746     ;
; -73.924 ; vibrato:vib|delay_c[9]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.746     ;
; -73.910 ; vibrato:vib|delay_c[10] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.732     ;
; -73.910 ; vibrato:vib|delay_c[11] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.732     ;
; -73.910 ; vibrato:vib|delay_c[12] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.732     ;
; -73.812 ; vibrato:vib|delay_c[16] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 74.628     ;
; -73.812 ; vibrato:vib|delay_c[17] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 74.628     ;
; -73.690 ; vibrato:vib|delay_c[13] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.512     ;
; -73.690 ; vibrato:vib|delay_c[14] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.512     ;
; -73.690 ; vibrato:vib|delay_c[15] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 74.512     ;
; -73.545 ; vibrato:vib|delay_c[18] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 74.361     ;
; -73.545 ; vibrato:vib|delay_c[19] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 74.361     ;
; -73.442 ; vibrato:vib|delay_c[20] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 74.258     ;
; -73.088 ; vibrato:vib|delay_c[21] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 73.904     ;
; -72.656 ; vibrato:vib|delay_c[22] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 73.472     ;
; -70.335 ; vibrato:vib|delay_c[0]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 71.160     ;
; -70.335 ; vibrato:vib|delay_c[1]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 71.160     ;
; -70.335 ; vibrato:vib|delay_c[2]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 71.160     ;
; -70.335 ; vibrato:vib|delay_c[3]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 71.160     ;
; -70.335 ; vibrato:vib|delay_c[4]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 71.160     ;
; -70.335 ; vibrato:vib|delay_c[5]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 71.160     ;
; -70.335 ; vibrato:vib|delay_c[6]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 71.160     ;
; -70.335 ; vibrato:vib|delay_c[7]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 71.160     ;
+---------+-------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; vibrato:vib|substate[3]                                                                                                                                                                                                             ; vibrato:vib|substate[3]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|state[0]                                                                                                                                                                                                                ; vibrato:vib|state[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|clk_en_sin                                                                                                                                                                                                              ; vibrato:vib|clk_en_sin                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|state[2]                                                                                                                                                                                                            ; tremolo:tremolo|state[2]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[2]                                                                                                                                                                                                         ; tremolo:tremolo|substate[2]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[3]                                                                                                                                                                                                         ; tremolo:tremolo|substate[3]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[4]                                                                                                                                                                                                         ; tremolo:tremolo|substate[4]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[5]                                                                                                                                                                                                         ; tremolo:tremolo|substate[5]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[6]                                                                                                                                                                                                         ; tremolo:tremolo|substate[6]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[7]                                                                                                                                                                                                         ; tremolo:tremolo|substate[7]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[8]                                                                                                                                                                                                         ; tremolo:tremolo|substate[8]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[9]                                                                                                                                                                                                         ; tremolo:tremolo|substate[9]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[10]                                                                                                                                                                                                        ; tremolo:tremolo|substate[10]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[11]                                                                                                                                                                                                        ; tremolo:tremolo|substate[11]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[12]                                                                                                                                                                                                        ; tremolo:tremolo|substate[12]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[13]                                                                                                                                                                                                        ; tremolo:tremolo|substate[13]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[14]                                                                                                                                                                                                        ; tremolo:tremolo|substate[14]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[15]                                                                                                                                                                                                        ; tremolo:tremolo|substate[15]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[16]                                                                                                                                                                                                        ; tremolo:tremolo|substate[16]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[17]                                                                                                                                                                                                        ; tremolo:tremolo|substate[17]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[18]                                                                                                                                                                                                        ; tremolo:tremolo|substate[18]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[19]                                                                                                                                                                                                        ; tremolo:tremolo|substate[19]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[20]                                                                                                                                                                                                        ; tremolo:tremolo|substate[20]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[21]                                                                                                                                                                                                        ; tremolo:tremolo|substate[21]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[22]                                                                                                                                                                                                        ; tremolo:tremolo|substate[22]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[23]                                                                                                                                                                                                        ; tremolo:tremolo|substate[23]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[24]                                                                                                                                                                                                        ; tremolo:tremolo|substate[24]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[25]                                                                                                                                                                                                        ; tremolo:tremolo|substate[25]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[26]                                                                                                                                                                                                        ; tremolo:tremolo|substate[26]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[27]                                                                                                                                                                                                        ; tremolo:tremolo|substate[27]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[28]                                                                                                                                                                                                        ; tremolo:tremolo|substate[28]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[29]                                                                                                                                                                                                        ; tremolo:tremolo|substate[29]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[30]                                                                                                                                                                                                        ; tremolo:tremolo|substate[30]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[31]                                                                                                                                                                                                        ; tremolo:tremolo|substate[31]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|state[1]                                                                                                                                                                                                            ; tremolo:tremolo|state[1]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; distortion:distt|state[0]                                                                                                                                                                                                           ; distortion:distt|state[0]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; echo:ech|state.PASSIVE                                                                                                                                                                                                              ; echo:ech|state.PASSIVE                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; echo:ech|state.SAVE                                                                                                                                                                                                                 ; echo:ech|state.SAVE                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; echo:ech|state.GETDATA_AND_CALCULATE                                                                                                                                                                                                ; echo:ech|state.GETDATA_AND_CALCULATE                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; echo:ech|state.DONE                                                                                                                                                                                                                 ; echo:ech|state.DONE                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; wah_wah:wahwah|started_action                                                                                                                                                                                                       ; wah_wah:wahwah|started_action                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|started_action                                                                                                                                                                                                      ; tremolo:tremolo|started_action                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|alpha_option[0]                                                                                                                                                                                                     ; tremolo:tremolo|alpha_option[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|alpha_option[1]                                                                                                                                                                                                     ; tremolo:tremolo|alpha_option[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|alpha_option[2]                                                                                                                                                                                                     ; tremolo:tremolo|alpha_option[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|clk_enFA                                                                                                                                                                                                                ; vibrato:vib|clk_enFA                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|clk_enFA                                                                                                                                                                                                            ; tremolo:tremolo|clk_enFA                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; wah_wah:wahwah|clk_enFA                                                                                                                                                                                                             ; wah_wah:wahwah|clk_enFA                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fpUnit:u0|fpInt2FloatWrapper:i2f|started                                                                                                                                                                                            ; fpUnit:u0|fpInt2FloatWrapper:i2f|started                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fpUnit:u0|fpAddWrapper:fadd|started                                                                                                                                                                                                 ; fpUnit:u0|fpAddWrapper:fadd|started                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fpUnit:u0|fpFloat2IntWrapper:fti|started                                                                                                                                                                                            ; fpUnit:u0|fpFloat2IntWrapper:fti|started                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; distortion:distt|option_counter[1]                                                                                                                                                                                                  ; distortion:distt|option_counter[1]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; distortion:distt|option_counter[0]                                                                                                                                                                                                  ; distortion:distt|option_counter[0]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; smart_ram:smv1|state.WRITE                                                                                                                                                                                                          ; smart_ram:smv1|state.WRITE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; smart_ram:smv1|wrreg                                                                                                                                                                                                                ; smart_ram:smv1|wrreg                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; chorus:ch|state.PASSIVE                                                                                                                                                                                                             ; chorus:ch|state.PASSIVE                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; noise_filter:nf|counter[0]                                                                                                                                                                                                          ; noise_filter:nf|counter[0]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff        ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|usedw_is_0_dff  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|usedw_is_0_dff  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb      ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|modfreq_option[0]                                                                                                                                                                                                       ; vibrato:vib|modfreq_option[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|modfreq_option[1]                                                                                                                                                                                                       ; vibrato:vib|modfreq_option[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|modfreq_option[2]                                                                                                                                                                                                       ; vibrato:vib|modfreq_option[2]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|sin_arg[0]                                                                                                                                                                                                          ; tremolo:tremolo|sin_arg[0]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|modfreq_option[0]                                                                                                                                                                                                   ; tremolo:tremolo|modfreq_option[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|modfreq_option[1]                                                                                                                                                                                                   ; tremolo:tremolo|modfreq_option[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|modfreq_option[2]                                                                                                                                                                                                   ; tremolo:tremolo|modfreq_option[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sin:iSinus|sinus:s|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m|altshift_taps:cdaff_0_rtl_0|shift_taps_7jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                 ; sin:iSinus|sinus:s|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m|altshift_taps:cdaff_0_rtl_0|shift_taps_7jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sin:iSinus|sinus:s|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m|altshift_taps:cdaff_0_rtl_0|shift_taps_7jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                 ; sin:iSinus|sinus:s|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m|altshift_taps:cdaff_0_rtl_0|shift_taps_7jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|datab[30]                                                                                                                                                                                                           ; tremolo:tremolo|datab[30]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fpUnit:u0|fpAddWrapper:fadd|fpAdd:fpAdd_inst|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]               ; fpUnit:u0|fpAddWrapper:fadd|fpAdd:fpAdd_inst|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fpUnit:u0|fpAddWrapper:fadd|fpAdd:fpAdd_inst|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]               ; fpUnit:u0|fpAddWrapper:fadd|fpAdd:fpAdd_inst|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fpUnit:u0|fpMulWrapper:fmul|started                                                                                                                                                                                                 ; fpUnit:u0|fpMulWrapper:fmul|started                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|substate[1]                                                                                                                                                                                                         ; tremolo:tremolo|substate[1]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|state[0]                                                                                                                                                                                                            ; tremolo:tremolo|state[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|clk_en_sin                                                                                                                                                                                                          ; tremolo:tremolo|clk_en_sin                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; wah_wah:wahwah|clk_en_sin                                                                                                                                                                                                           ; wah_wah:wahwah|clk_en_sin                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sin:iSinus|started                                                                                                                                                                                                                  ; sin:iSinus|started                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; tremolo:tremolo|operation[0]                                                                                                                                                                                                        ; tremolo:tremolo|operation[0]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fpUnit:u0|fpCompareWrapper:fcmp|started                                                                                                                                                                                             ; fpUnit:u0|fpCompareWrapper:fcmp|started                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|substate[15]                                                                                                                                                                                                            ; vibrato:vib|substate[15]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|substate[16]                                                                                                                                                                                                            ; vibrato:vib|substate[16]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|substate[17]                                                                                                                                                                                                            ; vibrato:vib|substate[17]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|substate[18]                                                                                                                                                                                                            ; vibrato:vib|substate[18]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|substate[19]                                                                                                                                                                                                            ; vibrato:vib|substate[19]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|substate[20]                                                                                                                                                                                                            ; vibrato:vib|substate[20]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|substate[21]                                                                                                                                                                                                            ; vibrato:vib|substate[21]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|substate[22]                                                                                                                                                                                                            ; vibrato:vib|substate[22]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|substate[23]                                                                                                                                                                                                            ; vibrato:vib|substate[23]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|substate[24]                                                                                                                                                                                                            ; vibrato:vib|substate[24]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|substate[25]                                                                                                                                                                                                            ; vibrato:vib|substate[25]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|substate[26]                                                                                                                                                                                                            ; vibrato:vib|substate[26]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vibrato:vib|substate[27]                                                                                                                                                                                                            ; vibrato:vib|substate[27]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a9~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a9~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg2  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27[0]'                                                                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]|combout                                            ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]|combout                                            ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 34.406 ; 37.037       ; 2.631          ; Port Rate        ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT   ; CLOCK_50   ; 5.141  ; 5.141  ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK  ; CLOCK_50   ; 5.113  ; 5.113  ; Rise       ; CLOCK_50        ;
; AUD_BCLK     ; CLOCK_50   ; 4.776  ; 4.776  ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK  ; CLOCK_50   ; 5.182  ; 5.182  ; Rise       ; CLOCK_50        ;
; I2C_SDAT     ; CLOCK_50   ; 4.726  ; 4.726  ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; 3.609  ; 3.609  ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; 3.079  ; 3.079  ; Rise       ; CLOCK_50        ;
;  KEY[2]      ; CLOCK_50   ; 3.489  ; 3.489  ; Rise       ; CLOCK_50        ;
;  KEY[3]      ; CLOCK_50   ; 3.609  ; 3.609  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.029  ; 4.029  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.752  ; 3.752  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.776  ; 3.776  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.486  ; 3.486  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.759  ; 3.759  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.562  ; 3.562  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.766  ; 3.766  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.812  ; 3.812  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.835  ; 3.835  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.747  ; 3.747  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.719  ; 3.719  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.476  ; 3.476  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.029  ; 4.029  ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 15.302 ; 15.302 ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; 5.664  ; 5.664  ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; 14.141 ; 14.141 ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; 14.896 ; 14.896 ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; 15.302 ; 15.302 ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; 14.684 ; 14.684 ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; 14.940 ; 14.940 ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; 14.247 ; 14.247 ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; 14.157 ; 14.157 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT   ; CLOCK_50   ; -4.893 ; -4.893 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK  ; CLOCK_50   ; -4.865 ; -4.865 ; Rise       ; CLOCK_50        ;
; AUD_BCLK     ; CLOCK_50   ; -4.528 ; -4.528 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK  ; CLOCK_50   ; -4.934 ; -4.934 ; Rise       ; CLOCK_50        ;
; I2C_SDAT     ; CLOCK_50   ; -4.478 ; -4.478 ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; -2.831 ; -2.831 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; -2.831 ; -2.831 ; Rise       ; CLOCK_50        ;
;  KEY[2]      ; CLOCK_50   ; -3.241 ; -3.241 ; Rise       ; CLOCK_50        ;
;  KEY[3]      ; CLOCK_50   ; -3.361 ; -3.361 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.201 ; -3.201 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.504 ; -3.504 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.528 ; -3.528 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.238 ; -3.238 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.511 ; -3.511 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.314 ; -3.314 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.518 ; -3.518 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.564 ; -3.564 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.587 ; -3.587 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.499 ; -3.499 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.213 ; -3.213 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.471 ; -3.471 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.201 ; -3.201 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.228 ; -3.228 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.222 ; -3.222 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.211 ; -3.211 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.781 ; -3.781 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; -4.484 ; -4.484 ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; -3.756 ; -3.756 ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; -2.597 ; -2.597 ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; -1.329 ; -1.329 ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; -2.211 ; -2.211 ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; -2.270 ; -2.270 ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; -1.274 ; -1.274 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; AUD_DACDAT     ; CLOCK_50    ; 9.023 ; 9.023 ; Rise       ; CLOCK_50                                                     ;
; I2C_SCLK       ; CLOCK_50    ; 8.316 ; 8.316 ; Rise       ; CLOCK_50                                                     ;
; I2C_SDAT       ; CLOCK_50    ; 9.367 ; 9.367 ; Rise       ; CLOCK_50                                                     ;
; LEDG[*]        ; CLOCK_50    ; 8.304 ; 8.304 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[0]       ; CLOCK_50    ; 8.050 ; 8.050 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[1]       ; CLOCK_50    ; 8.077 ; 8.077 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[2]       ; CLOCK_50    ; 8.304 ; 8.304 ; Rise       ; CLOCK_50                                                     ;
; LEDR[*]        ; CLOCK_50    ; 7.043 ; 7.043 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[2]       ; CLOCK_50    ; 6.874 ; 6.874 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[3]       ; CLOCK_50    ; 6.894 ; 6.894 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[4]       ; CLOCK_50    ; 7.043 ; 7.043 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[5]       ; CLOCK_50    ; 6.893 ; 6.893 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[6]       ; CLOCK_50    ; 6.930 ; 6.930 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[7]       ; CLOCK_50    ; 7.035 ; 7.035 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[8]       ; CLOCK_50    ; 6.888 ; 6.888 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[9]       ; CLOCK_50    ; 6.701 ; 6.701 ; Rise       ; CLOCK_50                                                     ;
; SRAM_ADDR[*]   ; CLOCK_50    ; 8.085 ; 8.085 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[0]  ; CLOCK_50    ; 7.844 ; 7.844 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[1]  ; CLOCK_50    ; 8.085 ; 8.085 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[2]  ; CLOCK_50    ; 7.690 ; 7.690 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[3]  ; CLOCK_50    ; 7.776 ; 7.776 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[4]  ; CLOCK_50    ; 7.807 ; 7.807 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[5]  ; CLOCK_50    ; 7.816 ; 7.816 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[6]  ; CLOCK_50    ; 7.878 ; 7.878 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[7]  ; CLOCK_50    ; 7.836 ; 7.836 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[8]  ; CLOCK_50    ; 7.579 ; 7.579 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[9]  ; CLOCK_50    ; 7.505 ; 7.505 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[10] ; CLOCK_50    ; 7.478 ; 7.478 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[11] ; CLOCK_50    ; 7.229 ; 7.229 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[12] ; CLOCK_50    ; 6.936 ; 6.936 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[13] ; CLOCK_50    ; 7.210 ; 7.210 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[14] ; CLOCK_50    ; 7.005 ; 7.005 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[15] ; CLOCK_50    ; 7.780 ; 7.780 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[16] ; CLOCK_50    ; 7.806 ; 7.806 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[17] ; CLOCK_50    ; 7.752 ; 7.752 ; Rise       ; CLOCK_50                                                     ;
; SRAM_CE_N      ; CLOCK_50    ; 6.900 ; 6.900 ; Rise       ; CLOCK_50                                                     ;
; SRAM_DQ[*]     ; CLOCK_50    ; 7.854 ; 7.854 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[0]    ; CLOCK_50    ; 7.277 ; 7.277 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[1]    ; CLOCK_50    ; 7.266 ; 7.266 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[2]    ; CLOCK_50    ; 7.589 ; 7.589 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[3]    ; CLOCK_50    ; 6.988 ; 6.988 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[4]    ; CLOCK_50    ; 7.254 ; 7.254 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[5]    ; CLOCK_50    ; 7.686 ; 7.686 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[6]    ; CLOCK_50    ; 7.560 ; 7.560 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[7]    ; CLOCK_50    ; 7.290 ; 7.290 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[8]    ; CLOCK_50    ; 6.961 ; 6.961 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[9]    ; CLOCK_50    ; 6.955 ; 6.955 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[10]   ; CLOCK_50    ; 6.949 ; 6.949 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[11]   ; CLOCK_50    ; 6.946 ; 6.946 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[12]   ; CLOCK_50    ; 6.971 ; 6.971 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[13]   ; CLOCK_50    ; 7.576 ; 7.576 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[14]   ; CLOCK_50    ; 7.225 ; 7.225 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[15]   ; CLOCK_50    ; 7.854 ; 7.854 ; Rise       ; CLOCK_50                                                     ;
; SRAM_LB_N      ; CLOCK_50    ; 6.879 ; 6.879 ; Rise       ; CLOCK_50                                                     ;
; SRAM_OE_N      ; CLOCK_50    ; 7.138 ; 7.138 ; Rise       ; CLOCK_50                                                     ;
; SRAM_UB_N      ; CLOCK_50    ; 6.874 ; 6.874 ; Rise       ; CLOCK_50                                                     ;
; SRAM_WE_N      ; CLOCK_50    ; 7.452 ; 7.452 ; Rise       ; CLOCK_50                                                     ;
; AUD_XCK        ; CLOCK_27[0] ; 2.905 ;       ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
; AUD_XCK        ; CLOCK_27[0] ;       ; 2.905 ; Fall       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; AUD_DACDAT     ; CLOCK_50    ; 9.023 ; 9.023 ; Rise       ; CLOCK_50                                                     ;
; I2C_SCLK       ; CLOCK_50    ; 8.134 ; 8.134 ; Rise       ; CLOCK_50                                                     ;
; I2C_SDAT       ; CLOCK_50    ; 8.695 ; 8.695 ; Rise       ; CLOCK_50                                                     ;
; LEDG[*]        ; CLOCK_50    ; 8.050 ; 8.050 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[0]       ; CLOCK_50    ; 8.050 ; 8.050 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[1]       ; CLOCK_50    ; 8.077 ; 8.077 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[2]       ; CLOCK_50    ; 8.304 ; 8.304 ; Rise       ; CLOCK_50                                                     ;
; LEDR[*]        ; CLOCK_50    ; 6.701 ; 6.701 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[2]       ; CLOCK_50    ; 6.874 ; 6.874 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[3]       ; CLOCK_50    ; 6.894 ; 6.894 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[4]       ; CLOCK_50    ; 7.043 ; 7.043 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[5]       ; CLOCK_50    ; 6.893 ; 6.893 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[6]       ; CLOCK_50    ; 6.930 ; 6.930 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[7]       ; CLOCK_50    ; 7.035 ; 7.035 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[8]       ; CLOCK_50    ; 6.888 ; 6.888 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[9]       ; CLOCK_50    ; 6.701 ; 6.701 ; Rise       ; CLOCK_50                                                     ;
; SRAM_ADDR[*]   ; CLOCK_50    ; 6.936 ; 6.936 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[0]  ; CLOCK_50    ; 7.844 ; 7.844 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[1]  ; CLOCK_50    ; 8.085 ; 8.085 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[2]  ; CLOCK_50    ; 7.690 ; 7.690 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[3]  ; CLOCK_50    ; 7.776 ; 7.776 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[4]  ; CLOCK_50    ; 7.807 ; 7.807 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[5]  ; CLOCK_50    ; 7.816 ; 7.816 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[6]  ; CLOCK_50    ; 7.878 ; 7.878 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[7]  ; CLOCK_50    ; 7.836 ; 7.836 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[8]  ; CLOCK_50    ; 7.579 ; 7.579 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[9]  ; CLOCK_50    ; 7.505 ; 7.505 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[10] ; CLOCK_50    ; 7.478 ; 7.478 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[11] ; CLOCK_50    ; 7.229 ; 7.229 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[12] ; CLOCK_50    ; 6.936 ; 6.936 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[13] ; CLOCK_50    ; 7.210 ; 7.210 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[14] ; CLOCK_50    ; 7.005 ; 7.005 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[15] ; CLOCK_50    ; 7.780 ; 7.780 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[16] ; CLOCK_50    ; 7.806 ; 7.806 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[17] ; CLOCK_50    ; 7.752 ; 7.752 ; Rise       ; CLOCK_50                                                     ;
; SRAM_CE_N      ; CLOCK_50    ; 6.900 ; 6.900 ; Rise       ; CLOCK_50                                                     ;
; SRAM_DQ[*]     ; CLOCK_50    ; 6.946 ; 6.946 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[0]    ; CLOCK_50    ; 7.277 ; 7.277 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[1]    ; CLOCK_50    ; 7.266 ; 7.266 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[2]    ; CLOCK_50    ; 7.589 ; 7.589 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[3]    ; CLOCK_50    ; 6.988 ; 6.988 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[4]    ; CLOCK_50    ; 7.254 ; 7.254 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[5]    ; CLOCK_50    ; 7.686 ; 7.686 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[6]    ; CLOCK_50    ; 7.560 ; 7.560 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[7]    ; CLOCK_50    ; 7.290 ; 7.290 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[8]    ; CLOCK_50    ; 6.961 ; 6.961 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[9]    ; CLOCK_50    ; 6.955 ; 6.955 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[10]   ; CLOCK_50    ; 6.949 ; 6.949 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[11]   ; CLOCK_50    ; 6.946 ; 6.946 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[12]   ; CLOCK_50    ; 6.971 ; 6.971 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[13]   ; CLOCK_50    ; 7.576 ; 7.576 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[14]   ; CLOCK_50    ; 7.225 ; 7.225 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[15]   ; CLOCK_50    ; 7.854 ; 7.854 ; Rise       ; CLOCK_50                                                     ;
; SRAM_LB_N      ; CLOCK_50    ; 6.879 ; 6.879 ; Rise       ; CLOCK_50                                                     ;
; SRAM_OE_N      ; CLOCK_50    ; 7.138 ; 7.138 ; Rise       ; CLOCK_50                                                     ;
; SRAM_UB_N      ; CLOCK_50    ; 6.874 ; 6.874 ; Rise       ; CLOCK_50                                                     ;
; SRAM_WE_N      ; CLOCK_50    ; 7.452 ; 7.452 ; Rise       ; CLOCK_50                                                     ;
; AUD_XCK        ; CLOCK_27[0] ; 2.905 ;       ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
; AUD_XCK        ; CLOCK_27[0] ;       ; 2.905 ; Fall       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; I2C_SDAT     ; CLOCK_50   ; 8.968 ;      ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 6.872 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.449 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.459 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.157 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.167 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.872 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.872 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.166 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.176 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.141 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.141 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.420 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.131 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.906 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.430 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.430 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.420 ;      ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; I2C_SDAT     ; CLOCK_50   ; 8.618 ;      ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 6.872 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.449 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.459 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.157 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.167 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.872 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.872 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.166 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.176 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.141 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.141 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.420 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.131 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.906 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.430 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.430 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.420 ;      ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT     ; CLOCK_50   ; 8.968     ;           ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 6.872     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.449     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.459     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.157     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.167     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.872     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.872     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.166     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.176     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.141     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.141     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.420     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.131     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.906     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.430     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.430     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.420     ;           ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT     ; CLOCK_50   ; 8.618     ;           ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 6.872     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.449     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.459     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.157     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.167     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.872     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.872     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.166     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.176     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.141     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.141     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.420     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.131     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.906     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.430     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.430     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.420     ;           ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------+
; Fast Model Setup Summary           ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; CLOCK_50 ; -29.400 ; -22273.246    ;
+----------+---------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; CLOCK_50    ; -1.627 ; -11143.806      ;
; CLOCK_27[0] ; 18.518 ; 0.000           ;
+-------------+--------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                             ;
+---------+-------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -29.400 ; vibrato:vib|delay_c[0]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.376     ;
; -29.400 ; vibrato:vib|delay_c[1]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.376     ;
; -29.400 ; vibrato:vib|delay_c[2]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.376     ;
; -29.400 ; vibrato:vib|delay_c[3]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.376     ;
; -29.400 ; vibrato:vib|delay_c[4]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.376     ;
; -29.400 ; vibrato:vib|delay_c[5]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.376     ;
; -29.400 ; vibrato:vib|delay_c[6]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.376     ;
; -29.400 ; vibrato:vib|delay_c[7]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.376     ;
; -29.400 ; vibrato:vib|delay_c[8]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.376     ;
; -29.400 ; vibrato:vib|delay_c[9]  ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.376     ;
; -29.377 ; vibrato:vib|delay_c[10] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.353     ;
; -29.377 ; vibrato:vib|delay_c[11] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.353     ;
; -29.377 ; vibrato:vib|delay_c[12] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.353     ;
; -29.294 ; vibrato:vib|delay_c[16] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 30.266     ;
; -29.294 ; vibrato:vib|delay_c[17] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 30.266     ;
; -29.286 ; vibrato:vib|delay_c[13] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.262     ;
; -29.286 ; vibrato:vib|delay_c[14] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.262     ;
; -29.286 ; vibrato:vib|delay_c[15] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 30.262     ;
; -29.172 ; vibrato:vib|delay_c[18] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 30.144     ;
; -29.172 ; vibrato:vib|delay_c[19] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 30.144     ;
; -29.123 ; vibrato:vib|delay_c[20] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 30.095     ;
; -28.990 ; vibrato:vib|delay_c[21] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 29.962     ;
; -28.850 ; vibrato:vib|delay_c[22] ; vibrato:vib|sram_offset_reg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 29.822     ;
; -28.626 ; vibrato:vib|delay_c[0]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.604     ;
; -28.626 ; vibrato:vib|delay_c[1]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.604     ;
; -28.626 ; vibrato:vib|delay_c[2]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.604     ;
; -28.626 ; vibrato:vib|delay_c[3]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.604     ;
; -28.626 ; vibrato:vib|delay_c[4]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.604     ;
; -28.626 ; vibrato:vib|delay_c[5]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.604     ;
; -28.626 ; vibrato:vib|delay_c[6]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.604     ;
; -28.626 ; vibrato:vib|delay_c[7]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.604     ;
; -28.626 ; vibrato:vib|delay_c[8]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.604     ;
; -28.626 ; vibrato:vib|delay_c[9]  ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.604     ;
; -28.603 ; vibrato:vib|delay_c[10] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.581     ;
; -28.603 ; vibrato:vib|delay_c[11] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.581     ;
; -28.603 ; vibrato:vib|delay_c[12] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.581     ;
; -28.520 ; vibrato:vib|delay_c[16] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 29.494     ;
; -28.520 ; vibrato:vib|delay_c[17] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 29.494     ;
; -28.512 ; vibrato:vib|delay_c[13] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.490     ;
; -28.512 ; vibrato:vib|delay_c[14] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.490     ;
; -28.512 ; vibrato:vib|delay_c[15] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 29.490     ;
; -28.398 ; vibrato:vib|delay_c[18] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 29.372     ;
; -28.398 ; vibrato:vib|delay_c[19] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 29.372     ;
; -28.349 ; vibrato:vib|delay_c[20] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 29.323     ;
; -28.216 ; vibrato:vib|delay_c[21] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 29.190     ;
; -28.076 ; vibrato:vib|delay_c[22] ; vibrato:vib|sram_offset_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 29.050     ;
; -27.552 ; vibrato:vib|delay_c[0]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.530     ;
; -27.552 ; vibrato:vib|delay_c[1]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.530     ;
; -27.552 ; vibrato:vib|delay_c[2]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.530     ;
; -27.552 ; vibrato:vib|delay_c[3]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.530     ;
; -27.552 ; vibrato:vib|delay_c[4]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.530     ;
; -27.552 ; vibrato:vib|delay_c[5]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.530     ;
; -27.552 ; vibrato:vib|delay_c[6]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.530     ;
; -27.552 ; vibrato:vib|delay_c[7]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.530     ;
; -27.552 ; vibrato:vib|delay_c[8]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.530     ;
; -27.552 ; vibrato:vib|delay_c[9]  ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.530     ;
; -27.529 ; vibrato:vib|delay_c[10] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.507     ;
; -27.529 ; vibrato:vib|delay_c[11] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.507     ;
; -27.529 ; vibrato:vib|delay_c[12] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.507     ;
; -27.446 ; vibrato:vib|delay_c[16] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 28.420     ;
; -27.446 ; vibrato:vib|delay_c[17] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 28.420     ;
; -27.438 ; vibrato:vib|delay_c[13] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.416     ;
; -27.438 ; vibrato:vib|delay_c[14] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.416     ;
; -27.438 ; vibrato:vib|delay_c[15] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 28.416     ;
; -27.324 ; vibrato:vib|delay_c[18] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 28.298     ;
; -27.324 ; vibrato:vib|delay_c[19] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 28.298     ;
; -27.275 ; vibrato:vib|delay_c[20] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 28.249     ;
; -27.142 ; vibrato:vib|delay_c[21] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 28.116     ;
; -27.002 ; vibrato:vib|delay_c[22] ; vibrato:vib|sram_offset_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 27.976     ;
; -26.363 ; vibrato:vib|delay_c[0]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.341     ;
; -26.363 ; vibrato:vib|delay_c[1]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.341     ;
; -26.363 ; vibrato:vib|delay_c[2]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.341     ;
; -26.363 ; vibrato:vib|delay_c[3]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.341     ;
; -26.363 ; vibrato:vib|delay_c[4]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.341     ;
; -26.363 ; vibrato:vib|delay_c[5]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.341     ;
; -26.363 ; vibrato:vib|delay_c[6]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.341     ;
; -26.363 ; vibrato:vib|delay_c[7]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.341     ;
; -26.363 ; vibrato:vib|delay_c[8]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.341     ;
; -26.363 ; vibrato:vib|delay_c[9]  ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.341     ;
; -26.340 ; vibrato:vib|delay_c[10] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.318     ;
; -26.340 ; vibrato:vib|delay_c[11] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.318     ;
; -26.340 ; vibrato:vib|delay_c[12] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.318     ;
; -26.257 ; vibrato:vib|delay_c[16] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 27.231     ;
; -26.257 ; vibrato:vib|delay_c[17] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 27.231     ;
; -26.249 ; vibrato:vib|delay_c[13] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.227     ;
; -26.249 ; vibrato:vib|delay_c[14] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.227     ;
; -26.249 ; vibrato:vib|delay_c[15] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 27.227     ;
; -26.135 ; vibrato:vib|delay_c[18] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 27.109     ;
; -26.135 ; vibrato:vib|delay_c[19] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 27.109     ;
; -26.086 ; vibrato:vib|delay_c[20] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 27.060     ;
; -25.953 ; vibrato:vib|delay_c[21] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 26.927     ;
; -25.813 ; vibrato:vib|delay_c[22] ; vibrato:vib|sram_offset_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 26.787     ;
; -25.043 ; vibrato:vib|delay_c[0]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 26.021     ;
; -25.043 ; vibrato:vib|delay_c[1]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 26.021     ;
; -25.043 ; vibrato:vib|delay_c[2]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 26.021     ;
; -25.043 ; vibrato:vib|delay_c[3]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 26.021     ;
; -25.043 ; vibrato:vib|delay_c[4]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 26.021     ;
; -25.043 ; vibrato:vib|delay_c[5]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 26.021     ;
; -25.043 ; vibrato:vib|delay_c[6]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 26.021     ;
; -25.043 ; vibrato:vib|delay_c[7]  ; vibrato:vib|sram_offset_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 26.021     ;
+---------+-------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; vibrato:vib|substate[3]                                                                                                                                                                                                             ; vibrato:vib|substate[3]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|state[0]                                                                                                                                                                                                                ; vibrato:vib|state[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|clk_en_sin                                                                                                                                                                                                              ; vibrato:vib|clk_en_sin                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|state[2]                                                                                                                                                                                                            ; tremolo:tremolo|state[2]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[2]                                                                                                                                                                                                         ; tremolo:tremolo|substate[2]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[3]                                                                                                                                                                                                         ; tremolo:tremolo|substate[3]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[4]                                                                                                                                                                                                         ; tremolo:tremolo|substate[4]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[5]                                                                                                                                                                                                         ; tremolo:tremolo|substate[5]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[6]                                                                                                                                                                                                         ; tremolo:tremolo|substate[6]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[7]                                                                                                                                                                                                         ; tremolo:tremolo|substate[7]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[8]                                                                                                                                                                                                         ; tremolo:tremolo|substate[8]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[9]                                                                                                                                                                                                         ; tremolo:tremolo|substate[9]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[10]                                                                                                                                                                                                        ; tremolo:tremolo|substate[10]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[11]                                                                                                                                                                                                        ; tremolo:tremolo|substate[11]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[12]                                                                                                                                                                                                        ; tremolo:tremolo|substate[12]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[13]                                                                                                                                                                                                        ; tremolo:tremolo|substate[13]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[14]                                                                                                                                                                                                        ; tremolo:tremolo|substate[14]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[15]                                                                                                                                                                                                        ; tremolo:tremolo|substate[15]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[16]                                                                                                                                                                                                        ; tremolo:tremolo|substate[16]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[17]                                                                                                                                                                                                        ; tremolo:tremolo|substate[17]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[18]                                                                                                                                                                                                        ; tremolo:tremolo|substate[18]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[19]                                                                                                                                                                                                        ; tremolo:tremolo|substate[19]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[20]                                                                                                                                                                                                        ; tremolo:tremolo|substate[20]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[21]                                                                                                                                                                                                        ; tremolo:tremolo|substate[21]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[22]                                                                                                                                                                                                        ; tremolo:tremolo|substate[22]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[23]                                                                                                                                                                                                        ; tremolo:tremolo|substate[23]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[24]                                                                                                                                                                                                        ; tremolo:tremolo|substate[24]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[25]                                                                                                                                                                                                        ; tremolo:tremolo|substate[25]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[26]                                                                                                                                                                                                        ; tremolo:tremolo|substate[26]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[27]                                                                                                                                                                                                        ; tremolo:tremolo|substate[27]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[28]                                                                                                                                                                                                        ; tremolo:tremolo|substate[28]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[29]                                                                                                                                                                                                        ; tremolo:tremolo|substate[29]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[30]                                                                                                                                                                                                        ; tremolo:tremolo|substate[30]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[31]                                                                                                                                                                                                        ; tremolo:tremolo|substate[31]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|state[1]                                                                                                                                                                                                            ; tremolo:tremolo|state[1]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distortion:distt|state[0]                                                                                                                                                                                                           ; distortion:distt|state[0]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; echo:ech|state.PASSIVE                                                                                                                                                                                                              ; echo:ech|state.PASSIVE                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; echo:ech|state.SAVE                                                                                                                                                                                                                 ; echo:ech|state.SAVE                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; echo:ech|state.GETDATA_AND_CALCULATE                                                                                                                                                                                                ; echo:ech|state.GETDATA_AND_CALCULATE                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; echo:ech|state.DONE                                                                                                                                                                                                                 ; echo:ech|state.DONE                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; wah_wah:wahwah|started_action                                                                                                                                                                                                       ; wah_wah:wahwah|started_action                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|started_action                                                                                                                                                                                                      ; tremolo:tremolo|started_action                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|alpha_option[0]                                                                                                                                                                                                     ; tremolo:tremolo|alpha_option[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|alpha_option[1]                                                                                                                                                                                                     ; tremolo:tremolo|alpha_option[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|alpha_option[2]                                                                                                                                                                                                     ; tremolo:tremolo|alpha_option[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|clk_enFA                                                                                                                                                                                                                ; vibrato:vib|clk_enFA                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|clk_enFA                                                                                                                                                                                                            ; tremolo:tremolo|clk_enFA                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; wah_wah:wahwah|clk_enFA                                                                                                                                                                                                             ; wah_wah:wahwah|clk_enFA                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fpUnit:u0|fpInt2FloatWrapper:i2f|started                                                                                                                                                                                            ; fpUnit:u0|fpInt2FloatWrapper:i2f|started                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fpUnit:u0|fpAddWrapper:fadd|started                                                                                                                                                                                                 ; fpUnit:u0|fpAddWrapper:fadd|started                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fpUnit:u0|fpFloat2IntWrapper:fti|started                                                                                                                                                                                            ; fpUnit:u0|fpFloat2IntWrapper:fti|started                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distortion:distt|option_counter[1]                                                                                                                                                                                                  ; distortion:distt|option_counter[1]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distortion:distt|option_counter[0]                                                                                                                                                                                                  ; distortion:distt|option_counter[0]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; smart_ram:smv1|state.WRITE                                                                                                                                                                                                          ; smart_ram:smv1|state.WRITE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; smart_ram:smv1|wrreg                                                                                                                                                                                                                ; smart_ram:smv1|wrreg                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; chorus:ch|state.PASSIVE                                                                                                                                                                                                             ; chorus:ch|state.PASSIVE                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; noise_filter:nf|counter[0]                                                                                                                                                                                                          ; noise_filter:nf|counter[0]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff        ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|usedw_is_0_dff  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|usedw_is_0_dff  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb      ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|modfreq_option[0]                                                                                                                                                                                                       ; vibrato:vib|modfreq_option[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|modfreq_option[1]                                                                                                                                                                                                       ; vibrato:vib|modfreq_option[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|modfreq_option[2]                                                                                                                                                                                                       ; vibrato:vib|modfreq_option[2]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|sin_arg[0]                                                                                                                                                                                                          ; tremolo:tremolo|sin_arg[0]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|modfreq_option[0]                                                                                                                                                                                                   ; tremolo:tremolo|modfreq_option[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|modfreq_option[1]                                                                                                                                                                                                   ; tremolo:tremolo|modfreq_option[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|modfreq_option[2]                                                                                                                                                                                                   ; tremolo:tremolo|modfreq_option[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sin:iSinus|sinus:s|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m|altshift_taps:cdaff_0_rtl_0|shift_taps_7jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                 ; sin:iSinus|sinus:s|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m|altshift_taps:cdaff_0_rtl_0|shift_taps_7jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sin:iSinus|sinus:s|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m|altshift_taps:cdaff_0_rtl_0|shift_taps_7jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                 ; sin:iSinus|sinus:s|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m|altshift_taps:cdaff_0_rtl_0|shift_taps_7jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|datab[30]                                                                                                                                                                                                           ; tremolo:tremolo|datab[30]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fpUnit:u0|fpAddWrapper:fadd|fpAdd:fpAdd_inst|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]               ; fpUnit:u0|fpAddWrapper:fadd|fpAdd:fpAdd_inst|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fpUnit:u0|fpAddWrapper:fadd|fpAdd:fpAdd_inst|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]               ; fpUnit:u0|fpAddWrapper:fadd|fpAdd:fpAdd_inst|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_3jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fpUnit:u0|fpMulWrapper:fmul|started                                                                                                                                                                                                 ; fpUnit:u0|fpMulWrapper:fmul|started                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|substate[1]                                                                                                                                                                                                         ; tremolo:tremolo|substate[1]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|state[0]                                                                                                                                                                                                            ; tremolo:tremolo|state[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|clk_en_sin                                                                                                                                                                                                          ; tremolo:tremolo|clk_en_sin                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; wah_wah:wahwah|clk_en_sin                                                                                                                                                                                                           ; wah_wah:wahwah|clk_en_sin                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sin:iSinus|started                                                                                                                                                                                                                  ; sin:iSinus|started                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tremolo:tremolo|operation[0]                                                                                                                                                                                                        ; tremolo:tremolo|operation[0]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fpUnit:u0|fpCompareWrapper:fcmp|started                                                                                                                                                                                             ; fpUnit:u0|fpCompareWrapper:fcmp|started                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|substate[15]                                                                                                                                                                                                            ; vibrato:vib|substate[15]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|substate[16]                                                                                                                                                                                                            ; vibrato:vib|substate[16]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|substate[17]                                                                                                                                                                                                            ; vibrato:vib|substate[17]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|substate[18]                                                                                                                                                                                                            ; vibrato:vib|substate[18]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|substate[19]                                                                                                                                                                                                            ; vibrato:vib|substate[19]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|substate[20]                                                                                                                                                                                                            ; vibrato:vib|substate[20]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|substate[21]                                                                                                                                                                                                            ; vibrato:vib|substate[21]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|substate[22]                                                                                                                                                                                                            ; vibrato:vib|substate[22]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|substate[23]                                                                                                                                                                                                            ; vibrato:vib|substate[23]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|substate[24]                                                                                                                                                                                                            ; vibrato:vib|substate[24]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|substate[25]                                                                                                                                                                                                            ; vibrato:vib|substate[25]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|substate[26]                                                                                                                                                                                                            ; vibrato:vib|substate[26]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vibrato:vib|substate[27]                                                                                                                                                                                                            ; vibrato:vib|substate[27]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg2  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27[0]'                                                                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]|combout                                            ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]|combout                                            ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; AUD_ADCDAT   ; CLOCK_50   ; 2.382 ; 2.382 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK  ; CLOCK_50   ; 2.363 ; 2.363 ; Rise       ; CLOCK_50        ;
; AUD_BCLK     ; CLOCK_50   ; 2.225 ; 2.225 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK  ; CLOCK_50   ; 2.400 ; 2.400 ; Rise       ; CLOCK_50        ;
; I2C_SDAT     ; CLOCK_50   ; 2.075 ; 2.075 ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; 1.699 ; 1.699 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; 1.444 ; 1.444 ; Rise       ; CLOCK_50        ;
;  KEY[2]      ; CLOCK_50   ; 1.623 ; 1.623 ; Rise       ; CLOCK_50        ;
;  KEY[3]      ; CLOCK_50   ; 1.699 ; 1.699 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 1.774 ; 1.774 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 1.683 ; 1.683 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 1.702 ; 1.702 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 1.587 ; 1.587 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 1.693 ; 1.693 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 1.639 ; 1.639 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 1.692 ; 1.692 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 1.719 ; 1.719 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 1.739 ; 1.739 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 1.674 ; 1.674 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 1.565 ; 1.565 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 1.652 ; 1.652 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 1.554 ; 1.554 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 1.578 ; 1.578 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 1.570 ; 1.570 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 1.563 ; 1.563 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 1.774 ; 1.774 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 5.264 ; 5.264 ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; 1.816 ; 1.816 ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; 4.922 ; 4.922 ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; 5.198 ; 5.198 ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; 5.264 ; 5.264 ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; 5.028 ; 5.028 ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; 5.079 ; 5.079 ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; 4.917 ; 4.917 ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; 4.905 ; 4.905 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT   ; CLOCK_50   ; -2.262 ; -2.262 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK  ; CLOCK_50   ; -2.243 ; -2.243 ; Rise       ; CLOCK_50        ;
; AUD_BCLK     ; CLOCK_50   ; -2.105 ; -2.105 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK  ; CLOCK_50   ; -2.280 ; -2.280 ; Rise       ; CLOCK_50        ;
; I2C_SDAT     ; CLOCK_50   ; -1.955 ; -1.955 ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; -1.324 ; -1.324 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; -1.324 ; -1.324 ; Rise       ; CLOCK_50        ;
;  KEY[2]      ; CLOCK_50   ; -1.503 ; -1.503 ; Rise       ; CLOCK_50        ;
;  KEY[3]      ; CLOCK_50   ; -1.579 ; -1.579 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; -1.434 ; -1.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -1.563 ; -1.563 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -1.582 ; -1.582 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -1.467 ; -1.467 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -1.573 ; -1.573 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -1.519 ; -1.519 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -1.572 ; -1.572 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -1.599 ; -1.599 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -1.619 ; -1.619 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -1.554 ; -1.554 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -1.445 ; -1.445 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; -1.532 ; -1.532 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; -1.434 ; -1.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; -1.458 ; -1.458 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; -1.450 ; -1.450 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; -1.443 ; -1.443 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; -1.654 ; -1.654 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 0.320  ; 0.320  ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; 0.320  ; 0.320  ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; -1.151 ; -1.151 ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; -0.844 ; -0.844 ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; -0.441 ; -0.441 ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; 0.084  ; 0.084  ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; -0.182 ; -0.182 ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; -0.290 ; -0.290 ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; 0.003  ; 0.003  ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; AUD_DACDAT     ; CLOCK_50    ; 4.671 ; 4.671 ; Rise       ; CLOCK_50                                                     ;
; I2C_SCLK       ; CLOCK_50    ; 4.335 ; 4.335 ; Rise       ; CLOCK_50                                                     ;
; I2C_SDAT       ; CLOCK_50    ; 4.723 ; 4.723 ; Rise       ; CLOCK_50                                                     ;
; LEDG[*]        ; CLOCK_50    ; 4.318 ; 4.318 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[0]       ; CLOCK_50    ; 4.239 ; 4.239 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[1]       ; CLOCK_50    ; 4.251 ; 4.251 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[2]       ; CLOCK_50    ; 4.318 ; 4.318 ; Rise       ; CLOCK_50                                                     ;
; LEDR[*]        ; CLOCK_50    ; 3.839 ; 3.839 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[2]       ; CLOCK_50    ; 3.715 ; 3.715 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[3]       ; CLOCK_50    ; 3.736 ; 3.736 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[4]       ; CLOCK_50    ; 3.839 ; 3.839 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[5]       ; CLOCK_50    ; 3.734 ; 3.734 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[6]       ; CLOCK_50    ; 3.750 ; 3.750 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[7]       ; CLOCK_50    ; 3.831 ; 3.831 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[8]       ; CLOCK_50    ; 3.715 ; 3.715 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[9]       ; CLOCK_50    ; 3.617 ; 3.617 ; Rise       ; CLOCK_50                                                     ;
; SRAM_ADDR[*]   ; CLOCK_50    ; 4.240 ; 4.240 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[0]  ; CLOCK_50    ; 4.162 ; 4.162 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[1]  ; CLOCK_50    ; 4.240 ; 4.240 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[2]  ; CLOCK_50    ; 4.114 ; 4.114 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[3]  ; CLOCK_50    ; 4.120 ; 4.120 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[4]  ; CLOCK_50    ; 4.138 ; 4.138 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[5]  ; CLOCK_50    ; 4.138 ; 4.138 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[6]  ; CLOCK_50    ; 4.177 ; 4.177 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[7]  ; CLOCK_50    ; 4.150 ; 4.150 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[8]  ; CLOCK_50    ; 4.049 ; 4.049 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[9]  ; CLOCK_50    ; 4.009 ; 4.009 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[10] ; CLOCK_50    ; 3.983 ; 3.983 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[11] ; CLOCK_50    ; 3.906 ; 3.906 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[12] ; CLOCK_50    ; 3.796 ; 3.796 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[13] ; CLOCK_50    ; 3.892 ; 3.892 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[14] ; CLOCK_50    ; 3.844 ; 3.844 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[15] ; CLOCK_50    ; 4.111 ; 4.111 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[16] ; CLOCK_50    ; 4.131 ; 4.131 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[17] ; CLOCK_50    ; 4.101 ; 4.101 ; Rise       ; CLOCK_50                                                     ;
; SRAM_CE_N      ; CLOCK_50    ; 3.786 ; 3.786 ; Rise       ; CLOCK_50                                                     ;
; SRAM_DQ[*]     ; CLOCK_50    ; 4.147 ; 4.147 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[0]    ; CLOCK_50    ; 3.944 ; 3.944 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[1]    ; CLOCK_50    ; 3.943 ; 3.943 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[2]    ; CLOCK_50    ; 4.062 ; 4.062 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[3]    ; CLOCK_50    ; 3.841 ; 3.841 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[4]    ; CLOCK_50    ; 3.932 ; 3.932 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[5]    ; CLOCK_50    ; 4.119 ; 4.119 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[6]    ; CLOCK_50    ; 4.050 ; 4.050 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[7]    ; CLOCK_50    ; 3.954 ; 3.954 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[8]    ; CLOCK_50    ; 3.810 ; 3.810 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[9]    ; CLOCK_50    ; 3.808 ; 3.808 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[10]   ; CLOCK_50    ; 3.801 ; 3.801 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[11]   ; CLOCK_50    ; 3.798 ; 3.798 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[12]   ; CLOCK_50    ; 3.821 ; 3.821 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[13]   ; CLOCK_50    ; 4.046 ; 4.046 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[14]   ; CLOCK_50    ; 3.905 ; 3.905 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[15]   ; CLOCK_50    ; 4.147 ; 4.147 ; Rise       ; CLOCK_50                                                     ;
; SRAM_LB_N      ; CLOCK_50    ; 3.764 ; 3.764 ; Rise       ; CLOCK_50                                                     ;
; SRAM_OE_N      ; CLOCK_50    ; 3.854 ; 3.854 ; Rise       ; CLOCK_50                                                     ;
; SRAM_UB_N      ; CLOCK_50    ; 3.758 ; 3.758 ; Rise       ; CLOCK_50                                                     ;
; SRAM_WE_N      ; CLOCK_50    ; 3.987 ; 3.987 ; Rise       ; CLOCK_50                                                     ;
; AUD_XCK        ; CLOCK_27[0] ; 1.117 ;       ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
; AUD_XCK        ; CLOCK_27[0] ;       ; 1.117 ; Fall       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; AUD_DACDAT     ; CLOCK_50    ; 4.671 ; 4.671 ; Rise       ; CLOCK_50                                                     ;
; I2C_SCLK       ; CLOCK_50    ; 4.285 ; 4.285 ; Rise       ; CLOCK_50                                                     ;
; I2C_SDAT       ; CLOCK_50    ; 4.453 ; 4.453 ; Rise       ; CLOCK_50                                                     ;
; LEDG[*]        ; CLOCK_50    ; 4.239 ; 4.239 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[0]       ; CLOCK_50    ; 4.239 ; 4.239 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[1]       ; CLOCK_50    ; 4.251 ; 4.251 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[2]       ; CLOCK_50    ; 4.318 ; 4.318 ; Rise       ; CLOCK_50                                                     ;
; LEDR[*]        ; CLOCK_50    ; 3.617 ; 3.617 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[2]       ; CLOCK_50    ; 3.715 ; 3.715 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[3]       ; CLOCK_50    ; 3.736 ; 3.736 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[4]       ; CLOCK_50    ; 3.839 ; 3.839 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[5]       ; CLOCK_50    ; 3.734 ; 3.734 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[6]       ; CLOCK_50    ; 3.750 ; 3.750 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[7]       ; CLOCK_50    ; 3.831 ; 3.831 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[8]       ; CLOCK_50    ; 3.715 ; 3.715 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[9]       ; CLOCK_50    ; 3.617 ; 3.617 ; Rise       ; CLOCK_50                                                     ;
; SRAM_ADDR[*]   ; CLOCK_50    ; 3.796 ; 3.796 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[0]  ; CLOCK_50    ; 4.162 ; 4.162 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[1]  ; CLOCK_50    ; 4.240 ; 4.240 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[2]  ; CLOCK_50    ; 4.114 ; 4.114 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[3]  ; CLOCK_50    ; 4.120 ; 4.120 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[4]  ; CLOCK_50    ; 4.138 ; 4.138 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[5]  ; CLOCK_50    ; 4.138 ; 4.138 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[6]  ; CLOCK_50    ; 4.177 ; 4.177 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[7]  ; CLOCK_50    ; 4.150 ; 4.150 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[8]  ; CLOCK_50    ; 4.049 ; 4.049 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[9]  ; CLOCK_50    ; 4.009 ; 4.009 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[10] ; CLOCK_50    ; 3.983 ; 3.983 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[11] ; CLOCK_50    ; 3.906 ; 3.906 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[12] ; CLOCK_50    ; 3.796 ; 3.796 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[13] ; CLOCK_50    ; 3.892 ; 3.892 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[14] ; CLOCK_50    ; 3.844 ; 3.844 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[15] ; CLOCK_50    ; 4.111 ; 4.111 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[16] ; CLOCK_50    ; 4.131 ; 4.131 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[17] ; CLOCK_50    ; 4.101 ; 4.101 ; Rise       ; CLOCK_50                                                     ;
; SRAM_CE_N      ; CLOCK_50    ; 3.786 ; 3.786 ; Rise       ; CLOCK_50                                                     ;
; SRAM_DQ[*]     ; CLOCK_50    ; 3.798 ; 3.798 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[0]    ; CLOCK_50    ; 3.944 ; 3.944 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[1]    ; CLOCK_50    ; 3.943 ; 3.943 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[2]    ; CLOCK_50    ; 4.062 ; 4.062 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[3]    ; CLOCK_50    ; 3.841 ; 3.841 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[4]    ; CLOCK_50    ; 3.932 ; 3.932 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[5]    ; CLOCK_50    ; 4.119 ; 4.119 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[6]    ; CLOCK_50    ; 4.050 ; 4.050 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[7]    ; CLOCK_50    ; 3.954 ; 3.954 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[8]    ; CLOCK_50    ; 3.810 ; 3.810 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[9]    ; CLOCK_50    ; 3.808 ; 3.808 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[10]   ; CLOCK_50    ; 3.801 ; 3.801 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[11]   ; CLOCK_50    ; 3.798 ; 3.798 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[12]   ; CLOCK_50    ; 3.821 ; 3.821 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[13]   ; CLOCK_50    ; 4.046 ; 4.046 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[14]   ; CLOCK_50    ; 3.905 ; 3.905 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[15]   ; CLOCK_50    ; 4.147 ; 4.147 ; Rise       ; CLOCK_50                                                     ;
; SRAM_LB_N      ; CLOCK_50    ; 3.764 ; 3.764 ; Rise       ; CLOCK_50                                                     ;
; SRAM_OE_N      ; CLOCK_50    ; 3.854 ; 3.854 ; Rise       ; CLOCK_50                                                     ;
; SRAM_UB_N      ; CLOCK_50    ; 3.758 ; 3.758 ; Rise       ; CLOCK_50                                                     ;
; SRAM_WE_N      ; CLOCK_50    ; 3.987 ; 3.987 ; Rise       ; CLOCK_50                                                     ;
; AUD_XCK        ; CLOCK_27[0] ; 1.117 ;       ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
; AUD_XCK        ; CLOCK_27[0] ;       ; 1.117 ; Fall       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; I2C_SDAT     ; CLOCK_50   ; 4.551 ;      ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 3.752 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.972 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.982 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.861 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.871 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.752 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.752 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.863 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.873 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.841 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.841 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.941 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.831 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.769 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.951 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.951 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.944 ;      ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; I2C_SDAT     ; CLOCK_50   ; 4.411 ;      ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 3.752 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.972 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.982 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.861 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.871 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.752 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.752 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.863 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.873 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.841 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.841 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.941 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.831 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.769 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.951 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.951 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.944 ;      ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT     ; CLOCK_50   ; 4.551     ;           ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 3.752     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.972     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.982     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.861     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.871     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.752     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.752     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.863     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.873     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.841     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.841     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.941     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.831     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.769     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.951     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.951     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.944     ;           ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT     ; CLOCK_50   ; 4.411     ;           ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 3.752     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.972     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.982     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.861     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.871     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.752     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.752     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.863     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.873     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.841     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.841     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.941     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.831     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.769     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.951     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.951     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.944     ;           ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -82.153    ; 0.215 ; N/A      ; N/A     ; -2.064              ;
;  CLOCK_27[0]     ; N/A        ; N/A   ; N/A      ; N/A     ; 18.518              ;
;  CLOCK_50        ; -82.153    ; 0.215 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -66931.12  ; 0.0   ; 0.0      ; 0.0     ; -13620.985          ;
;  CLOCK_27[0]     ; N/A        ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50        ; -66931.120 ; 0.000 ; N/A      ; N/A     ; -13620.985          ;
+------------------+------------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT   ; CLOCK_50   ; 5.141  ; 5.141  ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK  ; CLOCK_50   ; 5.113  ; 5.113  ; Rise       ; CLOCK_50        ;
; AUD_BCLK     ; CLOCK_50   ; 4.776  ; 4.776  ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK  ; CLOCK_50   ; 5.182  ; 5.182  ; Rise       ; CLOCK_50        ;
; I2C_SDAT     ; CLOCK_50   ; 4.726  ; 4.726  ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; 3.609  ; 3.609  ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; 3.079  ; 3.079  ; Rise       ; CLOCK_50        ;
;  KEY[2]      ; CLOCK_50   ; 3.489  ; 3.489  ; Rise       ; CLOCK_50        ;
;  KEY[3]      ; CLOCK_50   ; 3.609  ; 3.609  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.029  ; 4.029  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.752  ; 3.752  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.776  ; 3.776  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.486  ; 3.486  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.759  ; 3.759  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.562  ; 3.562  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.766  ; 3.766  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.812  ; 3.812  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.835  ; 3.835  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.747  ; 3.747  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.719  ; 3.719  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.476  ; 3.476  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.029  ; 4.029  ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 15.302 ; 15.302 ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; 5.664  ; 5.664  ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; 14.141 ; 14.141 ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; 14.896 ; 14.896 ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; 15.302 ; 15.302 ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; 14.684 ; 14.684 ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; 14.940 ; 14.940 ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; 14.247 ; 14.247 ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; 14.157 ; 14.157 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT   ; CLOCK_50   ; -2.262 ; -2.262 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK  ; CLOCK_50   ; -2.243 ; -2.243 ; Rise       ; CLOCK_50        ;
; AUD_BCLK     ; CLOCK_50   ; -2.105 ; -2.105 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK  ; CLOCK_50   ; -2.280 ; -2.280 ; Rise       ; CLOCK_50        ;
; I2C_SDAT     ; CLOCK_50   ; -1.955 ; -1.955 ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; -1.324 ; -1.324 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; -1.324 ; -1.324 ; Rise       ; CLOCK_50        ;
;  KEY[2]      ; CLOCK_50   ; -1.503 ; -1.503 ; Rise       ; CLOCK_50        ;
;  KEY[3]      ; CLOCK_50   ; -1.579 ; -1.579 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; -1.434 ; -1.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -1.563 ; -1.563 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -1.582 ; -1.582 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -1.467 ; -1.467 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -1.573 ; -1.573 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -1.519 ; -1.519 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -1.572 ; -1.572 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -1.599 ; -1.599 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -1.619 ; -1.619 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -1.554 ; -1.554 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -1.445 ; -1.445 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; -1.532 ; -1.532 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; -1.434 ; -1.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; -1.458 ; -1.458 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; -1.450 ; -1.450 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; -1.443 ; -1.443 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; -1.654 ; -1.654 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 0.320  ; 0.320  ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; 0.320  ; 0.320  ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; -1.151 ; -1.151 ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; -0.844 ; -0.844 ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; -0.441 ; -0.441 ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; 0.084  ; 0.084  ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; -0.182 ; -0.182 ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; -0.290 ; -0.290 ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; 0.003  ; 0.003  ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; AUD_DACDAT     ; CLOCK_50    ; 9.023 ; 9.023 ; Rise       ; CLOCK_50                                                     ;
; I2C_SCLK       ; CLOCK_50    ; 8.316 ; 8.316 ; Rise       ; CLOCK_50                                                     ;
; I2C_SDAT       ; CLOCK_50    ; 9.367 ; 9.367 ; Rise       ; CLOCK_50                                                     ;
; LEDG[*]        ; CLOCK_50    ; 8.304 ; 8.304 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[0]       ; CLOCK_50    ; 8.050 ; 8.050 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[1]       ; CLOCK_50    ; 8.077 ; 8.077 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[2]       ; CLOCK_50    ; 8.304 ; 8.304 ; Rise       ; CLOCK_50                                                     ;
; LEDR[*]        ; CLOCK_50    ; 7.043 ; 7.043 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[2]       ; CLOCK_50    ; 6.874 ; 6.874 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[3]       ; CLOCK_50    ; 6.894 ; 6.894 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[4]       ; CLOCK_50    ; 7.043 ; 7.043 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[5]       ; CLOCK_50    ; 6.893 ; 6.893 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[6]       ; CLOCK_50    ; 6.930 ; 6.930 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[7]       ; CLOCK_50    ; 7.035 ; 7.035 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[8]       ; CLOCK_50    ; 6.888 ; 6.888 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[9]       ; CLOCK_50    ; 6.701 ; 6.701 ; Rise       ; CLOCK_50                                                     ;
; SRAM_ADDR[*]   ; CLOCK_50    ; 8.085 ; 8.085 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[0]  ; CLOCK_50    ; 7.844 ; 7.844 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[1]  ; CLOCK_50    ; 8.085 ; 8.085 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[2]  ; CLOCK_50    ; 7.690 ; 7.690 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[3]  ; CLOCK_50    ; 7.776 ; 7.776 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[4]  ; CLOCK_50    ; 7.807 ; 7.807 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[5]  ; CLOCK_50    ; 7.816 ; 7.816 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[6]  ; CLOCK_50    ; 7.878 ; 7.878 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[7]  ; CLOCK_50    ; 7.836 ; 7.836 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[8]  ; CLOCK_50    ; 7.579 ; 7.579 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[9]  ; CLOCK_50    ; 7.505 ; 7.505 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[10] ; CLOCK_50    ; 7.478 ; 7.478 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[11] ; CLOCK_50    ; 7.229 ; 7.229 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[12] ; CLOCK_50    ; 6.936 ; 6.936 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[13] ; CLOCK_50    ; 7.210 ; 7.210 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[14] ; CLOCK_50    ; 7.005 ; 7.005 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[15] ; CLOCK_50    ; 7.780 ; 7.780 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[16] ; CLOCK_50    ; 7.806 ; 7.806 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[17] ; CLOCK_50    ; 7.752 ; 7.752 ; Rise       ; CLOCK_50                                                     ;
; SRAM_CE_N      ; CLOCK_50    ; 6.900 ; 6.900 ; Rise       ; CLOCK_50                                                     ;
; SRAM_DQ[*]     ; CLOCK_50    ; 7.854 ; 7.854 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[0]    ; CLOCK_50    ; 7.277 ; 7.277 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[1]    ; CLOCK_50    ; 7.266 ; 7.266 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[2]    ; CLOCK_50    ; 7.589 ; 7.589 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[3]    ; CLOCK_50    ; 6.988 ; 6.988 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[4]    ; CLOCK_50    ; 7.254 ; 7.254 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[5]    ; CLOCK_50    ; 7.686 ; 7.686 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[6]    ; CLOCK_50    ; 7.560 ; 7.560 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[7]    ; CLOCK_50    ; 7.290 ; 7.290 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[8]    ; CLOCK_50    ; 6.961 ; 6.961 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[9]    ; CLOCK_50    ; 6.955 ; 6.955 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[10]   ; CLOCK_50    ; 6.949 ; 6.949 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[11]   ; CLOCK_50    ; 6.946 ; 6.946 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[12]   ; CLOCK_50    ; 6.971 ; 6.971 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[13]   ; CLOCK_50    ; 7.576 ; 7.576 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[14]   ; CLOCK_50    ; 7.225 ; 7.225 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[15]   ; CLOCK_50    ; 7.854 ; 7.854 ; Rise       ; CLOCK_50                                                     ;
; SRAM_LB_N      ; CLOCK_50    ; 6.879 ; 6.879 ; Rise       ; CLOCK_50                                                     ;
; SRAM_OE_N      ; CLOCK_50    ; 7.138 ; 7.138 ; Rise       ; CLOCK_50                                                     ;
; SRAM_UB_N      ; CLOCK_50    ; 6.874 ; 6.874 ; Rise       ; CLOCK_50                                                     ;
; SRAM_WE_N      ; CLOCK_50    ; 7.452 ; 7.452 ; Rise       ; CLOCK_50                                                     ;
; AUD_XCK        ; CLOCK_27[0] ; 2.905 ;       ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
; AUD_XCK        ; CLOCK_27[0] ;       ; 2.905 ; Fall       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; AUD_DACDAT     ; CLOCK_50    ; 4.671 ; 4.671 ; Rise       ; CLOCK_50                                                     ;
; I2C_SCLK       ; CLOCK_50    ; 4.285 ; 4.285 ; Rise       ; CLOCK_50                                                     ;
; I2C_SDAT       ; CLOCK_50    ; 4.453 ; 4.453 ; Rise       ; CLOCK_50                                                     ;
; LEDG[*]        ; CLOCK_50    ; 4.239 ; 4.239 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[0]       ; CLOCK_50    ; 4.239 ; 4.239 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[1]       ; CLOCK_50    ; 4.251 ; 4.251 ; Rise       ; CLOCK_50                                                     ;
;  LEDG[2]       ; CLOCK_50    ; 4.318 ; 4.318 ; Rise       ; CLOCK_50                                                     ;
; LEDR[*]        ; CLOCK_50    ; 3.617 ; 3.617 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[2]       ; CLOCK_50    ; 3.715 ; 3.715 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[3]       ; CLOCK_50    ; 3.736 ; 3.736 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[4]       ; CLOCK_50    ; 3.839 ; 3.839 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[5]       ; CLOCK_50    ; 3.734 ; 3.734 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[6]       ; CLOCK_50    ; 3.750 ; 3.750 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[7]       ; CLOCK_50    ; 3.831 ; 3.831 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[8]       ; CLOCK_50    ; 3.715 ; 3.715 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[9]       ; CLOCK_50    ; 3.617 ; 3.617 ; Rise       ; CLOCK_50                                                     ;
; SRAM_ADDR[*]   ; CLOCK_50    ; 3.796 ; 3.796 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[0]  ; CLOCK_50    ; 4.162 ; 4.162 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[1]  ; CLOCK_50    ; 4.240 ; 4.240 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[2]  ; CLOCK_50    ; 4.114 ; 4.114 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[3]  ; CLOCK_50    ; 4.120 ; 4.120 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[4]  ; CLOCK_50    ; 4.138 ; 4.138 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[5]  ; CLOCK_50    ; 4.138 ; 4.138 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[6]  ; CLOCK_50    ; 4.177 ; 4.177 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[7]  ; CLOCK_50    ; 4.150 ; 4.150 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[8]  ; CLOCK_50    ; 4.049 ; 4.049 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[9]  ; CLOCK_50    ; 4.009 ; 4.009 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[10] ; CLOCK_50    ; 3.983 ; 3.983 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[11] ; CLOCK_50    ; 3.906 ; 3.906 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[12] ; CLOCK_50    ; 3.796 ; 3.796 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[13] ; CLOCK_50    ; 3.892 ; 3.892 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[14] ; CLOCK_50    ; 3.844 ; 3.844 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[15] ; CLOCK_50    ; 4.111 ; 4.111 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[16] ; CLOCK_50    ; 4.131 ; 4.131 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_ADDR[17] ; CLOCK_50    ; 4.101 ; 4.101 ; Rise       ; CLOCK_50                                                     ;
; SRAM_CE_N      ; CLOCK_50    ; 3.786 ; 3.786 ; Rise       ; CLOCK_50                                                     ;
; SRAM_DQ[*]     ; CLOCK_50    ; 3.798 ; 3.798 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[0]    ; CLOCK_50    ; 3.944 ; 3.944 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[1]    ; CLOCK_50    ; 3.943 ; 3.943 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[2]    ; CLOCK_50    ; 4.062 ; 4.062 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[3]    ; CLOCK_50    ; 3.841 ; 3.841 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[4]    ; CLOCK_50    ; 3.932 ; 3.932 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[5]    ; CLOCK_50    ; 4.119 ; 4.119 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[6]    ; CLOCK_50    ; 4.050 ; 4.050 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[7]    ; CLOCK_50    ; 3.954 ; 3.954 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[8]    ; CLOCK_50    ; 3.810 ; 3.810 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[9]    ; CLOCK_50    ; 3.808 ; 3.808 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[10]   ; CLOCK_50    ; 3.801 ; 3.801 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[11]   ; CLOCK_50    ; 3.798 ; 3.798 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[12]   ; CLOCK_50    ; 3.821 ; 3.821 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[13]   ; CLOCK_50    ; 4.046 ; 4.046 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[14]   ; CLOCK_50    ; 3.905 ; 3.905 ; Rise       ; CLOCK_50                                                     ;
;  SRAM_DQ[15]   ; CLOCK_50    ; 4.147 ; 4.147 ; Rise       ; CLOCK_50                                                     ;
; SRAM_LB_N      ; CLOCK_50    ; 3.764 ; 3.764 ; Rise       ; CLOCK_50                                                     ;
; SRAM_OE_N      ; CLOCK_50    ; 3.854 ; 3.854 ; Rise       ; CLOCK_50                                                     ;
; SRAM_UB_N      ; CLOCK_50    ; 3.758 ; 3.758 ; Rise       ; CLOCK_50                                                     ;
; SRAM_WE_N      ; CLOCK_50    ; 3.987 ; 3.987 ; Rise       ; CLOCK_50                                                     ;
; AUD_XCK        ; CLOCK_27[0] ; 1.117 ;       ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
; AUD_XCK        ; CLOCK_27[0] ;       ; 1.117 ; Fall       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 7891  ; 7891 ;
; Unconstrained Output Ports      ; 54    ; 54   ;
; Unconstrained Output Port Paths ; 75    ; 75   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jun 23 00:06:54 2018
Info: Command: quartus_sta DE1_TOP -c DE1_TOP
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning (20013): Ignored assignments for entity "audio_config_in" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_up_avalon_audio_and_video_config -entity audio_config_in -qip audio_config_in.qip -library audio_config_in was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_up_avalon_audio_and_video_config -entity audio_config_in -sip audio_config_in.sip -library lib_audio_config_in was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity audio_config_in -qip audio_config_in.qip -library audio_config_in was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity audio_config_in -sip audio_config_in.sip -library lib_audio_config_in was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity audio_config_in -qip audio_config_in.qip -library audio_config_in was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity audio_config_in -sip audio_config_in.sip -library lib_audio_config_in was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE1_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK_27[0] CLOCK_27[0]
    Info (332110): create_generated_clock -source {gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|inclk[0]} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name {gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1]} {gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -82.153
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -82.153    -66931.120 CLOCK_50 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064    -13620.985 CLOCK_50 
    Info (332119):    18.518         0.000 CLOCK_27[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -29.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -29.400    -22273.246 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627    -11143.806 CLOCK_50 
    Info (332119):    18.518         0.000 CLOCK_27[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 533 megabytes
    Info: Processing ended: Sat Jun 23 00:06:59 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


