--- !Passed
Pass:            reflow-disaggr
Name:            DisaggrSucc
Function:        apatb_csr_vmul_ir
Args:            
  - String:          'Disaggregating variable '''
  - Name:            matrix
  - String:          ''''
...
--- !Passed
Pass:            reflow-disaggr
Name:            DisaggrSucc
Function:        apatb_csr_vmul_ir
Args:            
  - String:          'Disaggregating variable '''
  - Name:            vector
  - String:          ''''
...
--- !Passed
Pass:            reflow-disaggr
Name:            DisaggrSucc
Function:        apatb_csr_vmul_ir
Args:            
  - String:          'Disaggregating variable '''
  - Name:            out
  - String:          ''''
...
--- !Passed
Pass:            reflow-infer-unroll
Name:            ImplicitUnroll
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Loop '''
  - LoopName:        VITIS_LOOP_47_2
  - String:          ''' is marked as complete unroll implied by the pipeline pragma'
...
--- !Missed
Pass:            inline
Name:            NeverInline
Function:        apatb_csr_vmul_ir
Args:            
  - Callee:          'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          apatb_csr_vmul_ir
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Sequential '
  - Direction:       read
  - String:          ' of '
  - Length:          variable
  - String:          ' length'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ '
  - AccessID:        scevgepseq
  - ArrayName:       matrix_values
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_47_2
  - String:          ' '
  - LoopLoc:         'csr_vmul.cpp:47:22'
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      load
    DebugLoc:        { File: csr_vmul.cpp, Line: 51, Column: 9 }
  - OrigDirection:   read
  - OrigID:          for.inc.load.9
...
--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Sequential '
  - Direction:       read
  - String:          ' of '
  - Length:          variable
  - String:          ' length'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ '
  - AccessID:        scevgep10seq
  - ArrayName:       matrix_col_indices
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_47_2
  - String:          ' '
  - LoopLoc:         'csr_vmul.cpp:47:22'
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      load
    DebugLoc:        { File: csr_vmul.cpp, Line: 51, Column: 44 }
  - OrigDirection:   read
  - OrigID:          for.inc.load.14
...
--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 35 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Sequential '
  - Direction:       read
  - String:          ' of length '
  - Length:          '2'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ '
  - AccessID:        scevgep11seq
  - ArrayName:       matrix_row_pointers
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_41_1
  - String:          ' '
  - LoopLoc:         'csr_vmul.cpp:41:20'
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      load
    DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 35 }
  - OrigDirection:   read
  - OrigID:          VITIS_LOOP_47_2.load.8
  - OrigAccess:      load
  - OrigDirection:   read
  - OrigID:          VITIS_LOOP_47_2.load.12
...
--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: csr_vmul.cpp, Line: 41, Column: 20 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Sequential '
  - Direction:       write
  - String:          ' of '
  - Length:          variable
  - String:          ' length'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ '
  - AccessID:        out_values12seq
  - ArrayName:       out_values
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_41_1
  - String:          ' '
  - LoopLoc:         'csr_vmul.cpp:41:20'
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      store
    DebugLoc:        { File: csr_vmul.cpp, Line: 54, Column: 22 }
  - OrigDirection:   write
  - OrigID:          for.inc20.store.3
...
--- !Missed
Pass:            reflow-burst-inference
Name:            CouldNotAnalyzePattern
DebugLoc:        { File: csr_vmul.cpp, Line: 51, Column: 29 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          Could not analyze pattern
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      load
    DebugLoc:        { File: csr_vmul.cpp, Line: 51, Column: 29 }
  - OrigDirection:   read
  - OrigID:          for.inc.load.17
  - ArrayName:       vector_values
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_47_2
  - String:          ' '
  - LoopLoc:         'csr_vmul.cpp:47:22'
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-inference
Name:            IncompatibleStride
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 35 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          Stride is incompatible
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 35 }
  - OrigDirection:   read
  - OrigID:          scevgep11seq
  - ArrayName:       matrix_row_pointers
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_41_1
  - String:          ' '
  - LoopLoc:         'csr_vmul.cpp:41:20'
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-inference
Name:            AccessInCondBranch
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Access '
  - Access:          call
    DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
  - String:          ' is in the conditional branch'
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
  - OrigDirection:   read
  - OrigID:          scevgepseq
  - ArrayName:       matrix_values
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_41_1
  - String:          ' '
  - LoopLoc:         'csr_vmul.cpp:41:20'
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-inference
Name:            AccessInCondBranch
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Access '
  - Access:          call
    DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
  - String:          ' is in the conditional branch'
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
  - OrigDirection:   read
  - OrigID:          scevgep10seq
  - ArrayName:       matrix_col_indices
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_41_1
  - String:          ' '
  - LoopLoc:         'csr_vmul.cpp:41:20'
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-widen
Name:            GreaterOrEqualThreshold
DebugLoc:        { File: csr_vmul.cpp, Line: 41, Column: 20 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Could not widen since type '
  - Type:            float
  - String:          ' size is greater than or equal to the max_widen_bitwidth threshold of '
  - Threshold:       '0'
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: csr_vmul.cpp, Line: 41, Column: 20 }
  - OrigDirection:   write
  - OrigID:          out_values12seq
  - ArrayName:       out_values
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_41_1
  - String:          ' '
  - LoopLoc:         'csr_vmul.cpp:41:20'
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-widen
Name:            GreaterOrEqualThreshold
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Could not widen since type '
  - Type:            float
  - String:          ' size is greater than or equal to the max_widen_bitwidth threshold of '
  - Threshold:       '0'
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
  - OrigDirection:   read
  - OrigID:          scevgepseq
  - ArrayName:       matrix_values
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_47_2
  - String:          ' '
  - LoopLoc:         'csr_vmul.cpp:47:22'
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-widen
Name:            GreaterOrEqualThreshold
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Could not widen since type '
  - Type:            i32
  - String:          ' size is greater than or equal to the max_widen_bitwidth threshold of '
  - Threshold:       '0'
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
  - OrigDirection:   read
  - OrigID:          scevgep10seq
  - ArrayName:       matrix_col_indices
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_47_2
  - String:          ' '
  - LoopLoc:         'csr_vmul.cpp:47:22'
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-widen
Name:            GreaterOrEqualThreshold
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 35 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Could not widen since type '
  - Type:            i32
  - String:          ' size is greater than or equal to the max_widen_bitwidth threshold of '
  - Threshold:       '0'
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 35 }
  - OrigDirection:   read
  - OrigID:          scevgep11seq
  - ArrayName:       matrix_row_pointers
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-infer-unroll
Name:            ImplicitUnroll
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Loop '''
  - LoopName:        VITIS_LOOP_47_2
  - String:          ''' is marked as complete unroll implied by the pipeline pragma'
...
--- !Passed
Pass:            reflow-infer-unroll
Name:            ImplicitUnroll
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Loop '''
  - LoopName:        VITIS_LOOP_47_2
  - String:          ''' is marked as complete unroll implied by the pipeline pragma'
...
--- !Passed
Pass:            reflow-loop-flatten-cost-model
Name:            FlattenOffInference
DebugLoc:        { File: csr_vmul.cpp, Line: 41, Column: 20 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Automatically disabling loop flattening for loop '''
  - LoopName:        VITIS_LOOP_41_1
  - String:          '''.'
...
--- !Passed
Pass:            reflow-loop-flatten-cost-model
Name:            AutoParallelPerformanceDrivenVerbosePassed
DebugLoc:        { File: csr_vmul.cpp, Line: 41, Column: 20 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - PragmaType:      loop_flatten
  - String:          ' '
  - PragmaOptions:   off
  - String:          ' '
  - PragmaIsAuto:    '1'
  - String:          ' '
  - PragmaFunction:  csr_vmul
  - String:          ' '
  - PragmaSrcLoc:    'csr_vmul.cpp:41:20'
    DebugLoc:        { File: csr_vmul.cpp, Line: 41, Column: 20 }
  - LoopName:        VITIS_LOOP_41_1
  - String:          ' '
  - LoopLoc:         'csr_vmul.cpp:41:20'
    DebugLoc:        { File: csr_vmul.cpp, Line: 41, Column: 20 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-inference
Name:            BurstConflict
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Could not burst due to multiple potential '
  - Direction:       reads
  - String:          ' to the same bundle in the same region.'
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
  - OrigDirection:   read
  - OrigID:          seq2
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-inference
Name:            BurstConflict
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Could not burst due to multiple potential '
  - Direction:       reads
  - String:          ' to the same bundle in the same region.'
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
  - OrigDirection:   read
  - OrigID:          seq3
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredVerboseSummary
DebugLoc:        { File: csr_vmul.cpp, Line: 41, Column: 20 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Multiple burst '
  - Direction:       writes
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' has been inferred.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
  - String:          ' _XLX_SEP_ '
  - AccessID:        seq
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_41_1
  - String:          ' '
  - LoopLoc:         'csr_vmul.cpp:41:20'
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredSummary
DebugLoc:        { File: csr_vmul.cpp, Line: 41, Column: 20 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Multiple burst '
  - Direction:       writes
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' in loop '''
  - LoopName:        VITIS_LOOP_41_1
  - String:          '''('
  - LoopLoc:         'csr_vmul.cpp:41:20'
  - String:          ')'
  - String:          ' has been inferred on bundle '''
  - BundleName:      gmem
  - String:          '''.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredVerboseSummary
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 35 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of length '
  - Length:          '2'
  - String:          ' and bit width '
  - Width:           '32'
  - String:          ' has been inferred.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
  - String:          ' _XLX_SEP_ '
  - AccessID:        seq1
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - Function:        'csr_vmul(CSR_Matrix const*, Vector const*, Vector*)'
    DebugLoc:        { File: csr_vmul.cpp, Line: 3, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredSummary
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 35 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of length '
  - Length:          '2'
  - String:          ' and bit width '
  - Width:           '32'
  - String:          ' has been inferred on bundle '''
  - BundleName:      gmem
  - String:          '''.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
...
--- !Passed
Pass:            reflow-infer-unroll
Name:            ImplicitUnroll
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Loop '''
  - LoopName:        VITIS_LOOP_47_2
  - String:          ''' is marked as complete unroll implied by the pipeline pragma'
...
--- !Missed
Pass:            reflow-pragma-loop-unroll
Name:            PragmaFailFullyUnroll
DebugLoc:        { File: csr_vmul.cpp, Line: 47, Column: 22 }
Function:        _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
Args:            
  - String:          'Cannot unroll loop '''
  - LoopName:        VITIS_LOOP_47_2
  - String:          ''' ('
  - LoopLoc:         'csr_vmul.cpp:47:22'
  - String:          ') '
  - String:          'in function '''
  - String:          csr_vmul
  - String:          ''' as it has a variable trip count'
...
