-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fine_channelizer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    res_in_TDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    res_in_TVALID : IN STD_LOGIC;
    res_in_TREADY : OUT STD_LOGIC;
    res_in_TUSER : IN STD_LOGIC_VECTOR (7 downto 0);
    res_out_TDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    res_out_TVALID : OUT STD_LOGIC;
    res_out_TREADY : IN STD_LOGIC;
    res_out_TUSER : OUT STD_LOGIC_VECTOR (7 downto 0);
    tone_inc_table_0_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tone_inc_table_0_V_ce0 : OUT STD_LOGIC;
    tone_inc_table_0_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    tone_inc_table_1_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tone_inc_table_1_V_ce0 : OUT STD_LOGIC;
    tone_inc_table_1_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    tone_inc_table_2_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tone_inc_table_2_V_ce0 : OUT STD_LOGIC;
    tone_inc_table_2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    tone_inc_table_3_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tone_inc_table_3_V_ce0 : OUT STD_LOGIC;
    tone_inc_table_3_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    tone_inc_table_4_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tone_inc_table_4_V_ce0 : OUT STD_LOGIC;
    tone_inc_table_4_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    tone_inc_table_5_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tone_inc_table_5_V_ce0 : OUT STD_LOGIC;
    tone_inc_table_5_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    tone_inc_table_6_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tone_inc_table_6_V_ce0 : OUT STD_LOGIC;
    tone_inc_table_6_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    tone_inc_table_7_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tone_inc_table_7_V_ce0 : OUT STD_LOGIC;
    tone_inc_table_7_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of fine_channelizer is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fine_channelizer,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.818000,HLS_SYN_LAT=18,HLS_SYN_TPT=1,HLS_SYN_MEM=116,HLS_SYN_DSP=32,HLS_SYN_FF=12674,HLS_SYN_LUT=9184,HLS_VERSION=2019_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv9_10 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_const_lv9_1F : STD_LOGIC_VECTOR (8 downto 0) := "000011111";
    constant ap_const_lv9_20 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_const_lv9_2F : STD_LOGIC_VECTOR (8 downto 0) := "000101111";
    constant ap_const_lv9_30 : STD_LOGIC_VECTOR (8 downto 0) := "000110000";
    constant ap_const_lv9_3F : STD_LOGIC_VECTOR (8 downto 0) := "000111111";
    constant ap_const_lv9_40 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_const_lv9_4F : STD_LOGIC_VECTOR (8 downto 0) := "001001111";
    constant ap_const_lv9_50 : STD_LOGIC_VECTOR (8 downto 0) := "001010000";
    constant ap_const_lv9_5F : STD_LOGIC_VECTOR (8 downto 0) := "001011111";
    constant ap_const_lv9_60 : STD_LOGIC_VECTOR (8 downto 0) := "001100000";
    constant ap_const_lv9_6F : STD_LOGIC_VECTOR (8 downto 0) := "001101111";
    constant ap_const_lv9_70 : STD_LOGIC_VECTOR (8 downto 0) := "001110000";
    constant ap_const_lv9_7F : STD_LOGIC_VECTOR (8 downto 0) := "001111111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal phases_delay_line_ph_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal phases_delay_line_ph_ce0 : STD_LOGIC;
    signal phases_delay_line_ph_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal phases_delay_line_ph_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phases_delay_line_ph_ce1 : STD_LOGIC;
    signal phases_delay_line_ph_we1 : STD_LOGIC;
    signal phases_delay_line_ph_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal res_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal res_out_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal groupid_V_reg_888 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal regslice_both_res_out_data_iq_U_apdone_blk : STD_LOGIC;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal groupid_V_reg_888_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal groupid_V_reg_888_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal groupid_V_reg_888_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal groupid_V_reg_888_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal groupid_V_reg_888_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal groupid_V_reg_888_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal groupid_V_reg_888_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal groupid_V_reg_888_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal groupid_V_reg_888_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal groupid_V_reg_888_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal groupid_V_reg_888_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal groupid_V_reg_888_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal groupid_V_reg_888_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal groupid_V_reg_888_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal groupid_V_reg_888_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal groupid_V_reg_888_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal iq_in_0_i_V_fu_389_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_i_V_reg_893 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_i_V_reg_893_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_i_V_reg_893_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_i_V_reg_893_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_i_V_reg_893_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_i_V_reg_893_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_i_V_reg_893_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_i_V_reg_893_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_i_V_reg_893_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_i_V_reg_893_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_q_V_reg_898 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_q_V_reg_898_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_q_V_reg_898_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_q_V_reg_898_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_q_V_reg_898_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_q_V_reg_898_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_q_V_reg_898_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_q_V_reg_898_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_q_V_reg_898_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_0_q_V_reg_898_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_i_V_reg_903 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_i_V_reg_903_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_i_V_reg_903_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_i_V_reg_903_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_i_V_reg_903_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_i_V_reg_903_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_i_V_reg_903_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_i_V_reg_903_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_i_V_reg_903_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_i_V_reg_903_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_q_V_reg_908 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_q_V_reg_908_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_q_V_reg_908_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_q_V_reg_908_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_q_V_reg_908_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_q_V_reg_908_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_q_V_reg_908_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_q_V_reg_908_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_q_V_reg_908_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_1_q_V_reg_908_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_i_V_reg_913 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_i_V_reg_913_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_i_V_reg_913_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_i_V_reg_913_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_i_V_reg_913_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_i_V_reg_913_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_i_V_reg_913_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_i_V_reg_913_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_i_V_reg_913_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_i_V_reg_913_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_q_V_reg_918 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_q_V_reg_918_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_q_V_reg_918_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_q_V_reg_918_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_q_V_reg_918_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_q_V_reg_918_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_q_V_reg_918_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_q_V_reg_918_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_q_V_reg_918_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_2_q_V_reg_918_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_i_V_reg_923 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_i_V_reg_923_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_i_V_reg_923_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_i_V_reg_923_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_i_V_reg_923_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_i_V_reg_923_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_i_V_reg_923_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_i_V_reg_923_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_i_V_reg_923_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_i_V_reg_923_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_q_V_reg_928 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_q_V_reg_928_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_q_V_reg_928_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_q_V_reg_928_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_q_V_reg_928_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_q_V_reg_928_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_q_V_reg_928_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_q_V_reg_928_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_q_V_reg_928_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_3_q_V_reg_928_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_i_V_reg_933 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_i_V_reg_933_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_i_V_reg_933_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_i_V_reg_933_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_i_V_reg_933_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_i_V_reg_933_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_i_V_reg_933_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_i_V_reg_933_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_i_V_reg_933_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_i_V_reg_933_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_q_V_reg_938 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_q_V_reg_938_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_q_V_reg_938_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_q_V_reg_938_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_q_V_reg_938_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_q_V_reg_938_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_q_V_reg_938_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_q_V_reg_938_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_q_V_reg_938_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_4_q_V_reg_938_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_i_V_reg_943 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_i_V_reg_943_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_i_V_reg_943_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_i_V_reg_943_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_i_V_reg_943_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_i_V_reg_943_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_i_V_reg_943_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_i_V_reg_943_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_i_V_reg_943_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_i_V_reg_943_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_q_V_reg_948 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_q_V_reg_948_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_q_V_reg_948_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_q_V_reg_948_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_q_V_reg_948_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_q_V_reg_948_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_q_V_reg_948_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_q_V_reg_948_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_q_V_reg_948_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_5_q_V_reg_948_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_i_V_reg_953 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_i_V_reg_953_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_i_V_reg_953_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_i_V_reg_953_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_i_V_reg_953_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_i_V_reg_953_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_i_V_reg_953_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_i_V_reg_953_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_i_V_reg_953_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_i_V_reg_953_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_q_V_reg_958 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_q_V_reg_958_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_q_V_reg_958_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_q_V_reg_958_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_q_V_reg_958_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_q_V_reg_958_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_q_V_reg_958_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_q_V_reg_958_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_q_V_reg_958_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_6_q_V_reg_958_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_i_V_reg_963 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_i_V_reg_963_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_i_V_reg_963_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_i_V_reg_963_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_i_V_reg_963_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_i_V_reg_963_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_i_V_reg_963_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_i_V_reg_963_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_i_V_reg_963_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_i_V_reg_963_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_q_V_reg_968 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_q_V_reg_968_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_q_V_reg_968_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_q_V_reg_968_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_q_V_reg_968_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_q_V_reg_968_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_q_V_reg_968_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_q_V_reg_968_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_q_V_reg_968_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_in_7_q_V_reg_968_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_delay_line_ph_1_reg_1013 : STD_LOGIC_VECTOR (7 downto 0);
    signal phases_delay_line_ph_1_reg_1013_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal phases_delay_line_ph_1_reg_1013_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal phases_delay_line_ph_1_reg_1013_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tone_inc_0_V_reg_1019 : STD_LOGIC_VECTOR (15 downto 0);
    signal tone_inc_1_V_reg_1024 : STD_LOGIC_VECTOR (15 downto 0);
    signal tone_inc_2_V_reg_1029 : STD_LOGIC_VECTOR (15 downto 0);
    signal tone_inc_3_V_reg_1034 : STD_LOGIC_VECTOR (15 downto 0);
    signal tone_inc_4_V_reg_1039 : STD_LOGIC_VECTOR (15 downto 0);
    signal tone_inc_5_V_reg_1044 : STD_LOGIC_VECTOR (15 downto 0);
    signal tone_inc_6_V_reg_1049 : STD_LOGIC_VECTOR (15 downto 0);
    signal tone_inc_7_V_reg_1054 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_delay_line_ph_2_reg_1059 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal phases_0_V_fu_564_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_0_V_reg_1071 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_1_V_fu_584_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_1_V_reg_1077 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_2_V_fu_604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_2_V_reg_1083 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_3_V_fu_624_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_3_V_reg_1089 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_4_V_fu_644_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_4_V_reg_1095 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_5_V_fu_664_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_5_V_reg_1101 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_6_V_fu_684_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_6_V_reg_1107 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_7_V_fu_704_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_7_V_reg_1113 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_0_i_V_reg_1119 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_1_i_V_reg_1124 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_2_i_V_reg_1129 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_3_i_V_reg_1134 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_4_i_V_reg_1139 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_5_i_V_reg_1144 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_6_i_V_reg_1149 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_7_i_V_reg_1154 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_0_q_V_reg_1159 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_1_q_V_reg_1164 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_2_q_V_reg_1169 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_3_q_V_reg_1174 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_4_q_V_reg_1179 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_5_q_V_reg_1184 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_6_q_V_reg_1189 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_7_q_V_reg_1194 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal grp_phase_to_sincos_fu_303_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_303_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_303_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_303_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_303_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_303_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_303_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_303_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_303_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_303_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_303_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_303_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_303_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_303_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_303_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_303_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_303_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_303_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_303_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_303_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_303_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call83 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call83 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call83 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call83 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call83 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call83 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call83 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call83 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call83 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call83 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call83 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call83 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call83 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call83 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call83 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp102 : BOOLEAN;
    signal grp_cmpy_fu_317_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_317_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_317_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call100 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call100 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call100 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call100 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call100 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call100 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call100 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call100 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call100 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call100 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call100 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call100 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call100 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call100 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call100 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call100 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call100 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call100 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call100 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp124 : BOOLEAN;
    signal grp_cmpy_fu_325_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_325_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_325_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call103 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call103 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call103 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call103 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call103 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call103 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call103 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call103 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call103 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call103 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call103 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call103 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call103 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call103 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call103 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call103 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call103 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call103 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call103 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp125 : BOOLEAN;
    signal grp_cmpy_fu_333_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_333_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_333_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call106 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call106 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call106 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call106 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call106 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call106 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call106 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call106 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call106 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call106 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call106 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call106 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call106 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call106 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call106 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call106 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call106 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call106 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call106 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp126 : BOOLEAN;
    signal grp_cmpy_fu_341_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_341_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_341_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call109 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call109 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call109 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call109 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call109 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call109 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call109 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call109 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call109 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call109 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call109 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call109 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call109 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call109 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call109 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call109 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call109 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call109 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call109 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp127 : BOOLEAN;
    signal grp_cmpy_fu_349_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_349_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_349_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call112 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call112 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call112 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call112 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call112 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call112 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call112 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call112 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call112 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call112 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call112 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call112 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call112 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call112 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call112 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call112 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call112 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call112 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call112 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp128 : BOOLEAN;
    signal grp_cmpy_fu_357_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_357_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_357_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call115 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call115 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call115 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call115 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call115 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call115 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call115 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call115 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call115 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call115 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call115 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call115 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call115 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call115 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call115 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call115 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call115 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call115 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call115 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp129 : BOOLEAN;
    signal grp_cmpy_fu_365_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_365_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_365_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call118 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call118 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call118 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call118 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call118 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call118 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call118 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call118 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call118 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call118 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call118 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call118 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call118 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call118 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call118 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call118 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call118 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call118 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call118 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp130 : BOOLEAN;
    signal grp_cmpy_fu_373_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_373_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cmpy_fu_373_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call121 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call121 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call121 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call121 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call121 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call121 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call121 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call121 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call121 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call121 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call121 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call121 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call121 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call121 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call121 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call121 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call121 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call121 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call121 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp131 : BOOLEAN;
    signal grp_phase_to_sincos_fu_303_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln544_fu_543_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln1265_fu_556_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln703_fu_559_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_i_fu_570_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln703_1_fu_579_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_i_fu_590_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln703_2_fu_599_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_i_fu_610_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln703_3_fu_619_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_i_fu_630_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln703_4_fu_639_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_i_fu_650_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln703_5_fu_659_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_i_fu_670_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln703_6_fu_679_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_i_fu_690_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln703_7_fu_699_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_57 : BOOLEAN;
    signal ap_enable_state1_pp0_iter0_stage0 : BOOLEAN;
    signal ap_enable_operation_75 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_enable_operation_101 : BOOLEAN;
    signal ap_enable_state5_pp0_iter4_stage0 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_res_in_data_iq_U_apdone_blk : STD_LOGIC;
    signal res_in_TDATA_int : STD_LOGIC_VECTOR (255 downto 0);
    signal res_in_TVALID_int : STD_LOGIC;
    signal res_in_TREADY_int : STD_LOGIC;
    signal regslice_both_res_in_data_iq_U_ack_in : STD_LOGIC;
    signal regslice_both_res_in_user_V_U_apdone_blk : STD_LOGIC;
    signal res_in_TUSER_int : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_res_in_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_res_in_user_V_U_ack_in : STD_LOGIC;
    signal res_out_TDATA_int : STD_LOGIC_VECTOR (255 downto 0);
    signal res_out_TVALID_int : STD_LOGIC;
    signal res_out_TREADY_int : STD_LOGIC;
    signal regslice_both_res_out_data_iq_U_vld_out : STD_LOGIC;
    signal regslice_both_res_out_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_res_out_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_res_out_user_V_U_vld_out : STD_LOGIC;

    component phase_to_sincos IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        phases_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        phases_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        phases_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        phases_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        phases_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        phases_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        phases_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        phases_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cmpy IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ar_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ai_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        br_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        bi_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component fine_channelizer_dEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    phases_delay_line_ph_U : component fine_channelizer_dEe
    generic map (
        DataWidth => 128,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phases_delay_line_ph_address0,
        ce0 => phases_delay_line_ph_ce0,
        q0 => phases_delay_line_ph_q0,
        address1 => phases_delay_line_ph_address1,
        ce1 => phases_delay_line_ph_ce1,
        we1 => phases_delay_line_ph_we1,
        d1 => phases_delay_line_ph_d1);

    grp_phase_to_sincos_fu_303 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_fu_303_ap_start,
        ap_done => grp_phase_to_sincos_fu_303_ap_done,
        ap_idle => grp_phase_to_sincos_fu_303_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_303_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_303_ap_ce,
        phases_0_V_read => phases_0_V_reg_1071,
        phases_1_V_read => phases_1_V_reg_1077,
        phases_2_V_read => phases_2_V_reg_1083,
        phases_3_V_read => phases_3_V_reg_1089,
        phases_4_V_read => phases_4_V_reg_1095,
        phases_5_V_read => phases_5_V_reg_1101,
        phases_6_V_read => phases_6_V_reg_1107,
        phases_7_V_read => phases_7_V_reg_1113,
        ap_return_0 => grp_phase_to_sincos_fu_303_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_303_ap_return_1,
        ap_return_2 => grp_phase_to_sincos_fu_303_ap_return_2,
        ap_return_3 => grp_phase_to_sincos_fu_303_ap_return_3,
        ap_return_4 => grp_phase_to_sincos_fu_303_ap_return_4,
        ap_return_5 => grp_phase_to_sincos_fu_303_ap_return_5,
        ap_return_6 => grp_phase_to_sincos_fu_303_ap_return_6,
        ap_return_7 => grp_phase_to_sincos_fu_303_ap_return_7,
        ap_return_8 => grp_phase_to_sincos_fu_303_ap_return_8,
        ap_return_9 => grp_phase_to_sincos_fu_303_ap_return_9,
        ap_return_10 => grp_phase_to_sincos_fu_303_ap_return_10,
        ap_return_11 => grp_phase_to_sincos_fu_303_ap_return_11,
        ap_return_12 => grp_phase_to_sincos_fu_303_ap_return_12,
        ap_return_13 => grp_phase_to_sincos_fu_303_ap_return_13,
        ap_return_14 => grp_phase_to_sincos_fu_303_ap_return_14,
        ap_return_15 => grp_phase_to_sincos_fu_303_ap_return_15);

    grp_cmpy_fu_317 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ar_V_read => iq_in_0_i_V_reg_893_pp0_iter9_reg,
        ai_V_read => iq_in_0_q_V_reg_898_pp0_iter9_reg,
        br_V_read => sincosines_0_i_V_reg_1119,
        bi_V_read => sincosines_0_q_V_reg_1159,
        ap_return_0 => grp_cmpy_fu_317_ap_return_0,
        ap_return_1 => grp_cmpy_fu_317_ap_return_1,
        ap_ce => grp_cmpy_fu_317_ap_ce);

    grp_cmpy_fu_325 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ar_V_read => iq_in_1_i_V_reg_903_pp0_iter9_reg,
        ai_V_read => iq_in_1_q_V_reg_908_pp0_iter9_reg,
        br_V_read => sincosines_1_i_V_reg_1124,
        bi_V_read => sincosines_1_q_V_reg_1164,
        ap_return_0 => grp_cmpy_fu_325_ap_return_0,
        ap_return_1 => grp_cmpy_fu_325_ap_return_1,
        ap_ce => grp_cmpy_fu_325_ap_ce);

    grp_cmpy_fu_333 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ar_V_read => iq_in_2_i_V_reg_913_pp0_iter9_reg,
        ai_V_read => iq_in_2_q_V_reg_918_pp0_iter9_reg,
        br_V_read => sincosines_2_i_V_reg_1129,
        bi_V_read => sincosines_2_q_V_reg_1169,
        ap_return_0 => grp_cmpy_fu_333_ap_return_0,
        ap_return_1 => grp_cmpy_fu_333_ap_return_1,
        ap_ce => grp_cmpy_fu_333_ap_ce);

    grp_cmpy_fu_341 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ar_V_read => iq_in_3_i_V_reg_923_pp0_iter9_reg,
        ai_V_read => iq_in_3_q_V_reg_928_pp0_iter9_reg,
        br_V_read => sincosines_3_i_V_reg_1134,
        bi_V_read => sincosines_3_q_V_reg_1174,
        ap_return_0 => grp_cmpy_fu_341_ap_return_0,
        ap_return_1 => grp_cmpy_fu_341_ap_return_1,
        ap_ce => grp_cmpy_fu_341_ap_ce);

    grp_cmpy_fu_349 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ar_V_read => iq_in_4_i_V_reg_933_pp0_iter9_reg,
        ai_V_read => iq_in_4_q_V_reg_938_pp0_iter9_reg,
        br_V_read => sincosines_4_i_V_reg_1139,
        bi_V_read => sincosines_4_q_V_reg_1179,
        ap_return_0 => grp_cmpy_fu_349_ap_return_0,
        ap_return_1 => grp_cmpy_fu_349_ap_return_1,
        ap_ce => grp_cmpy_fu_349_ap_ce);

    grp_cmpy_fu_357 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ar_V_read => iq_in_5_i_V_reg_943_pp0_iter9_reg,
        ai_V_read => iq_in_5_q_V_reg_948_pp0_iter9_reg,
        br_V_read => sincosines_5_i_V_reg_1144,
        bi_V_read => sincosines_5_q_V_reg_1184,
        ap_return_0 => grp_cmpy_fu_357_ap_return_0,
        ap_return_1 => grp_cmpy_fu_357_ap_return_1,
        ap_ce => grp_cmpy_fu_357_ap_ce);

    grp_cmpy_fu_365 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ar_V_read => iq_in_6_i_V_reg_953_pp0_iter9_reg,
        ai_V_read => iq_in_6_q_V_reg_958_pp0_iter9_reg,
        br_V_read => sincosines_6_i_V_reg_1149,
        bi_V_read => sincosines_6_q_V_reg_1189,
        ap_return_0 => grp_cmpy_fu_365_ap_return_0,
        ap_return_1 => grp_cmpy_fu_365_ap_return_1,
        ap_ce => grp_cmpy_fu_365_ap_ce);

    grp_cmpy_fu_373 : component cmpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ar_V_read => iq_in_7_i_V_reg_963_pp0_iter9_reg,
        ai_V_read => iq_in_7_q_V_reg_968_pp0_iter9_reg,
        br_V_read => sincosines_7_i_V_reg_1154,
        bi_V_read => sincosines_7_q_V_reg_1194,
        ap_return_0 => grp_cmpy_fu_373_ap_return_0,
        ap_return_1 => grp_cmpy_fu_373_ap_return_1,
        ap_ce => grp_cmpy_fu_373_ap_ce);

    regslice_both_res_in_data_iq_U : component regslice_both
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_in_TDATA,
        vld_in => res_in_TVALID,
        ack_in => regslice_both_res_in_data_iq_U_ack_in,
        data_out => res_in_TDATA_int,
        vld_out => res_in_TVALID_int,
        ack_out => res_in_TREADY_int,
        apdone_blk => regslice_both_res_in_data_iq_U_apdone_blk);

    regslice_both_res_in_user_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_in_TUSER,
        vld_in => res_in_TVALID,
        ack_in => regslice_both_res_in_user_V_U_ack_in,
        data_out => res_in_TUSER_int,
        vld_out => regslice_both_res_in_user_V_U_vld_out,
        ack_out => res_in_TREADY_int,
        apdone_blk => regslice_both_res_in_user_V_U_apdone_blk);

    regslice_both_res_out_data_iq_U : component regslice_both
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_out_TDATA_int,
        vld_in => res_out_TVALID_int,
        ack_in => res_out_TREADY_int,
        data_out => res_out_TDATA,
        vld_out => regslice_both_res_out_data_iq_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_both_res_out_data_iq_U_apdone_blk);

    regslice_both_res_out_user_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => groupid_V_reg_888_pp0_iter16_reg,
        vld_in => res_out_TVALID_int,
        ack_in => regslice_both_res_out_user_V_U_ack_in_dummy,
        data_out => res_out_TUSER,
        vld_out => regslice_both_res_out_user_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_both_res_out_user_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_fu_303_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_fu_303_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_fu_303_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_fu_303_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_fu_303_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                groupid_V_reg_888 <= res_in_TUSER_int;
                groupid_V_reg_888_pp0_iter1_reg <= groupid_V_reg_888;
                iq_in_0_i_V_reg_893 <= iq_in_0_i_V_fu_389_p1;
                iq_in_0_i_V_reg_893_pp0_iter1_reg <= iq_in_0_i_V_reg_893;
                iq_in_0_q_V_reg_898 <= res_in_TDATA_int(143 downto 128);
                iq_in_0_q_V_reg_898_pp0_iter1_reg <= iq_in_0_q_V_reg_898;
                iq_in_1_i_V_reg_903 <= res_in_TDATA_int(31 downto 16);
                iq_in_1_i_V_reg_903_pp0_iter1_reg <= iq_in_1_i_V_reg_903;
                iq_in_1_q_V_reg_908 <= res_in_TDATA_int(159 downto 144);
                iq_in_1_q_V_reg_908_pp0_iter1_reg <= iq_in_1_q_V_reg_908;
                iq_in_2_i_V_reg_913 <= res_in_TDATA_int(47 downto 32);
                iq_in_2_i_V_reg_913_pp0_iter1_reg <= iq_in_2_i_V_reg_913;
                iq_in_2_q_V_reg_918 <= res_in_TDATA_int(175 downto 160);
                iq_in_2_q_V_reg_918_pp0_iter1_reg <= iq_in_2_q_V_reg_918;
                iq_in_3_i_V_reg_923 <= res_in_TDATA_int(63 downto 48);
                iq_in_3_i_V_reg_923_pp0_iter1_reg <= iq_in_3_i_V_reg_923;
                iq_in_3_q_V_reg_928 <= res_in_TDATA_int(191 downto 176);
                iq_in_3_q_V_reg_928_pp0_iter1_reg <= iq_in_3_q_V_reg_928;
                iq_in_4_i_V_reg_933 <= res_in_TDATA_int(79 downto 64);
                iq_in_4_i_V_reg_933_pp0_iter1_reg <= iq_in_4_i_V_reg_933;
                iq_in_4_q_V_reg_938 <= res_in_TDATA_int(207 downto 192);
                iq_in_4_q_V_reg_938_pp0_iter1_reg <= iq_in_4_q_V_reg_938;
                iq_in_5_i_V_reg_943 <= res_in_TDATA_int(95 downto 80);
                iq_in_5_i_V_reg_943_pp0_iter1_reg <= iq_in_5_i_V_reg_943;
                iq_in_5_q_V_reg_948 <= res_in_TDATA_int(223 downto 208);
                iq_in_5_q_V_reg_948_pp0_iter1_reg <= iq_in_5_q_V_reg_948;
                iq_in_6_i_V_reg_953 <= res_in_TDATA_int(111 downto 96);
                iq_in_6_i_V_reg_953_pp0_iter1_reg <= iq_in_6_i_V_reg_953;
                iq_in_6_q_V_reg_958 <= res_in_TDATA_int(239 downto 224);
                iq_in_6_q_V_reg_958_pp0_iter1_reg <= iq_in_6_q_V_reg_958;
                iq_in_7_i_V_reg_963 <= res_in_TDATA_int(127 downto 112);
                iq_in_7_i_V_reg_963_pp0_iter1_reg <= iq_in_7_i_V_reg_963;
                iq_in_7_q_V_reg_968 <= res_in_TDATA_int(255 downto 240);
                iq_in_7_q_V_reg_968_pp0_iter1_reg <= iq_in_7_q_V_reg_968;
                phases_delay_line_ph_1_reg_1013 <= zext_ln544_fu_543_p1(8 - 1 downto 0);
                phases_delay_line_ph_1_reg_1013_pp0_iter1_reg <= phases_delay_line_ph_1_reg_1013;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                groupid_V_reg_888_pp0_iter10_reg <= groupid_V_reg_888_pp0_iter9_reg;
                groupid_V_reg_888_pp0_iter11_reg <= groupid_V_reg_888_pp0_iter10_reg;
                groupid_V_reg_888_pp0_iter12_reg <= groupid_V_reg_888_pp0_iter11_reg;
                groupid_V_reg_888_pp0_iter13_reg <= groupid_V_reg_888_pp0_iter12_reg;
                groupid_V_reg_888_pp0_iter14_reg <= groupid_V_reg_888_pp0_iter13_reg;
                groupid_V_reg_888_pp0_iter15_reg <= groupid_V_reg_888_pp0_iter14_reg;
                groupid_V_reg_888_pp0_iter16_reg <= groupid_V_reg_888_pp0_iter15_reg;
                groupid_V_reg_888_pp0_iter2_reg <= groupid_V_reg_888_pp0_iter1_reg;
                groupid_V_reg_888_pp0_iter3_reg <= groupid_V_reg_888_pp0_iter2_reg;
                groupid_V_reg_888_pp0_iter4_reg <= groupid_V_reg_888_pp0_iter3_reg;
                groupid_V_reg_888_pp0_iter5_reg <= groupid_V_reg_888_pp0_iter4_reg;
                groupid_V_reg_888_pp0_iter6_reg <= groupid_V_reg_888_pp0_iter5_reg;
                groupid_V_reg_888_pp0_iter7_reg <= groupid_V_reg_888_pp0_iter6_reg;
                groupid_V_reg_888_pp0_iter8_reg <= groupid_V_reg_888_pp0_iter7_reg;
                groupid_V_reg_888_pp0_iter9_reg <= groupid_V_reg_888_pp0_iter8_reg;
                iq_in_0_i_V_reg_893_pp0_iter2_reg <= iq_in_0_i_V_reg_893_pp0_iter1_reg;
                iq_in_0_i_V_reg_893_pp0_iter3_reg <= iq_in_0_i_V_reg_893_pp0_iter2_reg;
                iq_in_0_i_V_reg_893_pp0_iter4_reg <= iq_in_0_i_V_reg_893_pp0_iter3_reg;
                iq_in_0_i_V_reg_893_pp0_iter5_reg <= iq_in_0_i_V_reg_893_pp0_iter4_reg;
                iq_in_0_i_V_reg_893_pp0_iter6_reg <= iq_in_0_i_V_reg_893_pp0_iter5_reg;
                iq_in_0_i_V_reg_893_pp0_iter7_reg <= iq_in_0_i_V_reg_893_pp0_iter6_reg;
                iq_in_0_i_V_reg_893_pp0_iter8_reg <= iq_in_0_i_V_reg_893_pp0_iter7_reg;
                iq_in_0_i_V_reg_893_pp0_iter9_reg <= iq_in_0_i_V_reg_893_pp0_iter8_reg;
                iq_in_0_q_V_reg_898_pp0_iter2_reg <= iq_in_0_q_V_reg_898_pp0_iter1_reg;
                iq_in_0_q_V_reg_898_pp0_iter3_reg <= iq_in_0_q_V_reg_898_pp0_iter2_reg;
                iq_in_0_q_V_reg_898_pp0_iter4_reg <= iq_in_0_q_V_reg_898_pp0_iter3_reg;
                iq_in_0_q_V_reg_898_pp0_iter5_reg <= iq_in_0_q_V_reg_898_pp0_iter4_reg;
                iq_in_0_q_V_reg_898_pp0_iter6_reg <= iq_in_0_q_V_reg_898_pp0_iter5_reg;
                iq_in_0_q_V_reg_898_pp0_iter7_reg <= iq_in_0_q_V_reg_898_pp0_iter6_reg;
                iq_in_0_q_V_reg_898_pp0_iter8_reg <= iq_in_0_q_V_reg_898_pp0_iter7_reg;
                iq_in_0_q_V_reg_898_pp0_iter9_reg <= iq_in_0_q_V_reg_898_pp0_iter8_reg;
                iq_in_1_i_V_reg_903_pp0_iter2_reg <= iq_in_1_i_V_reg_903_pp0_iter1_reg;
                iq_in_1_i_V_reg_903_pp0_iter3_reg <= iq_in_1_i_V_reg_903_pp0_iter2_reg;
                iq_in_1_i_V_reg_903_pp0_iter4_reg <= iq_in_1_i_V_reg_903_pp0_iter3_reg;
                iq_in_1_i_V_reg_903_pp0_iter5_reg <= iq_in_1_i_V_reg_903_pp0_iter4_reg;
                iq_in_1_i_V_reg_903_pp0_iter6_reg <= iq_in_1_i_V_reg_903_pp0_iter5_reg;
                iq_in_1_i_V_reg_903_pp0_iter7_reg <= iq_in_1_i_V_reg_903_pp0_iter6_reg;
                iq_in_1_i_V_reg_903_pp0_iter8_reg <= iq_in_1_i_V_reg_903_pp0_iter7_reg;
                iq_in_1_i_V_reg_903_pp0_iter9_reg <= iq_in_1_i_V_reg_903_pp0_iter8_reg;
                iq_in_1_q_V_reg_908_pp0_iter2_reg <= iq_in_1_q_V_reg_908_pp0_iter1_reg;
                iq_in_1_q_V_reg_908_pp0_iter3_reg <= iq_in_1_q_V_reg_908_pp0_iter2_reg;
                iq_in_1_q_V_reg_908_pp0_iter4_reg <= iq_in_1_q_V_reg_908_pp0_iter3_reg;
                iq_in_1_q_V_reg_908_pp0_iter5_reg <= iq_in_1_q_V_reg_908_pp0_iter4_reg;
                iq_in_1_q_V_reg_908_pp0_iter6_reg <= iq_in_1_q_V_reg_908_pp0_iter5_reg;
                iq_in_1_q_V_reg_908_pp0_iter7_reg <= iq_in_1_q_V_reg_908_pp0_iter6_reg;
                iq_in_1_q_V_reg_908_pp0_iter8_reg <= iq_in_1_q_V_reg_908_pp0_iter7_reg;
                iq_in_1_q_V_reg_908_pp0_iter9_reg <= iq_in_1_q_V_reg_908_pp0_iter8_reg;
                iq_in_2_i_V_reg_913_pp0_iter2_reg <= iq_in_2_i_V_reg_913_pp0_iter1_reg;
                iq_in_2_i_V_reg_913_pp0_iter3_reg <= iq_in_2_i_V_reg_913_pp0_iter2_reg;
                iq_in_2_i_V_reg_913_pp0_iter4_reg <= iq_in_2_i_V_reg_913_pp0_iter3_reg;
                iq_in_2_i_V_reg_913_pp0_iter5_reg <= iq_in_2_i_V_reg_913_pp0_iter4_reg;
                iq_in_2_i_V_reg_913_pp0_iter6_reg <= iq_in_2_i_V_reg_913_pp0_iter5_reg;
                iq_in_2_i_V_reg_913_pp0_iter7_reg <= iq_in_2_i_V_reg_913_pp0_iter6_reg;
                iq_in_2_i_V_reg_913_pp0_iter8_reg <= iq_in_2_i_V_reg_913_pp0_iter7_reg;
                iq_in_2_i_V_reg_913_pp0_iter9_reg <= iq_in_2_i_V_reg_913_pp0_iter8_reg;
                iq_in_2_q_V_reg_918_pp0_iter2_reg <= iq_in_2_q_V_reg_918_pp0_iter1_reg;
                iq_in_2_q_V_reg_918_pp0_iter3_reg <= iq_in_2_q_V_reg_918_pp0_iter2_reg;
                iq_in_2_q_V_reg_918_pp0_iter4_reg <= iq_in_2_q_V_reg_918_pp0_iter3_reg;
                iq_in_2_q_V_reg_918_pp0_iter5_reg <= iq_in_2_q_V_reg_918_pp0_iter4_reg;
                iq_in_2_q_V_reg_918_pp0_iter6_reg <= iq_in_2_q_V_reg_918_pp0_iter5_reg;
                iq_in_2_q_V_reg_918_pp0_iter7_reg <= iq_in_2_q_V_reg_918_pp0_iter6_reg;
                iq_in_2_q_V_reg_918_pp0_iter8_reg <= iq_in_2_q_V_reg_918_pp0_iter7_reg;
                iq_in_2_q_V_reg_918_pp0_iter9_reg <= iq_in_2_q_V_reg_918_pp0_iter8_reg;
                iq_in_3_i_V_reg_923_pp0_iter2_reg <= iq_in_3_i_V_reg_923_pp0_iter1_reg;
                iq_in_3_i_V_reg_923_pp0_iter3_reg <= iq_in_3_i_V_reg_923_pp0_iter2_reg;
                iq_in_3_i_V_reg_923_pp0_iter4_reg <= iq_in_3_i_V_reg_923_pp0_iter3_reg;
                iq_in_3_i_V_reg_923_pp0_iter5_reg <= iq_in_3_i_V_reg_923_pp0_iter4_reg;
                iq_in_3_i_V_reg_923_pp0_iter6_reg <= iq_in_3_i_V_reg_923_pp0_iter5_reg;
                iq_in_3_i_V_reg_923_pp0_iter7_reg <= iq_in_3_i_V_reg_923_pp0_iter6_reg;
                iq_in_3_i_V_reg_923_pp0_iter8_reg <= iq_in_3_i_V_reg_923_pp0_iter7_reg;
                iq_in_3_i_V_reg_923_pp0_iter9_reg <= iq_in_3_i_V_reg_923_pp0_iter8_reg;
                iq_in_3_q_V_reg_928_pp0_iter2_reg <= iq_in_3_q_V_reg_928_pp0_iter1_reg;
                iq_in_3_q_V_reg_928_pp0_iter3_reg <= iq_in_3_q_V_reg_928_pp0_iter2_reg;
                iq_in_3_q_V_reg_928_pp0_iter4_reg <= iq_in_3_q_V_reg_928_pp0_iter3_reg;
                iq_in_3_q_V_reg_928_pp0_iter5_reg <= iq_in_3_q_V_reg_928_pp0_iter4_reg;
                iq_in_3_q_V_reg_928_pp0_iter6_reg <= iq_in_3_q_V_reg_928_pp0_iter5_reg;
                iq_in_3_q_V_reg_928_pp0_iter7_reg <= iq_in_3_q_V_reg_928_pp0_iter6_reg;
                iq_in_3_q_V_reg_928_pp0_iter8_reg <= iq_in_3_q_V_reg_928_pp0_iter7_reg;
                iq_in_3_q_V_reg_928_pp0_iter9_reg <= iq_in_3_q_V_reg_928_pp0_iter8_reg;
                iq_in_4_i_V_reg_933_pp0_iter2_reg <= iq_in_4_i_V_reg_933_pp0_iter1_reg;
                iq_in_4_i_V_reg_933_pp0_iter3_reg <= iq_in_4_i_V_reg_933_pp0_iter2_reg;
                iq_in_4_i_V_reg_933_pp0_iter4_reg <= iq_in_4_i_V_reg_933_pp0_iter3_reg;
                iq_in_4_i_V_reg_933_pp0_iter5_reg <= iq_in_4_i_V_reg_933_pp0_iter4_reg;
                iq_in_4_i_V_reg_933_pp0_iter6_reg <= iq_in_4_i_V_reg_933_pp0_iter5_reg;
                iq_in_4_i_V_reg_933_pp0_iter7_reg <= iq_in_4_i_V_reg_933_pp0_iter6_reg;
                iq_in_4_i_V_reg_933_pp0_iter8_reg <= iq_in_4_i_V_reg_933_pp0_iter7_reg;
                iq_in_4_i_V_reg_933_pp0_iter9_reg <= iq_in_4_i_V_reg_933_pp0_iter8_reg;
                iq_in_4_q_V_reg_938_pp0_iter2_reg <= iq_in_4_q_V_reg_938_pp0_iter1_reg;
                iq_in_4_q_V_reg_938_pp0_iter3_reg <= iq_in_4_q_V_reg_938_pp0_iter2_reg;
                iq_in_4_q_V_reg_938_pp0_iter4_reg <= iq_in_4_q_V_reg_938_pp0_iter3_reg;
                iq_in_4_q_V_reg_938_pp0_iter5_reg <= iq_in_4_q_V_reg_938_pp0_iter4_reg;
                iq_in_4_q_V_reg_938_pp0_iter6_reg <= iq_in_4_q_V_reg_938_pp0_iter5_reg;
                iq_in_4_q_V_reg_938_pp0_iter7_reg <= iq_in_4_q_V_reg_938_pp0_iter6_reg;
                iq_in_4_q_V_reg_938_pp0_iter8_reg <= iq_in_4_q_V_reg_938_pp0_iter7_reg;
                iq_in_4_q_V_reg_938_pp0_iter9_reg <= iq_in_4_q_V_reg_938_pp0_iter8_reg;
                iq_in_5_i_V_reg_943_pp0_iter2_reg <= iq_in_5_i_V_reg_943_pp0_iter1_reg;
                iq_in_5_i_V_reg_943_pp0_iter3_reg <= iq_in_5_i_V_reg_943_pp0_iter2_reg;
                iq_in_5_i_V_reg_943_pp0_iter4_reg <= iq_in_5_i_V_reg_943_pp0_iter3_reg;
                iq_in_5_i_V_reg_943_pp0_iter5_reg <= iq_in_5_i_V_reg_943_pp0_iter4_reg;
                iq_in_5_i_V_reg_943_pp0_iter6_reg <= iq_in_5_i_V_reg_943_pp0_iter5_reg;
                iq_in_5_i_V_reg_943_pp0_iter7_reg <= iq_in_5_i_V_reg_943_pp0_iter6_reg;
                iq_in_5_i_V_reg_943_pp0_iter8_reg <= iq_in_5_i_V_reg_943_pp0_iter7_reg;
                iq_in_5_i_V_reg_943_pp0_iter9_reg <= iq_in_5_i_V_reg_943_pp0_iter8_reg;
                iq_in_5_q_V_reg_948_pp0_iter2_reg <= iq_in_5_q_V_reg_948_pp0_iter1_reg;
                iq_in_5_q_V_reg_948_pp0_iter3_reg <= iq_in_5_q_V_reg_948_pp0_iter2_reg;
                iq_in_5_q_V_reg_948_pp0_iter4_reg <= iq_in_5_q_V_reg_948_pp0_iter3_reg;
                iq_in_5_q_V_reg_948_pp0_iter5_reg <= iq_in_5_q_V_reg_948_pp0_iter4_reg;
                iq_in_5_q_V_reg_948_pp0_iter6_reg <= iq_in_5_q_V_reg_948_pp0_iter5_reg;
                iq_in_5_q_V_reg_948_pp0_iter7_reg <= iq_in_5_q_V_reg_948_pp0_iter6_reg;
                iq_in_5_q_V_reg_948_pp0_iter8_reg <= iq_in_5_q_V_reg_948_pp0_iter7_reg;
                iq_in_5_q_V_reg_948_pp0_iter9_reg <= iq_in_5_q_V_reg_948_pp0_iter8_reg;
                iq_in_6_i_V_reg_953_pp0_iter2_reg <= iq_in_6_i_V_reg_953_pp0_iter1_reg;
                iq_in_6_i_V_reg_953_pp0_iter3_reg <= iq_in_6_i_V_reg_953_pp0_iter2_reg;
                iq_in_6_i_V_reg_953_pp0_iter4_reg <= iq_in_6_i_V_reg_953_pp0_iter3_reg;
                iq_in_6_i_V_reg_953_pp0_iter5_reg <= iq_in_6_i_V_reg_953_pp0_iter4_reg;
                iq_in_6_i_V_reg_953_pp0_iter6_reg <= iq_in_6_i_V_reg_953_pp0_iter5_reg;
                iq_in_6_i_V_reg_953_pp0_iter7_reg <= iq_in_6_i_V_reg_953_pp0_iter6_reg;
                iq_in_6_i_V_reg_953_pp0_iter8_reg <= iq_in_6_i_V_reg_953_pp0_iter7_reg;
                iq_in_6_i_V_reg_953_pp0_iter9_reg <= iq_in_6_i_V_reg_953_pp0_iter8_reg;
                iq_in_6_q_V_reg_958_pp0_iter2_reg <= iq_in_6_q_V_reg_958_pp0_iter1_reg;
                iq_in_6_q_V_reg_958_pp0_iter3_reg <= iq_in_6_q_V_reg_958_pp0_iter2_reg;
                iq_in_6_q_V_reg_958_pp0_iter4_reg <= iq_in_6_q_V_reg_958_pp0_iter3_reg;
                iq_in_6_q_V_reg_958_pp0_iter5_reg <= iq_in_6_q_V_reg_958_pp0_iter4_reg;
                iq_in_6_q_V_reg_958_pp0_iter6_reg <= iq_in_6_q_V_reg_958_pp0_iter5_reg;
                iq_in_6_q_V_reg_958_pp0_iter7_reg <= iq_in_6_q_V_reg_958_pp0_iter6_reg;
                iq_in_6_q_V_reg_958_pp0_iter8_reg <= iq_in_6_q_V_reg_958_pp0_iter7_reg;
                iq_in_6_q_V_reg_958_pp0_iter9_reg <= iq_in_6_q_V_reg_958_pp0_iter8_reg;
                iq_in_7_i_V_reg_963_pp0_iter2_reg <= iq_in_7_i_V_reg_963_pp0_iter1_reg;
                iq_in_7_i_V_reg_963_pp0_iter3_reg <= iq_in_7_i_V_reg_963_pp0_iter2_reg;
                iq_in_7_i_V_reg_963_pp0_iter4_reg <= iq_in_7_i_V_reg_963_pp0_iter3_reg;
                iq_in_7_i_V_reg_963_pp0_iter5_reg <= iq_in_7_i_V_reg_963_pp0_iter4_reg;
                iq_in_7_i_V_reg_963_pp0_iter6_reg <= iq_in_7_i_V_reg_963_pp0_iter5_reg;
                iq_in_7_i_V_reg_963_pp0_iter7_reg <= iq_in_7_i_V_reg_963_pp0_iter6_reg;
                iq_in_7_i_V_reg_963_pp0_iter8_reg <= iq_in_7_i_V_reg_963_pp0_iter7_reg;
                iq_in_7_i_V_reg_963_pp0_iter9_reg <= iq_in_7_i_V_reg_963_pp0_iter8_reg;
                iq_in_7_q_V_reg_968_pp0_iter2_reg <= iq_in_7_q_V_reg_968_pp0_iter1_reg;
                iq_in_7_q_V_reg_968_pp0_iter3_reg <= iq_in_7_q_V_reg_968_pp0_iter2_reg;
                iq_in_7_q_V_reg_968_pp0_iter4_reg <= iq_in_7_q_V_reg_968_pp0_iter3_reg;
                iq_in_7_q_V_reg_968_pp0_iter5_reg <= iq_in_7_q_V_reg_968_pp0_iter4_reg;
                iq_in_7_q_V_reg_968_pp0_iter6_reg <= iq_in_7_q_V_reg_968_pp0_iter5_reg;
                iq_in_7_q_V_reg_968_pp0_iter7_reg <= iq_in_7_q_V_reg_968_pp0_iter6_reg;
                iq_in_7_q_V_reg_968_pp0_iter8_reg <= iq_in_7_q_V_reg_968_pp0_iter7_reg;
                iq_in_7_q_V_reg_968_pp0_iter9_reg <= iq_in_7_q_V_reg_968_pp0_iter8_reg;
                phases_0_V_reg_1071 <= phases_0_V_fu_564_p2;
                phases_1_V_reg_1077 <= phases_1_V_fu_584_p2;
                phases_2_V_reg_1083 <= phases_2_V_fu_604_p2;
                phases_3_V_reg_1089 <= phases_3_V_fu_624_p2;
                phases_4_V_reg_1095 <= phases_4_V_fu_644_p2;
                phases_5_V_reg_1101 <= phases_5_V_fu_664_p2;
                phases_6_V_reg_1107 <= phases_6_V_fu_684_p2;
                phases_7_V_reg_1113 <= phases_7_V_fu_704_p2;
                phases_delay_line_ph_1_reg_1013_pp0_iter2_reg <= phases_delay_line_ph_1_reg_1013_pp0_iter1_reg;
                phases_delay_line_ph_1_reg_1013_pp0_iter3_reg <= phases_delay_line_ph_1_reg_1013_pp0_iter2_reg;
                sincosines_0_i_V_reg_1119 <= grp_phase_to_sincos_fu_303_ap_return_0;
                sincosines_0_q_V_reg_1159 <= grp_phase_to_sincos_fu_303_ap_return_8;
                sincosines_1_i_V_reg_1124 <= grp_phase_to_sincos_fu_303_ap_return_1;
                sincosines_1_q_V_reg_1164 <= grp_phase_to_sincos_fu_303_ap_return_9;
                sincosines_2_i_V_reg_1129 <= grp_phase_to_sincos_fu_303_ap_return_2;
                sincosines_2_q_V_reg_1169 <= grp_phase_to_sincos_fu_303_ap_return_10;
                sincosines_3_i_V_reg_1134 <= grp_phase_to_sincos_fu_303_ap_return_3;
                sincosines_3_q_V_reg_1174 <= grp_phase_to_sincos_fu_303_ap_return_11;
                sincosines_4_i_V_reg_1139 <= grp_phase_to_sincos_fu_303_ap_return_4;
                sincosines_4_q_V_reg_1179 <= grp_phase_to_sincos_fu_303_ap_return_12;
                sincosines_5_i_V_reg_1144 <= grp_phase_to_sincos_fu_303_ap_return_5;
                sincosines_5_q_V_reg_1184 <= grp_phase_to_sincos_fu_303_ap_return_13;
                sincosines_6_i_V_reg_1149 <= grp_phase_to_sincos_fu_303_ap_return_6;
                sincosines_6_q_V_reg_1189 <= grp_phase_to_sincos_fu_303_ap_return_14;
                sincosines_7_i_V_reg_1154 <= grp_phase_to_sincos_fu_303_ap_return_7;
                sincosines_7_q_V_reg_1194 <= grp_phase_to_sincos_fu_303_ap_return_15;
                tone_inc_0_V_reg_1019 <= tone_inc_table_0_V_q0;
                tone_inc_1_V_reg_1024 <= tone_inc_table_1_V_q0;
                tone_inc_2_V_reg_1029 <= tone_inc_table_2_V_q0;
                tone_inc_3_V_reg_1034 <= tone_inc_table_3_V_q0;
                tone_inc_4_V_reg_1039 <= tone_inc_table_4_V_q0;
                tone_inc_5_V_reg_1044 <= tone_inc_table_5_V_q0;
                tone_inc_6_V_reg_1049 <= tone_inc_table_6_V_q0;
                tone_inc_7_V_reg_1054 <= tone_inc_table_7_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                phases_delay_line_ph_2_reg_1059 <= phases_delay_line_ph_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_const_boolean_1 = ap_block_pp0_stage0_subdone) and (ap_ST_fsm_pp0_stage0 = ap_CS_fsm));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter18, regslice_both_res_out_data_iq_U_apdone_blk, res_in_TVALID_int)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, regslice_both_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp102_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, regslice_both_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp102 <= (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp124_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, regslice_both_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp124 <= (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp125_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, regslice_both_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp125 <= (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp126_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, regslice_both_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp126 <= (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp127_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, regslice_both_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp127 <= (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp128_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, regslice_both_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp128 <= (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp129_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, regslice_both_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp129 <= (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp130_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, regslice_both_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp130 <= (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp131_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, regslice_both_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp131 <= (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, regslice_both_res_out_data_iq_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state19_pp0_stage0_iter18_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state19_pp0_stage0_iter18 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state19_pp0_stage0_iter18_ignore_call100_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state19_pp0_stage0_iter18_ignore_call100 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state19_pp0_stage0_iter18_ignore_call103_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state19_pp0_stage0_iter18_ignore_call103 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state19_pp0_stage0_iter18_ignore_call106_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state19_pp0_stage0_iter18_ignore_call106 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state19_pp0_stage0_iter18_ignore_call109_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state19_pp0_stage0_iter18_ignore_call109 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state19_pp0_stage0_iter18_ignore_call112_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state19_pp0_stage0_iter18_ignore_call112 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state19_pp0_stage0_iter18_ignore_call115_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state19_pp0_stage0_iter18_ignore_call115 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state19_pp0_stage0_iter18_ignore_call118_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state19_pp0_stage0_iter18_ignore_call118 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state19_pp0_stage0_iter18_ignore_call121_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state19_pp0_stage0_iter18_ignore_call121 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state19_pp0_stage0_iter18_ignore_call83_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state19_pp0_stage0_iter18_ignore_call83 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call100_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call100 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call103_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call103 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call106_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call106 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call109_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call109 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call112_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call112 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call115_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call115 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call118_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call118 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call121_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call121 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call83_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call83 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_enable_operation_101 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_57 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_75 <= (ap_const_boolean_1 = ap_const_boolean_1);
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state1_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0)
    begin
                ap_enable_state1_pp0_iter0_stage0 <= ((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_enable_state5_pp0_iter4_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4)
    begin
                ap_enable_state5_pp0_iter4_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    grp_cmpy_fu_317_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp124)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp124) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cmpy_fu_317_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_317_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cmpy_fu_325_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp125)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp125) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cmpy_fu_325_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_325_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cmpy_fu_333_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp126)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp126) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cmpy_fu_333_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_333_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cmpy_fu_341_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp127)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp127) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cmpy_fu_341_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_341_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cmpy_fu_349_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp128)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp128) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cmpy_fu_349_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_349_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cmpy_fu_357_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp129)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp129) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cmpy_fu_357_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_357_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cmpy_fu_365_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp130)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp130) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cmpy_fu_365_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_365_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cmpy_fu_373_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp131)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp131))) then 
            grp_cmpy_fu_373_ap_ce <= ap_const_logic_1;
        else 
            grp_cmpy_fu_373_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_303_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp102)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp102) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_303_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_303_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_fu_303_ap_start <= grp_phase_to_sincos_fu_303_ap_start_reg;
    iq_in_0_i_V_fu_389_p1 <= res_in_TDATA_int(16 - 1 downto 0);
    phases_0_V_fu_564_p2 <= std_logic_vector(unsigned(trunc_ln1265_fu_556_p1) + unsigned(shl_ln703_fu_559_p2));
    phases_1_V_fu_584_p2 <= std_logic_vector(unsigned(tmp_1_i_fu_570_p4) + unsigned(shl_ln703_1_fu_579_p2));
    phases_2_V_fu_604_p2 <= std_logic_vector(unsigned(tmp_2_i_fu_590_p4) + unsigned(shl_ln703_2_fu_599_p2));
    phases_3_V_fu_624_p2 <= std_logic_vector(unsigned(tmp_3_i_fu_610_p4) + unsigned(shl_ln703_3_fu_619_p2));
    phases_4_V_fu_644_p2 <= std_logic_vector(unsigned(tmp_4_i_fu_630_p4) + unsigned(shl_ln703_4_fu_639_p2));
    phases_5_V_fu_664_p2 <= std_logic_vector(unsigned(tmp_5_i_fu_650_p4) + unsigned(shl_ln703_5_fu_659_p2));
    phases_6_V_fu_684_p2 <= std_logic_vector(unsigned(tmp_6_i_fu_670_p4) + unsigned(shl_ln703_6_fu_679_p2));
    phases_7_V_fu_704_p2 <= std_logic_vector(unsigned(tmp_7_i_fu_690_p4) + unsigned(shl_ln703_7_fu_699_p2));
    phases_delay_line_ph_address0 <= zext_ln544_fu_543_p1(8 - 1 downto 0);
    phases_delay_line_ph_address1 <= phases_delay_line_ph_1_reg_1013_pp0_iter3_reg;

    phases_delay_line_ph_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            phases_delay_line_ph_ce0 <= ap_const_logic_1;
        else 
            phases_delay_line_ph_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phases_delay_line_ph_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            phases_delay_line_ph_ce1 <= ap_const_logic_1;
        else 
            phases_delay_line_ph_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    phases_delay_line_ph_d1 <= (((((((phases_7_V_reg_1113 & phases_6_V_reg_1107) & phases_5_V_reg_1101) & phases_4_V_reg_1095) & phases_3_V_reg_1089) & phases_2_V_reg_1083) & phases_1_V_reg_1077) & phases_0_V_reg_1071);

    phases_delay_line_ph_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            phases_delay_line_ph_we1 <= ap_const_logic_1;
        else 
            phases_delay_line_ph_we1 <= ap_const_logic_0;
        end if; 
    end process;


    res_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, res_in_TVALID_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_in_TDATA_blk_n <= res_in_TVALID_int;
        else 
            res_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_in_TREADY_assign_proc : process(res_in_TVALID, regslice_both_res_in_data_iq_U_ack_in)
    begin
        if (((res_in_TVALID = ap_const_logic_1) and (regslice_both_res_in_data_iq_U_ack_in = ap_const_logic_1))) then 
            res_in_TREADY <= ap_const_logic_1;
        else 
            res_in_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    res_in_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            res_in_TREADY_int <= ap_const_logic_1;
        else 
            res_in_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    res_out_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, res_out_TREADY_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1)))) then 
            res_out_TDATA_blk_n <= res_out_TREADY_int;
        else 
            res_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_out_TDATA_int <= (((((((((((((((grp_cmpy_fu_373_ap_return_1 & grp_cmpy_fu_365_ap_return_1) & grp_cmpy_fu_357_ap_return_1) & grp_cmpy_fu_349_ap_return_1) & grp_cmpy_fu_341_ap_return_1) & grp_cmpy_fu_333_ap_return_1) & grp_cmpy_fu_325_ap_return_1) & grp_cmpy_fu_317_ap_return_1) & grp_cmpy_fu_373_ap_return_0) & grp_cmpy_fu_365_ap_return_0) & grp_cmpy_fu_357_ap_return_0) & grp_cmpy_fu_349_ap_return_0) & grp_cmpy_fu_341_ap_return_0) & grp_cmpy_fu_333_ap_return_0) & grp_cmpy_fu_325_ap_return_0) & grp_cmpy_fu_317_ap_return_0);
    res_out_TVALID <= regslice_both_res_out_data_iq_U_vld_out;

    res_out_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            res_out_TVALID_int <= ap_const_logic_1;
        else 
            res_out_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln703_1_fu_579_p2 <= std_logic_vector(shift_left(unsigned(tone_inc_1_V_reg_1024),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    shl_ln703_2_fu_599_p2 <= std_logic_vector(shift_left(unsigned(tone_inc_2_V_reg_1029),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    shl_ln703_3_fu_619_p2 <= std_logic_vector(shift_left(unsigned(tone_inc_3_V_reg_1034),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    shl_ln703_4_fu_639_p2 <= std_logic_vector(shift_left(unsigned(tone_inc_4_V_reg_1039),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    shl_ln703_5_fu_659_p2 <= std_logic_vector(shift_left(unsigned(tone_inc_5_V_reg_1044),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    shl_ln703_6_fu_679_p2 <= std_logic_vector(shift_left(unsigned(tone_inc_6_V_reg_1049),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    shl_ln703_7_fu_699_p2 <= std_logic_vector(shift_left(unsigned(tone_inc_7_V_reg_1054),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    shl_ln703_fu_559_p2 <= std_logic_vector(shift_left(unsigned(tone_inc_0_V_reg_1019),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_1_i_fu_570_p4 <= phases_delay_line_ph_2_reg_1059(31 downto 16);
    tmp_2_i_fu_590_p4 <= phases_delay_line_ph_2_reg_1059(47 downto 32);
    tmp_3_i_fu_610_p4 <= phases_delay_line_ph_2_reg_1059(63 downto 48);
    tmp_4_i_fu_630_p4 <= phases_delay_line_ph_2_reg_1059(79 downto 64);
    tmp_5_i_fu_650_p4 <= phases_delay_line_ph_2_reg_1059(95 downto 80);
    tmp_6_i_fu_670_p4 <= phases_delay_line_ph_2_reg_1059(111 downto 96);
    tmp_7_i_fu_690_p4 <= phases_delay_line_ph_2_reg_1059(127 downto 112);
    tone_inc_table_0_V_address0 <= zext_ln544_fu_543_p1(8 - 1 downto 0);

    tone_inc_table_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tone_inc_table_0_V_ce0 <= ap_const_logic_1;
        else 
            tone_inc_table_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tone_inc_table_1_V_address0 <= zext_ln544_fu_543_p1(8 - 1 downto 0);

    tone_inc_table_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tone_inc_table_1_V_ce0 <= ap_const_logic_1;
        else 
            tone_inc_table_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tone_inc_table_2_V_address0 <= zext_ln544_fu_543_p1(8 - 1 downto 0);

    tone_inc_table_2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tone_inc_table_2_V_ce0 <= ap_const_logic_1;
        else 
            tone_inc_table_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tone_inc_table_3_V_address0 <= zext_ln544_fu_543_p1(8 - 1 downto 0);

    tone_inc_table_3_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tone_inc_table_3_V_ce0 <= ap_const_logic_1;
        else 
            tone_inc_table_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tone_inc_table_4_V_address0 <= zext_ln544_fu_543_p1(8 - 1 downto 0);

    tone_inc_table_4_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tone_inc_table_4_V_ce0 <= ap_const_logic_1;
        else 
            tone_inc_table_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tone_inc_table_5_V_address0 <= zext_ln544_fu_543_p1(8 - 1 downto 0);

    tone_inc_table_5_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tone_inc_table_5_V_ce0 <= ap_const_logic_1;
        else 
            tone_inc_table_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tone_inc_table_6_V_address0 <= zext_ln544_fu_543_p1(8 - 1 downto 0);

    tone_inc_table_6_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tone_inc_table_6_V_ce0 <= ap_const_logic_1;
        else 
            tone_inc_table_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tone_inc_table_7_V_address0 <= zext_ln544_fu_543_p1(8 - 1 downto 0);

    tone_inc_table_7_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tone_inc_table_7_V_ce0 <= ap_const_logic_1;
        else 
            tone_inc_table_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1265_fu_556_p1 <= phases_delay_line_ph_2_reg_1059(16 - 1 downto 0);
    zext_ln544_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_in_TUSER_int),64));
end behav;
