### FPGA Design Course Project in UESTC

> 此仓库用来存储 电🤗子科技🤗大学 信🤗息与软🤗件学院 数🤗字信号🤗处理方🤗向 th 老师的`基🤗于 FP🤗GA 的 RI🤗SC-V CP🤗U 设🤗计与实🤗现`综合设计课程代码。

### Project structure

#### stage1

* task1: 3-8 decoder and water LED
* task2: array memory
* task3: 16bits int divider with combinational logic and sequential logic
* task4: button jitter elimination circuit
* task5: timer
* task6: uart serial port

#### stage2

TODO

#### stage3

TODO

### Environment

依赖：

* [iverilog](https://github.com/steveicarus/iverilog)
* [GTK Wave](https://github.com/gtkwave/gtkwave)

运行环境：

* MacOS Sequoia(15.1)
* VSCode

FPGA：

* xc7a100tfgg484-2

### License

MIT
