# Phase 2 Complete: Supervisor CSRs and Privilege Mode

**Date:** 2025-10-12
**Status:** âœ… COMPLETE
**Built on:** Phase 10.1 (Privilege Mode Infrastructure)

---

## Overview

Phase 2 adds full support for Supervisor-mode CSRs, trap delegation, the SRET instruction, and CSR privilege checking. This enables the processor to run operating systems with proper privilege separation between Machine, Supervisor, and User modes.

---

## Features Implemented

### 1. Supervisor CSR Registers

**New CSRs Added:**
- **stvec** (0x105) - Supervisor trap vector base address
- **sscratch** (0x140) - Supervisor scratch register
- **sepc** (0x141) - Supervisor exception program counter
- **scause** (0x142) - Supervisor exception cause
- **stval** (0x143) - Supervisor trap value (bad address/instruction)

**Trap Delegation Registers:**
- **medeleg** (0x302) - Machine exception delegation register
- **mideleg** (0x303) - Machine interrupt delegation register

**Read-Only CSR Views:**
- **sstatus** (0x100) - Restricted view of mstatus (S-mode visible fields only)
- **sie** (0x104) - Supervisor interrupt enable (subset of mie, bits [9,5,1])
- **sip** (0x144) - Supervisor interrupt pending (subset of mip, bits [9,5,1])

### 2. Trap Delegation

**Trap Routing Logic:**
```verilog
function [1:0] get_trap_target_priv;
  - If current privilege == M-mode: trap goes to M-mode (no delegation)
  - Else if medeleg[cause] is set: trap goes to S-mode
  - Else: trap goes to M-mode (default)
endfunction
```

**Delegation Behavior:**
- M-mode traps never delegate (highest privilege)
- U-mode and S-mode exceptions can delegate to S-mode if medeleg bit is set
- Trap vector selects between mtvec (M-mode) and stvec (S-mode)

**Trap Entry:**
- M-mode trap: saves to mepc, mcause, mtval; updates MSTATUS.MPP/MPIE/MIE
- S-mode trap: saves to sepc, scause, stval; updates MSTATUS.SPP/SPIE/SIE

### 3. SRET Instruction

**Instruction Encoding:** `0x10200073`

**Behavior:**
- Restores privilege from MSTATUS.SPP (0=U-mode, 1=S-mode)
- Restores interrupt enable: SIE â† SPIE
- Sets SPIE â† 1, SPP â† 0
- Jumps to address in SEPC
- Flushes pipeline (all stages)

**Pipeline Integration:**
- Added `is_sret` signal through all pipeline stages (ID â†’ IDEX â†’ EXMEM)
- Added `sret_flush` to pipeline control
- PC mux priority: `trap > mret > sret > branch > pc+4`

### 4. CSR Privilege Checking

**Address Encoding:**
- Bits [11:10]: Read-only flag (11 = read-only)
- Bits [9:8]: Privilege level (00=U, 01=S, 11=M)

**Access Rules:**
1. CSR must exist (be implemented)
2. Current privilege â‰¥ CSR privilege level
3. Cannot write to read-only CSRs

**Error Handling:**
- Sets `illegal_csr` signal when violation detected
- Triggers illegal instruction exception
- Exception delegated according to medeleg

---

## Implementation Details

### Modified Files

| File | Lines Changed | Description |
|------|---------------|-------------|
| `rtl/core/csr_file.v` | +210 | S-mode CSRs, delegation, privilege checking |
| `rtl/core/rv32i_core_pipelined.v` | +31 | SRET pipeline integration, privilege tracking |
| `rtl/core/decoder.v` | +8 | SRET instruction detection |
| `rtl/core/control.v` | +6 | SRET control signal generation |
| `rtl/core/idex_register.v` | +5 | is_sret signal propagation |
| `rtl/core/exmem_register.v` | +4 | is_sret signal propagation |

### Key Code Sections

**csr_file.v:530-547** - Trap target privilege determination
**csr_file.v:349-413** - CSR privilege checking logic
**csr_file.v:445-453** - S-mode trap entry
**csr_file.v:459-463** - SRET handling
**rv32i_core_pipelined.v:387-390** - Privilege restoration on SRET
**rv32i_core_pipelined.v:398** - PC selection with SRET

---

## CSR Address Map

### Machine Mode (0x3xx)
```
0x300  MSTATUS   - Machine status
0x301  MISA      - ISA and extensions (read-only)
0x302  MEDELEG   - Exception delegation
0x303  MIDELEG   - Interrupt delegation
0x304  MIE       - Interrupt enable
0x305  MTVEC     - Trap vector base
0x340  MSCRATCH  - Scratch register
0x341  MEPC      - Exception PC
0x342  MCAUSE    - Exception cause
0x343  MTVAL     - Trap value
0x344  MIP       - Interrupt pending
```

### Supervisor Mode (0x1xx)
```
0x100  SSTATUS   - Supervisor status (read-only view of mstatus)
0x104  SIE       - Supervisor interrupt enable (bits [9,5,1] of mie)
0x105  STVEC     - Supervisor trap vector base
0x140  SSCRATCH  - Supervisor scratch register
0x141  SEPC      - Supervisor exception PC
0x142  SCAUSE    - Supervisor exception cause
0x143  STVAL     - Supervisor trap value
0x144  SIP       - Supervisor interrupt pending (bits [9,5,1] of mip)
0x180  SATP      - Supervisor address translation (for MMU)
```

---

## Privilege Mode State Machine

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Current Privilege Modes:                           â”‚
â”‚    2'b11 = Machine (M)    - Highest privilege       â”‚
â”‚    2'b01 = Supervisor (S) - OS privilege            â”‚
â”‚    2'b00 = User (U)       - Application privilege   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Transitions:
  - M â†’ S/U:  MRET (restore from MSTATUS.MPP)
  - S â†’ U:    SRET (restore from MSTATUS.SPP)
  - U â†’ S:    Exception (if delegated via medeleg)
  - U/S â†’ M:  Exception (if not delegated)
  - Any â†’ M:  Exception from M-mode (no delegation)
```

---

## Testing

### Test Programs Created

1. **test_smode_csr.s**
   - Tests all S-mode CSR read/write operations
   - Verifies stvec, sscratch, sepc, scause, stval
   - Tests medeleg, mideleg
   - Checks sstatus as view of mstatus

2. **test_sret.s**
   - Tests SRET instruction execution
   - Verifies PC restoration from SEPC
   - Checks privilege restoration from SPP

3. **test_supervisor_basic.s**
   - Comprehensive privilege mode test
   - Tests Mâ†’S mode transition via MRET
   - Tests illegal CSR access from S-mode
   - Tests trap delegation
   - Tests Sâ†’M transition via ECALL

### Testing Instructions

```bash
# Compile test
riscv64-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib \
  -o test_smode_csr.elf tests/asm/test_smode_csr.s

# Generate hex file
riscv64-unknown-elf-objcopy -O binary test_smode_csr.elf test_smode_csr.bin
hexdump -v -e '1/4 "%08x\n"' test_smode_csr.bin > test_smode_csr.hex

# Run simulation
iverilog -o sim tb/integration/tb_core_pipelined.v
vvp sim
```

---

## Verification Status

### âœ… Completed
- [x] S-mode CSR register implementation
- [x] SSTATUS as read-only view of MSTATUS
- [x] SIE/SIP as subsets of MIE/MIP
- [x] Trap delegation registers (medeleg/mideleg)
- [x] Trap routing logic
- [x] SRET instruction decode
- [x] SRET pipeline integration
- [x] CSR privilege checking
- [x] Privilege mode state machine
- [x] Test program creation

### ðŸ“‹ TODO (Future Phases)
- [ ] Run hardware tests on actual testbench
- [ ] Add SFENCE.VMA instruction (TLB management)
- [ ] Integrate MMU module (Phase 3)
- [ ] Add interrupt delegation support
- [ ] Test with real OS code (xv6, Linux)

---

## Known Limitations

1. **No SFENCE.VMA yet**
   - TLB flush instruction not implemented
   - Will be added in Phase 3 with MMU integration

2. **Interrupt delegation not fully tested**
   - mideleg register exists but interrupt logic not complete
   - Needs interrupt controller integration

3. **No U-mode CSRs**
   - User-mode CSRs (ucsr) not implemented
   - Not required for basic OS support

4. **SATP implemented but MMU not connected**
   - SATP CSR exists but MMU module not integrated into pipeline
   - Phase 3 will connect MMU to memory stages

---

## Performance Impact

**Cycle Count Impact:** Minimal
- SRET: Same as MRET (single cycle flush + branch)
- CSR access: No change (same as Phase 10.1)
- Privilege checking: Combinational logic (no cycle penalty)

**Resource Usage:**
- Additional registers: 5 S-mode CSRs + 2 delegation registers = 7 Ã— XLEN bits
- Logic: ~200 lines of Verilog (trap delegation, privilege checking)

---

## Next Steps

### Phase 3: MMU Integration
1. Instantiate MMU module in MEM stage
2. Connect virtualâ†’physical address translation
3. Add page fault exception support
4. Implement SFENCE.VMA instruction
5. Add TLB flush on SATP write

### Phase 4: Comprehensive Testing
1. Boot sequence test (Mâ†’Sâ†’U transitions)
2. System call handling (ECALL from U/S-mode)
3. Trap delegation verification
4. Privilege violation tests
5. OS compatibility testing

---

## References

### RISC-V Specifications
- **Privileged Spec v1.12** - Chapter 3 (Machine Mode), Chapter 4 (Supervisor Mode)
- CSR address space: Section 2.1
- Trap delegation: Section 3.1.8
- SRET instruction: Section 3.3.2

### Design Documents
- `SUPERVISOR_MODE_AND_MMU_INTEGRATION.md` - Overall design plan
- `PHASE3_PIPELINE_ARCHITECTURE.md` - Pipeline structure
- `PHASE4_CSR_AND_TRAPS.md` - Trap handling design

---

## Conclusion

Phase 2 is **complete and ready for integration testing**. The processor now supports:
- Full 3-level privilege architecture (M/S/U)
- Supervisor-mode CSRs and trap handling
- Trap delegation from M-mode to S-mode
- SRET instruction for returning from S-mode traps
- CSR privilege checking to enforce security

This implementation provides the foundation for running operating systems with proper privilege separation. The next phase will integrate the MMU to enable virtual memory support.

**Status:** Ready for Phase 3 (MMU Integration)

---

**Author:** RV1 Project
**Last Updated:** 2025-10-12
