<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>Synth</spirit:library>
  <spirit:name>I2S_Transceiver</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>i2s</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8a7db475</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>i2s</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8a7db475</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cc961c72</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>mclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lrck</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sdata_tx</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sdata_rx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_tx_left</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DBIT&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_tx_right</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DBIT&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_rx_left</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DBIT&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_rx_right</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DBIT&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>MCLK_LRCK_RATIO</spirit:name>
        <spirit:displayName>Mclk Lrck Ratio</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MCLK_LRCK_RATIO">384</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SCLK_LRCK_RATIO</spirit:name>
        <spirit:displayName>Sclk Lrck Ratio</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SCLK_LRCK_RATIO">48</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DBIT</spirit:name>
        <spirit:displayName>Dbit</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DBIT">24</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>i2s.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8a7db475</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>i2s.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/I2S_Transceiver_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cc961c72</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>I2S Transceiver v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>MCLK_LRCK_RATIO</spirit:name>
      <spirit:displayName>Mclk Lrck Ratio</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MCLK_LRCK_RATIO">384</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SCLK_LRCK_RATIO</spirit:name>
      <spirit:displayName>Sclk Lrck Ratio</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SCLK_LRCK_RATIO">48</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DBIT</spirit:name>
      <spirit:displayName>Dbit</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DBIT">24</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">i2s_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>I2S Transceiver v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:Synth:i2s:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-12-22T20:24:55Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fca8b1c_ARCHIVE_LOCATION">f:/HDL/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ecc6bf_ARCHIVE_LOCATION">f:/HDL/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632088a5_ARCHIVE_LOCATION">f:/HDL/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0375e1_ARCHIVE_LOCATION">f:/HDL/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15243902_ARCHIVE_LOCATION">f:/HDL/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef74d24_ARCHIVE_LOCATION">f:/HDL/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e76cb4b_ARCHIVE_LOCATION">f:/HDL/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d256c5_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310cb7d_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4a2e7e_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d51fb3c_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11eadec7_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2000b45e_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbe9e28_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6bb973_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1345cbe5_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198c9710_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c49d9e1_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebe19d6_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df0dce9_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f1d334_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12bb71d8_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685e8309_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b14053c_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@adc0e4e_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e35393_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478006b7_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1507adcf_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3126172e_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ceea1e9_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c92101_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5301278f_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c590ed_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eec87f3_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1196bde2_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d859bd5_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d2396c_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0779b1_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4e8d5d_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225081a8_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344f3fda_ARCHIVE_LOCATION">f:/HDL/ip_repo/I2S-Transceiver</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="dc98b60a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1d44f53b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1911c7f0"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="0f87b4e0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="11293d9d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
