
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.196583                       # Number of seconds simulated
sim_ticks                                1196583369500                       # Number of ticks simulated
final_tick                               1826346237500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 116144                       # Simulator instruction rate (inst/s)
host_op_rate                                   127407                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               69487990                       # Simulator tick rate (ticks/s)
host_mem_usage                                2245996                       # Number of bytes of host memory used
host_seconds                                 17220.00                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2193956244                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst       664192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1225040320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1225704512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       664192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        664192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    226562048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       226562048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        10378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     19141255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19151633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3540032                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3540032                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       555074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1023781837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1024336911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       555074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           555074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       189340796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189340796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       189340796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       555074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1023781837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1213677707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    19151633                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3540032                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19151633                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3540032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1224049792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1654720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               226560448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1225704512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            226562048                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  25855                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1165326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1285478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1289364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1239609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1218511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1171919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1254887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1245256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1197374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1166800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1104572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1154121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1173206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1145220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1152784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1161351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            215473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            240172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            237671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            238931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            251139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            221161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            215684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            219000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            226263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           219617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           213252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           196133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           189067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           210898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           214362                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1196583005000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19151633                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3540032                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10939137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6265586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1738017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  182317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 157990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 211366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 220167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 221341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 221279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 221700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 222449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 222530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 222441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 222779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 224436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 223774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 227022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 236020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 227337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 243083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3909124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    371.083019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   214.925777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.198728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1306735     33.43%     33.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       828708     21.20%     54.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       353469      9.04%     63.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       244372      6.25%     69.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       177482      4.54%     74.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       124719      3.19%     77.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       108218      2.77%     80.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       101521      2.60%     83.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       663900     16.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3909124                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       220296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      86.818249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.237753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    366.077710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       220119     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191          169      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-40959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        220296                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       220296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.069320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.065047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.388002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           212559     96.49%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1860      0.84%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4473      2.03%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1173      0.53%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              213      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        220296                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 328085132750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            686693470250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                95628890000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17154.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35904.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1022.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1024.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 16117879                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2638776                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.54                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      52732.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              14361667320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               7633399620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             70474299000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             9664386300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         90530325600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         140816142480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           3210877440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    334855802400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     25655136000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      20960302785                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           718173497355                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            600.186760                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         879388174000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2293210500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   38321866000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  78246460500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  66810814000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  276579967000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 734331051500                       # Time in different power states
system.mem_ctrls_1.actEnergy              13549520880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               7201725960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             66083755920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             8814450240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         89940271200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         134875479930                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           3224616960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    331156088580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     28629496320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      24616126005                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           708106242585                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            591.773424                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         892373051500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2501936500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   38077324000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  91598131750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  74555593000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  263631057500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 726219326750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   149                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1826346237500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          27615000                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           218417925                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          27616024                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.909101                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.666765                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.333235                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000651                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          755                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         666348548                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        666348548                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    181979115                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       181979115                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     35440920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35440920                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data        57308                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         57308                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1735                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1735                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2119                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    217420035                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        217420035                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    217477343                       # number of overall hits
system.cpu.dcache.overall_hits::total       217477343                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     92113312                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      92113312                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      9701421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9701421                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        70458                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        70458                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          385                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          385                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    101814733                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      101814733                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    101885191                       # number of overall misses
system.cpu.dcache.overall_misses::total     101885191                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 5674072707500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5674072707500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 537776662319                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 537776662319                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     17611500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     17611500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        14000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        14000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 6211849369819                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6211849369819                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 6211849369819                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6211849369819                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    274092427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    274092427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     45142341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     45142341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data       127766                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       127766                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    319234768                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    319234768                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    319362534                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    319362534                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.336067                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.336067                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.214907                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.214907                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.551461                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.551461                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.181604                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.181604                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000472                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000472                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.318934                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.318934                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.319027                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.319027                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 61598.835003                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61598.835003                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 55432.772407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55432.772407                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 45744.155844                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 45744.155844                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        14000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        14000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 61011.301477                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61011.301477                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 60969.109533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60969.109533                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     42162741                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1415007                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.796843                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      9207878                       # number of writebacks
system.cpu.dcache.writebacks::total           9207878                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     66565418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     66565418                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      7671028                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      7671028                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     74236446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     74236446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     74236446                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     74236446                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     25547894                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     25547894                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      2030393                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2030393                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data        36394                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        36394                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          385                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          385                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     27578287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     27578287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     27614681                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     27614681                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1561222751500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1561222751500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 128812448471                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 128812448471                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data   3117926000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3117926000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     17226500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     17226500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1690035199971                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1690035199971                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1693153125971                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1693153125971                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.093209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.093209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.044978                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044978                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.284849                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.284849                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.181604                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.181604                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000472                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000472                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.086389                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.086389                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.086468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.086468                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 61109.645730                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61109.645730                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 63442.125968                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63442.125968                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 85671.429356                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85671.429356                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 44744.155844                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44744.155844                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        13000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        13000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 61281.369650                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61281.369650                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 61313.513851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61313.513851                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             65672                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.042670                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1112137138                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66184                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16803.715974                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      737680082000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    50.334852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   460.707817                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.098310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.899820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998130                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         714662685                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        714662685                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    357229962                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       357229962                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    357229962                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        357229962                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    357229962                       # number of overall hits
system.cpu.icache.overall_hits::total       357229962                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        68507                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         68507                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        68507                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          68507                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        68507                       # number of overall misses
system.cpu.icache.overall_misses::total         68507                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1895192000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1895192000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1895192000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1895192000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1895192000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1895192000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    357298469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    357298469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    357298469                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    357298469                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    357298469                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    357298469                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000192                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000192                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000192                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000192                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000192                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000192                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 27664.209497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27664.209497                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 27664.209497                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27664.209497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 27664.209497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27664.209497                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          989                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   494.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        65672                       # number of writebacks
system.cpu.icache.writebacks::total             65672                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2760                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2760                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2760                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2760                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2760                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2760                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        65747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        65747                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        65747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        65747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        65747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        65747                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1680939000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1680939000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1680939000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1680939000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1680939000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1680939000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000184                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000184                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000184                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000184                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 25566.778712                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25566.778712                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 25566.778712                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25566.778712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 25566.778712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25566.778712                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  19165532                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    36358268                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19198300                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.893827                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       23.842013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.269358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        288.278764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    20.191218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 32435.418646                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.008798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.989850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1714                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        15126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15730                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 461999012                       # Number of tag accesses
system.l2.tags.data_accesses                461999012                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      9207878                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9207878                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        65029                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            65029                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data           67                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   67                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       557850                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                557850                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst        55297                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              55297                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      7915883                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7915883                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst         55297                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       8473733                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8529030                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        55297                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      8473733                       # number of overall hits
system.l2.overall_hits::total                 8529030                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      1472637                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1472637                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst        10419                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10419                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data     17668630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        17668630                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst        10419                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     19141267                       # number of demand (read+write) misses
system.l2.demand_misses::total               19151686                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        10419                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     19141267                       # number of overall misses
system.l2.overall_misses::total              19151686                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data        51000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        51000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 119778073500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  119778073500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    998037500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    998037500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 1441323797500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1441323797500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    998037500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1561101871000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1562099908500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    998037500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1561101871000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1562099908500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      9207878                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9207878                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        65029                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        65029                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               69                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      2030487                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2030487                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst        65716                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          65716                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data     25584513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25584513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        65716                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     27615000                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             27680716                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        65716                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     27615000                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            27680716                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.028986                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.028986                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.725263                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.725263                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.158546                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.158546                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.690599                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.690599                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.158546                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.693147                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.691878                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.158546                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.693147                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.691878                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        25500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        25500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 81335.776230                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81335.776230                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 95790.143008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95790.143008                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 81575.300264                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81575.300264                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 95790.143008                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 81556.872437                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81564.615695                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 95790.143008                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 81556.872437                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81564.615695                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              3540032                       # number of writebacks
system.l2.writebacks::total                   3540032                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            41                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst           41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  53                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst           41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 53                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          592                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           592                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      1472637                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1472637                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst        10378                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10378                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data     17668618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     17668618                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        10378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     19141255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          19151633                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        10378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     19141255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19151633                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        31000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        31000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 105051703500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 105051703500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    891092000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    891092000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 1264636867500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1264636867500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    891092000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1369688571000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1370579663000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    891092000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1369688571000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1370579663000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.028986                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.028986                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.725263                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.725263                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.157922                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.157922                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.690598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.690598                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.157922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.693147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.691876                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.157922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.693147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.691876                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        15500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 71335.776230                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71335.776230                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 85863.557526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85863.557526                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 71575.313219                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71575.313219                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 85863.557526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71556.884384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71564.636969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 85863.557526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71556.884384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71564.636969                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      38300833                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     19151585                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17678996                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3540032                       # Transaction distribution
system.membus.trans_dist::CleanEvict         15609166                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1472637                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1472637                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17678996                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     57452466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               57452466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1452266560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1452266560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19151635                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19151635    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19151635                       # Request fanout histogram
system.membus.reqLayer0.occupancy         26230480500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        52100425750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       195886388                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    179377000                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      7664917                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    120576275                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       112605296                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     93.389264                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         4933422                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          283                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      3847135                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      3831958                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        15177                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted         6355                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1826346237500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               2393166793                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    363091268                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1243347534                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           195886388                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    121370676                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            2021052994                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        15346948                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1417                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         357298469                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2127062                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2391819211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.541420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.059294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1835109922     76.72%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        125178492      5.23%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        124791692      5.22%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        306739105     12.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2391819211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.081852                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.519541                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        267480828                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1649836505                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         421117419                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      45762953                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        7621504                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    103805738                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         52159                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1192986720                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      23858066                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        7621504                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        304331735                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       872089207                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       315787                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         425338894                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     782122082                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1163923363                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      14228504                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents     105847038                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       18488266                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      708606035                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       42029587                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents        23400                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2254994552                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6934014285                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1001437885                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    655350402                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1993451210                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        261543248                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2514                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2524                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         104216598                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    281550699                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     50052058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      1546563                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1185195                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1153874880                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         7004                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1124515251                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1386273                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    110667457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    297509361                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          495                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2391819211                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.470151                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.936235                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1794479388     75.03%     75.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    246872264     10.32%     85.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    211816441      8.86%     94.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    107990112      4.51%     98.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     24192404      1.01%     99.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5622809      0.24%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       765064      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        80108      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          621      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2391819211                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        77332628     69.34%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            568      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         9472      0.01%     69.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp      4045930      3.63%     72.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt          367      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv       265712      0.24%     73.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      1756261      1.57%     74.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       343468      0.31%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc       626091      0.56%     75.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22061235     19.78%     95.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5078049      4.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     618528791     55.00%     55.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      4217234      0.38%     55.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        102668      0.01%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           56      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     11344442      1.01%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     42364251      3.77%     60.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       295421      0.03%     60.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      4684745      0.42%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     55435464      4.93%     65.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     15833100      1.41%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     41187906      3.66%     70.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    131829348     11.72%     82.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     23886575      2.12%     84.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    150291751     13.37%     97.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     24513499      2.18%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1124515251                       # Type of FU issued
system.switch_cpus.iq.rate                   0.469886                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           111519781                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.099171                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4136990163                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    915953283                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    808217730                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    616765602                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    348605049                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    296304286                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      924181588                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       311853444                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      2818142                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     21740882                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        38765                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9609                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      3590024                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       181895                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      2963762                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        7621504                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        37582236                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     571302203                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1153882037                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     281550699                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     50052058                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2505                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         110643                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     571063237                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         9609                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      4532824                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3645635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8178459                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1113043594                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     279968195                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     11471655                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                   153                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            327704824                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        163896361                       # Number of branches executed
system.switch_cpus.iew.exec_stores           47736629                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.465092                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1104640181                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1104522016                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         722602400                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1160375872                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.461532                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.622731                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     99738836                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         6509                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7612947                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2375724863                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.439114                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.485054                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2061651441     86.78%     86.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    109462821      4.61%     91.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     71386125      3.00%     94.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     31960138      1.35%     95.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     16061472      0.68%     96.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      9069169      0.38%     96.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5999334      0.25%     97.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     11563730      0.49%     97.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     58570633      2.47%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2375724863                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1043214396                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              306271841                       # Number of memory references committed
system.switch_cpus.commit.loads             259809807                       # Number of loads committed
system.switch_cpus.commit.membars                4240                       # Number of memory barriers committed
system.switch_cpus.commit.branches          156383015                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          283750064                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         745909268                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      4648601                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    572324969     54.86%     54.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      4209333      0.40%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        95560      0.01%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     11234601      1.08%     56.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     56.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     37778668      3.62%     59.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       291784      0.03%     60.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      3783412      0.36%     60.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     51037557      4.89%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     15111126      1.45%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     41075545      3.94%     70.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    123080499     11.80%     82.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     22037957      2.11%     84.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    136729308     13.11%     97.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     24424077      2.34%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1043214396                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      58570633                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           3460105525                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2302005304                       # The number of ROB writes
system.switch_cpus.timesIdled                   37066                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1347582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1043214396                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.393167                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.393167                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.417856                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.417856                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        965514306                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       511257645                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         588407598                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        447365139                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4172399683                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1063445993                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      2799680961                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      116339431                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     55361489                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     27680725                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         9468                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          17735                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        17551                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          184                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1826346237500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25650260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12747910                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        65672                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        34032622                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              69                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2030487                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2030487                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         65747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25584513                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       197135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     82845140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              83042275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8408832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2356664192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2365073024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19165563                       # Total snoops (count)
system.tol2bus.snoopTraffic                 226564032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         46846349                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000585                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024332                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               46819149     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  27016      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    184      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           46846349                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        36954294500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          98896447                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41422570429                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
