#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jan 16 12:46:26 2019
# Process ID: 20418
# Current directory: /home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.runs/synth_2
# Command line: vivado -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: /home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.runs/synth_2/TOP.vds
# Journal file: /home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a200tsbg484-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1370.008 ; gain = 87.000 ; free physical = 55652 ; free virtual = 125154
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:22]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:57]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:58]
INFO: [Synth 8-6157] synthesizing module 'ETH_CLKGEN' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.runs/synth_2/.Xil/Vivado-20418-Z10PE-01/realtime/ETH_CLKGEN_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ETH_CLKGEN' (1#1) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.runs/synth_2/.Xil/Vivado-20418-Z10PE-01/realtime/ETH_CLKGEN_stub.v:5]
WARNING: [Synth 8-350] instance 'eth_clkgen' of module 'ETH_CLKGEN' requires 6 connections, but only 5 given [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:63]
INFO: [Synth 8-6157] synthesizing module 'RGMII2GMII' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/RGMII2GMII.sv:11]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:21386]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (2#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:21386]
INFO: [Synth 8-6155] done synthesizing module 'RGMII2GMII' (3#1) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/RGMII2GMII.sv:11]
INFO: [Synth 8-6157] synthesizing module 'GMII2RGMII' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/GMII2RGMII.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (4#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
INFO: [Synth 8-6155] done synthesizing module 'GMII2RGMII' (5#1) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/GMII2RGMII.sv:11]
INFO: [Synth 8-6157] synthesizing module 'RSTGEN' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/RSTGEN.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RSTGEN' (6#1) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/RSTGEN.v:11]
INFO: [Synth 8-6157] synthesizing module 'Arbiter' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:23]
	Parameter Idle bound to: 4'b0001 
	Parameter WaitSFD bound to: 4'b0010 
	Parameter RxData bound to: 4'b0011 
	Parameter RxEnd bound to: 4'b0100 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:50]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:63]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:84]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:85]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:88]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:89]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:118]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:173]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:184]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:194]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:202]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:203]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:204]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:205]
INFO: [Synth 8-155] case statement is not full and has no default [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:75]
INFO: [Synth 8-6157] synthesizing module 'CRC_ge' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/CRC_ge.sv:23]
	Parameter Gx bound to: 79764919 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CRC_ge' (7#1) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/CRC_ge.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ARP' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:23]
	Parameter Idle bound to: 4'b0001 
	Parameter TxRdy bound to: 4'b0010 
	Parameter TxGo bound to: 4'b0100 
	Parameter TxEnd bound to: 4'b1000 
	Parameter HTYPE bound to: 16'b0000000000000001 
	Parameter PTYPE bound to: 16'b0000100000000000 
	Parameter HLEN bound to: 8'b00000110 
	Parameter PLEN bound to: 8'b00000100 
	Parameter OPER bound to: 16'b0000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'ARP' (8#1) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ping' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:22]
	Parameter Idle bound to: 4'b0000 
	Parameter Stby bound to: 4'b1101 
	Parameter Presv bound to: 4'b0001 
	Parameter Hcsum bound to: 4'b0010 
	Parameter Hc_End bound to: 4'b0011 
	Parameter Icsum bound to: 4'b0100 
	Parameter Ic_End bound to: 4'b0101 
	Parameter Ready bound to: 4'b0110 
	Parameter Tx_Hc bound to: 4'b0111 
	Parameter Tx_HEnd bound to: 4'b1000 
	Parameter Tx_Ic bound to: 4'b1001 
	Parameter Tx_IEnd bound to: 4'b1010 
	Parameter Tx_En bound to: 4'b1011 
	Parameter Tx_End bound to: 4'b1100 
	Parameter TTL bound to: 16'b0000000011111111 
	Parameter V_I_T bound to: 16'b0100010100000000 
	Parameter Protocol bound to: 8'b00000001 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:61]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:62]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:77]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:82]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:83]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:100]
WARNING: [Synth 8-324] index 256 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 257 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 258 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 259 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 260 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 261 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 262 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 263 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 264 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 265 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 266 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 267 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 268 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 269 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 270 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 271 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 272 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 273 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 274 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 275 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 276 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 277 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 278 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 279 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 280 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 281 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 282 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 283 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 284 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 285 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 286 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 287 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 288 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 289 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 290 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 291 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 292 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 293 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 294 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 295 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
WARNING: [Synth 8-324] index 296 out of range [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:266]
INFO: [Synth 8-6157] synthesizing module 'checksum' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/checksum.sv:23]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/checksum.sv:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_data_en_reg' and it is trimmed from '2' to '1' bits. [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/checksum.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'checksum' (9#1) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/checksum.sv:23]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[255] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[254] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[253] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[252] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[251] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[250] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[249] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[248] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[247] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[246] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[245] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[244] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[243] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[242] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[241] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[240] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[239] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[238] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[237] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[236] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[235] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[234] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[233] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[232] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[231] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[230] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[229] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[228] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[227] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[226] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[225] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[224] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[223] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[222] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[221] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[220] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[219] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[218] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[217] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[216] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[215] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[214] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[213] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[212] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[211] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[210] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[209] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[208] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[207] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[206] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[205] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[204] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[203] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[202] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[201] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[200] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[199] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[198] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[197] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[196] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[195] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[194] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[193] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[192] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[191] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[190] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[189] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[188] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[187] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[186] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[185] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[184] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[183] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[182] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[181] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[180] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[179] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[178] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[177] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[176] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[175] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[174] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[173] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[172] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[171] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[170] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[169] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[168] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[167] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[166] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[165] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[164] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[163] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[162] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[161] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[160] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[159] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[158] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[157] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[156] was removed.  [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:160]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ping' (10#1) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ping.sv:22]
INFO: [Synth 8-6157] synthesizing module 'recv_image' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/recv_image.sv:30]
	Parameter Idle bound to: 8'b00000000 
	Parameter Presv bound to: 8'b00000001 
	Parameter Hcsum bound to: 8'b00000010 
	Parameter Hc_End bound to: 8'b00000011 
	Parameter Ucsum bound to: 8'b00000100 
	Parameter Uc_End bound to: 8'b00000101 
	Parameter Select bound to: 8'b00000110 
	Parameter Recv_End bound to: 8'b00000111 
	Parameter ERROR bound to: 8'b00001000 
	Parameter eth_head bound to: 4'b1110 
	Parameter udp bound to: 6'b100010 
	Parameter MsgSize bound to: 16'b0000001111101000 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/recv_image.sv:98]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/recv_image.sv:100]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/recv_image.sv:101]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/recv_image.sv:102]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/recv_image.sv:261]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/recv_image.sv:263]
WARNING: [Synth 8-6090] variable 'v_cnt' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/recv_image.sv:416]
INFO: [Synth 8-6157] synthesizing module 'image_RAM' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.runs/synth_2/.Xil/Vivado-20418-Z10PE-01/realtime/image_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_RAM' (11#1) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.runs/synth_2/.Xil/Vivado-20418-Z10PE-01/realtime/image_RAM_stub.v:6]
INFO: [Synth 8-4471] merging register 'data_pipe_v_reg[16][7:0]' into 'data_pipe_reg[17][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/recv_image.sv:347]
INFO: [Synth 8-6155] done synthesizing module 'recv_image' (12#1) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/recv_image.sv:30]
INFO: [Synth 8-6157] synthesizing module 'trans_image' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:28]
	Parameter IDLE bound to: 8'b00000000 
	Parameter Presv bound to: 8'b00000001 
	Parameter READY bound to: 8'b00000010 
	Parameter Hcsum bound to: 8'b00000011 
	Parameter Hc_End bound to: 8'b00000100 
	Parameter Ucsum bound to: 8'b00000101 
	Parameter Uc_End bound to: 8'b00000110 
	Parameter Tx_En bound to: 8'b00000111 
	Parameter Select bound to: 8'b00001000 
	Parameter Tx_End bound to: 8'b00001001 
	Parameter ERROR bound to: 8'b00001010 
	Parameter eth_head bound to: 4'b1110 
	Parameter udp bound to: 6'b100010 
	Parameter FTYPE bound to: 16'b0000100000000000 
	Parameter MsgSize bound to: 16'b0000001111101000 
	Parameter TTL bound to: 8'b11111111 
	Parameter PckSize bound to: 11'b10000010110 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:99]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:100]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:104]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:106]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:107]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:109]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:341]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:343]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:639]
WARNING: [Synth 8-6090] variable 'v_cnt' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:607]
WARNING: [Synth 8-567] referenced signal 'txbuf_sel2' should be on the sensitivity list [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:703]
INFO: [Synth 8-4471] merging register 'data_pipe_v_reg[16][7:0]' into 'data_pipe_reg[17][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:426]
INFO: [Synth 8-4471] merging register 'data_pipe2_reg[17][7:0]' into 'data_pipe_reg[17][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:714]
INFO: [Synth 8-6155] done synthesizing module 'trans_image' (13#1) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:28]
WARNING: [Synth 8-350] instance 'trans_image' of module 'trans_image' requires 19 connections, but only 17 given [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:297]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter' (14#1) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/Arbiter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'T_Arbiter' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/T_Arbiter.sv:22]
	Parameter Idle bound to: 4'b0000 
	Parameter Stby bound to: 4'b0001 
	Parameter TxPre bound to: 4'b0010 
	Parameter TxData bound to: 4'b0100 
	Parameter TxEnd bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/T_Arbiter.sv:212]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/T_Arbiter.sv:280]
INFO: [Synth 8-155] case statement is not full and has no default [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/T_Arbiter.sv:70]
INFO: [Synth 8-6157] synthesizing module 'queue' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.runs/synth_2/.Xil/Vivado-20418-Z10PE-01/realtime/queue_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'queue' (15#1) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.runs/synth_2/.Xil/Vivado-20418-Z10PE-01/realtime/queue_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/T_Arbiter.sv:214]
WARNING: [Synth 8-87] always_comb on 'wr_en_reg' did not result in combinational logic [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/T_Arbiter.sv:121]
WARNING: [Synth 8-87] always_comb on 'q_din_reg' did not result in combinational logic [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/T_Arbiter.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'T_Arbiter' (16#1) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/T_Arbiter.sv:22]
WARNING: [Synth 8-350] instance 'T_Arbiter' of module 'T_Arbiter' requires 11 connections, but only 10 given [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:147]
WARNING: [Synth 8-3848] Net sys_clkgen_locked in module/entity TOP does not have driver. [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:88]
WARNING: [Synth 8-3848] Net PMOD_B in module/entity TOP does not have driver. [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:47]
WARNING: [Synth 8-3848] Net PMOD_C in module/entity TOP does not have driver. [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:48]
WARNING: [Synth 8-3848] Net rst125 in module/entity TOP does not have driver. [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:87]
WARNING: [Synth 8-3848] Net UDP_btn_d in module/entity TOP does not have driver. [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:124]
WARNING: [Synth 8-3848] Net UDP_btn_tx in module/entity TOP does not have driver. [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:120]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (17#1) [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:22]
WARNING: [Synth 8-3917] design TOP has port eth_mdc driven by constant 1
WARNING: [Synth 8-3917] design TOP has port PMOD_A[6] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port PMOD_A[5] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port PMOD_A[4] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port SET_VADJ[1] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port SET_VADJ[0] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port VADJ_EN driven by constant 1
WARNING: [Synth 8-3331] design trans_image has unconnected port SW[3]
WARNING: [Synth 8-3331] design trans_image has unconnected port SW[2]
WARNING: [Synth 8-3331] design trans_image has unconnected port SW[1]
WARNING: [Synth 8-3331] design trans_image has unconnected port SW[0]
WARNING: [Synth 8-3331] design recv_image has unconnected port clk125
WARNING: [Synth 8-3331] design recv_image has unconnected port SW[3]
WARNING: [Synth 8-3331] design recv_image has unconnected port SW[2]
WARNING: [Synth 8-3331] design recv_image has unconnected port SW[1]
WARNING: [Synth 8-3331] design recv_image has unconnected port SW[0]
WARNING: [Synth 8-3331] design Arbiter has unconnected port rst125
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_A[7]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[7]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[6]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[5]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[4]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[3]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[2]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[1]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[0]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[7]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[6]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[5]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[4]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[3]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[2]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[1]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[0]
WARNING: [Synth 8-3331] design TOP has unconnected port eth_mdio
WARNING: [Synth 8-3331] design TOP has unconnected port eth_int_b
WARNING: [Synth 8-3331] design TOP has unconnected port eth_pme_b
WARNING: [Synth 8-3331] design TOP has unconnected port SYSCLK
WARNING: [Synth 8-3331] design TOP has unconnected port reset_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:04 ; elapsed = 00:03:25 . Memory (MB): peak = 2557.594 ; gain = 1274.586 ; free physical = 54684 ; free virtual = 124205
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rstgen_rx:locked_i to constant 0 [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:107]
WARNING: [Synth 8-3295] tying undriven pin T_Arbiter:UDP_btn_d[8] to constant 0 [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:147]
WARNING: [Synth 8-3295] tying undriven pin T_Arbiter:UDP_btn_d[7] to constant 0 [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:147]
WARNING: [Synth 8-3295] tying undriven pin T_Arbiter:UDP_btn_d[6] to constant 0 [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:147]
WARNING: [Synth 8-3295] tying undriven pin T_Arbiter:UDP_btn_d[5] to constant 0 [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:147]
WARNING: [Synth 8-3295] tying undriven pin T_Arbiter:UDP_btn_d[4] to constant 0 [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:147]
WARNING: [Synth 8-3295] tying undriven pin T_Arbiter:UDP_btn_d[3] to constant 0 [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:147]
WARNING: [Synth 8-3295] tying undriven pin T_Arbiter:UDP_btn_d[2] to constant 0 [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:147]
WARNING: [Synth 8-3295] tying undriven pin T_Arbiter:UDP_btn_d[1] to constant 0 [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:147]
WARNING: [Synth 8-3295] tying undriven pin T_Arbiter:UDP_btn_d[0] to constant 0 [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:147]
WARNING: [Synth 8-3295] tying undriven pin T_Arbiter:UDP_btn_tx to constant 0 [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:147]
WARNING: [Synth 8-3295] tying undriven pin T_Arbiter:UDP_tx to constant 0 [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:147]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:15 ; elapsed = 00:03:37 . Memory (MB): peak = 2557.594 ; gain = 1274.586 ; free physical = 54818 ; free virtual = 124339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:15 ; elapsed = 00:03:37 . Memory (MB): peak = 2557.594 ; gain = 1274.586 ; free physical = 54818 ; free virtual = 124339
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ip/image_RAM/image_RAM/image_RAM_in_context.xdc] for cell 'R_Arbiter/recv_image/image_RAM'
Finished Parsing XDC File [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ip/image_RAM/image_RAM/image_RAM_in_context.xdc] for cell 'R_Arbiter/recv_image/image_RAM'
Parsing XDC File [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ip/queue/queue/queue_in_context.xdc] for cell 'T_Arbiter/TX_queue'
Finished Parsing XDC File [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ip/queue/queue/queue_in_context.xdc] for cell 'T_Arbiter/TX_queue'
Parsing XDC File [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ip/ETH_CLKGEN/ETH_CLKGEN/ETH_CLKGEN_in_context.xdc] for cell 'eth_clkgen'
Finished Parsing XDC File [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ip/ETH_CLKGEN/ETH_CLKGEN/ETH_CLKGEN_in_context.xdc] for cell 'eth_clkgen'
Parsing XDC File [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/constrs_1/NexysVideo_20181221.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'PHY_RXCLK' completely overrides clock 'ETH_RXCK'.
New: create_clock -period 8.000 -name PHY_RXCLK -waveform {0.000 4.000} [get_ports ETH_RXCK], [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/constrs_1/NexysVideo_20181221.xdc:12]
Previous: create_clock -period 8.000 [get_ports ETH_RXCK], [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ip/ETH_CLKGEN/ETH_CLKGEN/ETH_CLKGEN_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-180] No cells matched 'R_Arbiter/arp/tx_en_reg*'. [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/constrs_1/NexysVideo_20181221.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'R_Arbiter/arp/tx_en_clk125_d_reg*'. [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/constrs_1/NexysVideo_20181221.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'R_Arbiter/ping/tx_en_reg*'. [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/constrs_1/NexysVideo_20181221.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'R_Arbiter/ping/tx_en_clk125_d_reg*'. [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/constrs_1/NexysVideo_20181221.xdc:42]
Finished Parsing XDC File [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/constrs_1/NexysVideo_20181221.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/constrs_1/NexysVideo_20181221.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/constrs_1/NexysVideo_20181221.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/constrs_1/new/etc.xdc]
Finished Parsing XDC File [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/constrs_1/new/etc.xdc]
Parsing XDC File [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2946.508 ; gain = 0.000 ; free physical = 54102 ; free virtual = 123622
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'R_Arbiter/recv_image/image_RAM' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'T_Arbiter/TX_queue' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:10 ; elapsed = 00:06:00 . Memory (MB): peak = 2946.508 ; gain = 1663.500 ; free physical = 54541 ; free virtual = 124062
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:10 ; elapsed = 00:06:00 . Memory (MB): peak = 2946.508 ; gain = 1663.500 ; free physical = 54541 ; free virtual = 124062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ETH_RXCK. (constraint file  /home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ip/ETH_CLKGEN/ETH_CLKGEN/ETH_CLKGEN_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ETH_RXCK. (constraint file  /home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ip/ETH_CLKGEN/ETH_CLKGEN/ETH_CLKGEN_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for R_Arbiter/recv_image/image_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for T_Arbiter/TX_queue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth_clkgen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:10 ; elapsed = 00:06:01 . Memory (MB): peak = 2946.508 ; gain = 1663.500 ; free physical = 54534 ; free virtual = 124055
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'TXBUF_reg[21][7:0]' into 'TXBUF_reg[61][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[19][7:0]' into 'TXBUF_reg[63][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[15][7:0]' into 'TXBUF_reg[60][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[13][7:0]' into 'TXBUF_reg[18][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[12][7:0]' into 'TXBUF_reg[16][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[11][7:0]' into 'TXBUF_reg[27][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[10][7:0]' into 'TXBUF_reg[26][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[9][7:0]' into 'TXBUF_reg[25][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[8][7:0]' into 'TXBUF_reg[24][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[7][7:0]' into 'TXBUF_reg[23][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[6][7:0]' into 'TXBUF_reg[22][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[5][7:0]' into 'TXBUF_reg[37][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[4][7:0]' into 'TXBUF_reg[36][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[3][7:0]' into 'TXBUF_reg[35][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[2][7:0]' into 'TXBUF_reg[34][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[1][7:0]' into 'TXBUF_reg[33][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[0][7:0]' into 'TXBUF_reg[32][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[58][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[57][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[56][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[55][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[54][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[53][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[52][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[51][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[50][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[49][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[48][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[47][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[46][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[45][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[44][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[43][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[42][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[20][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[17][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[14][7:0]' into 'TXBUF_reg[59][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/ARP.sv:95]
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'ARP'
INFO: [Synth 8-5544] ROM "go_cyc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rarp_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdy_cyc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdy_cyc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'ping'
INFO: [Synth 8-5545] ROM "TXBUF_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TXBUF_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TXBUF_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TXBUF_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TXBUF_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tx_dstMAC" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chksum_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csum_extend" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csum_extend" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "end_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'VBUF_reg[11][7:0]' into 'VBUF_reg[17][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/recv_image.sv:402]
INFO: [Synth 8-4471] merging register 'VBUF_reg[10][7:0]' into 'VBUF_reg[16][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/recv_image.sv:402]
INFO: [Synth 8-5546] ROM "RXBUF_reg[1045]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1044]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1043]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1042]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1041]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1040]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1039]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1038]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1037]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1036]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1035]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1034]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1033]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1032]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1031]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1030]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1029]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1028]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1027]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1026]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1025]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1024]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1023]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1022]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1021]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1020]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1019]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1018]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1017]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1016]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1015]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1014]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1013]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1012]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1011]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1010]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1009]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1008]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1007]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1006]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1005]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1004]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1003]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1002]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1001]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1000]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[999]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[998]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[997]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[996]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[995]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[994]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[993]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[992]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[991]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[990]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[989]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[988]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[987]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[986]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[985]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[984]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[983]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[982]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[981]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[980]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[979]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[978]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[977]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[976]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[975]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[974]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[973]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[972]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[971]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[970]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[969]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[968]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[967]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[966]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[965]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[964]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[963]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[962]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[961]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[960]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[959]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[958]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[957]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[956]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[955]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[954]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[953]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[952]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[951]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[950]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[949]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[948]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[947]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'TXBUF_reg[1044][7:0]' into 'TXBUF_reg[38][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:544]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[1045][7:0]' into 'TXBUF_reg[17][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:544]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[16][7:0]' into 'TXBUF_reg[17][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:544]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[15][7:0]' into 'TXBUF_reg[21][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:544]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[13][7:0]' into 'TXBUF_reg[21][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:544]
INFO: [Synth 8-4471] merging register 'VBUF_reg[11][7:0]' into 'VBUF_reg[17][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:592]
INFO: [Synth 8-4471] merging register 'VBUF_reg[10][7:0]' into 'VBUF_reg[16][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:592]
INFO: [Synth 8-4471] merging register 'VBUF_reg[18][7:0]' into 'VBUF_reg[19][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:592]
INFO: [Synth 8-4471] merging register 'VBUF_reg[8][7:0]' into 'VBUF_reg[19][7:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/trans_image.sv:592]
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'trans_image'
INFO: [Synth 8-5545] ROM "image_bufferB_reg[499]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[498]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[497]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[496]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[495]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[494]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[493]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[492]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[491]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[490]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[489]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[488]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[487]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[486]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[485]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[484]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[483]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[482]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[481]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[480]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[479]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[478]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[477]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[476]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[475]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[474]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[473]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[472]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[471]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[470]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[469]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[468]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[467]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[466]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[465]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[464]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[463]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[462]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[461]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[460]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[459]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[458]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[457]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[456]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[455]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[454]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[453]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[452]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[451]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[450]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[449]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[448]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[447]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[446]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[445]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[444]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[443]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[442]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[441]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[440]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[439]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[438]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[437]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[436]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[435]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[434]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[433]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[432]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[431]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[430]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[429]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[428]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[427]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[426]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[425]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[424]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[423]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[422]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[421]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[420]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[419]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[418]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[417]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[416]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[415]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[414]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[413]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[412]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[411]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[410]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[409]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[408]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[407]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[406]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_bufferB_reg[405]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "csum_extend" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'Arbiter'
INFO: [Synth 8-5544] ROM "rxend_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CRC_flg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "delay_CRC" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_crc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxend_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CRC_flg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "delay_CRC" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_crc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'T_Arbiter'
INFO: [Synth 8-5544] ROM "stby_cyc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txdata_cyc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gmii_txctl_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pre_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pre_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txend_count_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stby_cyc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txdata_cyc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gmii_txctl_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pre_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pre_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txend_count_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'st_reg' in module 'fsm43C274F00'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                   00000000000001 |                             0000
                    Stby |                   00000000000010 |                             1101
                   Presv |                   00000000000100 |                             0001
                   Hcsum |                   00000000001000 |                             0010
                  Hc_End |                   00000000010000 |                             0011
                   Icsum |                   00000000100000 |                             0100
                  Ic_End |                   00000001000000 |                             0101
                   Ready |                   00000010000000 |                             0110
                   Tx_Hc |                   00000100000000 |                             0111
                 Tx_HEnd |                   00001000000000 |                             1000
                   Tx_Ic |                   00010000000000 |                             1001
                 Tx_IEnd |                   00100000000000 |                             1010
                   Tx_En |                   01000000000000 |                             1011
                  Tx_End |                   10000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'one-hot' in module 'ping'
INFO: [Synth 8-6159] Found Keep on FSM register 'st_reg' in module 'trans_image', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                             0001
                 WaitSFD |                               01 |                             0010
                  RxData |                               10 |                             0011
                   RxEnd |                               11 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'Arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                            00001 |                             0000
                    Stby |                            00010 |                             0001
                   TxPre |                            00100 |                             0010
                  TxData |                            01000 |                             0100
                   TxEnd |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'one-hot' in module 'T_Arbiter'
WARNING: [Synth 8-327] inferring latch for variable 'q_din_reg' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/T_Arbiter.sv:122]
WARNING: [Synth 8-327] inferring latch for variable 'wr_en_reg' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/T_Arbiter.sv:121]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:24 ; elapsed = 00:08:26 . Memory (MB): peak = 2946.508 ; gain = 1663.500 ; free physical = 52706 ; free virtual = 122246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |ping__GB0         |           1|     26520|
|2     |ping__GB1         |           1|     11368|
|3     |ping__GB2         |           1|      9781|
|4     |ping__GB3         |           1|     12604|
|5     |ping__GB4         |           1|     14860|
|6     |ping__GB5         |           1|     26999|
|7     |ping__GB6         |           1|      8765|
|8     |ping__GB7         |           1|      9752|
|9     |ping__GB8         |           1|     31205|
|10    |ping__GB9         |           1|     29995|
|11    |ping__GB10        |           1|      7980|
|12    |ping__GB11        |           1|     32134|
|13    |ping__GB12        |           1|     19882|
|14    |recv_image__GB0   |           1|     34644|
|15    |recv_image__GB1   |           1|     10894|
|16    |recv_image__GB2   |           1|     25089|
|17    |recv_image__GB3   |           1|     16726|
|18    |recv_image__GB4   |           1|     30620|
|19    |recv_image__GB5   |           1|     25435|
|20    |recv_image__GB6   |           1|     16328|
|21    |recv_image__GB7   |           1|     16328|
|22    |recv_image__GB8   |           1|     16328|
|23    |recv_image__GB9   |           1|     32688|
|24    |recv_image__GB10  |           1|     16348|
|25    |recv_image__GB11  |           1|     25226|
|26    |recv_image__GB12  |           1|     16745|
|27    |recv_image__GB13  |           1|     16750|
|28    |trans_image__GB0  |           1|     31475|
|29    |trans_image__GB1  |           1|     25116|
|30    |trans_image__GB2  |           1|     33488|
|31    |trans_image__GB3  |           1|     16744|
|32    |trans_image__GB4  |           1|     37052|
|33    |trans_image__GB5  |           1|     25967|
|34    |trans_image__GB6  |           1|     16744|
|35    |trans_image__GB7  |           1|     16744|
|36    |trans_image__GB8  |           1|     16744|
|37    |trans_image__GB9  |           1|     25140|
|38    |trans_image__GB10 |           1|     33520|
|39    |trans_image__GB11 |           1|     16760|
|40    |trans_image__GB12 |           1|     16766|
|41    |trans_image__GB13 |           1|     25926|
|42    |trans_image__GB14 |           1|     16338|
|43    |trans_image__GB15 |           1|     16338|
|44    |trans_image__GB16 |           1|     16338|
|45    |trans_image__GB17 |           1|     24525|
|46    |trans_image__GB18 |           1|     32593|
|47    |Arbiter__GC0      |           1|      4106|
|48    |TOP__GC0          |           1|      1103|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 16    
	   2 Input     16 Bit         XORs := 3     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               48 Bit    Registers := 4     
	               32 Bit    Registers := 8     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 9     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 5790  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 21    
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 7     
	   3 Input     16 Bit        Muxes := 2     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 17    
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 23850 
	   5 Input      8 Bit        Muxes := 181   
	   6 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 68    
	   3 Input      8 Bit        Muxes := 16    
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 33    
	   3 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 24    
	   4 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5200  
	   4 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 42    
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module checksum__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module ping 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 516   
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 17    
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 23780 
	   5 Input      8 Bit        Muxes := 181   
	   6 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 66    
	   3 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 29    
	   3 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 24    
	   4 Input      3 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module checksum__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module recv_image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2100  
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   3 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2116  
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module checksum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module trans_image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 3109  
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 24    
	  12 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3029  
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module CRC_ge__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module ARP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 29    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   3 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 31    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 29    
Module RGMII2GMII 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module RSTGEN__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module RSTGEN 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module CRC_ge 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module T_Arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "TXBUF_reg[16]0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF_reg[18]0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF_reg[60]0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF_reg[61]0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF_reg[62]0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF_reg[63]0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design TOP has port eth_mdc driven by constant 1
WARNING: [Synth 8-3917] design TOP has port PMOD_A[6] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port PMOD_A[5] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port PMOD_A[4] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port SET_VADJ[1] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port SET_VADJ[0] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port VADJ_EN driven by constant 1
WARNING: [Synth 8-3331] design trans_image has unconnected port SW[3]
WARNING: [Synth 8-3331] design trans_image has unconnected port SW[2]
WARNING: [Synth 8-3331] design trans_image has unconnected port SW[1]
WARNING: [Synth 8-3331] design trans_image has unconnected port SW[0]
WARNING: [Synth 8-3331] design recv_image has unconnected port clk125
WARNING: [Synth 8-3331] design recv_image has unconnected port SW[3]
WARNING: [Synth 8-3331] design recv_image has unconnected port SW[2]
WARNING: [Synth 8-3331] design recv_image has unconnected port SW[1]
WARNING: [Synth 8-3331] design recv_image has unconnected port SW[0]
WARNING: [Synth 8-3331] design Arbiter has unconnected port rst125
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_A[7]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[7]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[6]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[5]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[4]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[3]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[2]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[1]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_B[0]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[7]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[6]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[5]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[4]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[3]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[2]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[1]
WARNING: [Synth 8-3331] design TOP has unconnected port PMOD_C[0]
WARNING: [Synth 8-3331] design TOP has unconnected port eth_mdio
WARNING: [Synth 8-3331] design TOP has unconnected port eth_int_b
WARNING: [Synth 8-3331] design TOP has unconnected port eth_pme_b
WARNING: [Synth 8-3331] design TOP has unconnected port SYSCLK
WARNING: [Synth 8-3331] design TOP has unconnected port reset_i
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/CRC_flg_reg__0' (FDSE) to 'R_Arbiter/i_0/reset_reg__0'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[62][0]' (FDSE) to 'R_Arbiter/i_0/arp/TXBUF_reg[62][1]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[61][0]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[61][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[63][0]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[63][1]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[59][0]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[18][0]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[18][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[16][0]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[63][1]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[63][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[60][1]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[60][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[59][1]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[18][1]' (FDSE) to 'R_Arbiter/i_0/arp/TXBUF_reg[18][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[16][1]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[16][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[62][2]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[62][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[61][2]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[61][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[60][2]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[60][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[59][2]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[16][2]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[16][4]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[62][3]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[62][4]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[61][3]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[61][4]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[63][3]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[63][4]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[60][3]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[60][4]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[59][3]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[18][3]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[18][4]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[62][4]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[62][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[61][4]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[61][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[63][4]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[63][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[60][4]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[60][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[59][4]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[18][4]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[18][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[16][4]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[16][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[62][5]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[62][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[61][5]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[61][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[63][5]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[63][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[60][5]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[60][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[59][5]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[18][5]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[18][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[16][5]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[16][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[62][6]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[62][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[61][6]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[61][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[63][6]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[63][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[60][6]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[60][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[59][6]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[18][6]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiter/i_0/arp/TXBUF_reg[16][6]' (FDRE) to 'R_Arbiter/i_0/arp/TXBUF_reg[16][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R_Arbiter/i_0/arp/\TXBUF_reg[62][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R_Arbiter/i_0/arp/\TXBUF_reg[61][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R_Arbiter/i_0/arp/\TXBUF_reg[63][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R_Arbiter/i_0/arp/\TXBUF_reg[60][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R_Arbiter/i_0/arp/\TXBUF_reg[59][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R_Arbiter/i_0/arp/\TXBUF_reg[18][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R_Arbiter/i_0/arp/\TXBUF_reg[16][7] )
WARNING: [Synth 8-3332] Sequential element (TXBUF_reg[63][7]) is unused and will be removed from module ARP.
WARNING: [Synth 8-3332] Sequential element (TXBUF_reg[62][7]) is unused and will be removed from module ARP.
WARNING: [Synth 8-3332] Sequential element (TXBUF_reg[61][7]) is unused and will be removed from module ARP.
WARNING: [Synth 8-3332] Sequential element (TXBUF_reg[60][7]) is unused and will be removed from module ARP.
WARNING: [Synth 8-3332] Sequential element (TXBUF_reg[59][7]) is unused and will be removed from module ARP.
WARNING: [Synth 8-3332] Sequential element (TXBUF_reg[18][7]) is unused and will be removed from module ARP.
WARNING: [Synth 8-3332] Sequential element (TXBUF_reg[16][7]) is unused and will be removed from module ARP.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/T_Arbiter/\q_din_reg[9] )
WARNING: [Synth 8-3332] Sequential element (rxctl_hi_o_reg) is unused and will be removed from module RGMII2GMII.
WARNING: [Synth 8-3332] Sequential element (rxctl_lo_o_reg) is unused and will be removed from module RGMII2GMII.
WARNING: [Synth 8-3332] Sequential element (sft_reg[7]) is unused and will be removed from module RSTGEN.
WARNING: [Synth 8-3332] Sequential element (sft_reg[6]) is unused and will be removed from module RSTGEN.
WARNING: [Synth 8-3332] Sequential element (sft_reg[5]) is unused and will be removed from module RSTGEN.
WARNING: [Synth 8-3332] Sequential element (sft_reg[4]) is unused and will be removed from module RSTGEN.
WARNING: [Synth 8-3332] Sequential element (sft_reg[3]) is unused and will be removed from module RSTGEN.
WARNING: [Synth 8-3332] Sequential element (sft_reg[2]) is unused and will be removed from module RSTGEN.
WARNING: [Synth 8-3332] Sequential element (sft_reg[1]) is unused and will be removed from module RSTGEN.
WARNING: [Synth 8-3332] Sequential element (sft_reg[0]) is unused and will be removed from module RSTGEN.
WARNING: [Synth 8-3332] Sequential element (q_din_reg[9]) is unused and will be removed from module T_Arbiter.
WARNING: [Synth 8-3332] Sequential element (wr_en_reg) is unused and will be removed from module T_Arbiter.
INFO: [Synth 8-5544] ROM "TXBUF2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (buffer_reg[16]) is unused and will be removed from module checksum__1.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'packet_cnt_reg[8:0]' into 'packet_cnt_reg[8:0]' [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/recv_image.sv:241]
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP addra0, operation Mode is: (A:0x3e8)*B2.
DSP Report: register packet_cnt_reg is absorbed into DSP addra0.
DSP Report: operator addra0 is absorbed into DSP addra0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (recv_checksum/\buffer_reg[16] )
WARNING: [Synth 8-3332] Sequential element (buffer_reg[16]) is unused and will be removed from module checksum__2.
INFO: [Synth 8-3886] merging instance 'data_pipe_reg[17][0]' (FD) to 'data_pipe_reg[17][1]'
INFO: [Synth 8-3886] merging instance 'data_pipe_reg[17][1]' (FD) to 'data_pipe_reg[17][2]'
INFO: [Synth 8-3886] merging instance 'data_pipe_reg[17][2]' (FD) to 'data_pipe_reg[17][3]'
INFO: [Synth 8-3886] merging instance 'data_pipe_reg[17][3]' (FD) to 'data_pipe_reg[17][4]'
INFO: [Synth 8-3886] merging instance 'data_pipe_reg[17][4]' (FD) to 'data_pipe_reg[17][5]'
INFO: [Synth 8-3886] merging instance 'data_pipe_reg[17][5]' (FD) to 'data_pipe_reg[17][6]'
INFO: [Synth 8-3886] merging instance 'data_pipe_reg[17][6]' (FD) to 'data_pipe_reg[17][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_pipe_reg[17][7] )
INFO: [Synth 8-3886] merging instance 'VBUF_reg[8][0]' (FDRE) to 'VBUF_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[8][1]' (FDRE) to 'VBUF_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[8][2]' (FDRE) to 'VBUF_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[8][3]' (FDRE) to 'VBUF_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[8][4]' (FDRE) to 'VBUF_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[8][5]' (FDRE) to 'VBUF_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[8][6]' (FDRE) to 'VBUF_reg[8][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[8][7] )
INFO: [Synth 8-3886] merging instance 'VBUF_reg[9][0]' (FDSE) to 'VBUF_reg[9][4]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[9][1]' (FDRE) to 'VBUF_reg[9][2]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[9][2]' (FDRE) to 'VBUF_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[9][3]' (FDRE) to 'VBUF_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[9][5]' (FDRE) to 'VBUF_reg[9][6]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[9][6]' (FDRE) to 'VBUF_reg[9][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[9][7] )
INFO: [Synth 8-3886] merging instance 'VBUF_reg[16][0]' (FDSE) to 'VBUF_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[16][2]' (FDRE) to 'VBUF_reg[16][3]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[16][3]' (FDRE) to 'VBUF_reg[16][4]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[16][4]' (FDRE) to 'VBUF_reg[16][5]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[16][5]' (FDRE) to 'VBUF_reg[16][6]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[16][6]' (FDRE) to 'VBUF_reg[16][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[16][7] )
INFO: [Synth 8-3886] merging instance 'VBUF_reg[17][0]' (FDRE) to 'VBUF_reg[17][1]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[17][1]' (FDRE) to 'VBUF_reg[17][2]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[17][2]' (FDRE) to 'VBUF_reg[17][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[17][3] )
INFO: [Synth 8-3886] merging instance 'VBUF_reg[17][4]' (FDSE) to 'VBUF_reg[17][5]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[17][5]' (FDSE) to 'VBUF_reg[17][6]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[17][6]' (FDSE) to 'VBUF_reg[17][7]'
DSP Report: Generating DSP addr_r_reg, operation Mode is: (C+(A:0x3e8)*B)'.
DSP Report: register addr_r_reg is absorbed into DSP addr_r_reg.
DSP Report: operator addr_r0 is absorbed into DSP addr_r_reg.
DSP Report: operator addr_r1 is absorbed into DSP addr_r_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[12][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[12][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[12][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[12][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[12][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[12][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[12][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[14][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[14][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[14][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[14][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[14][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[14][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[14][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[14][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[18][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[18][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[18][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[18][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[18][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[18][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[18][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[18][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[19][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[19][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[19][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[19][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[19][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[19][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[19][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[19][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[20][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[20][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[20][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[20][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[20][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[20][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[20][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[20][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[21][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[21][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[21][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[21][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[21][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[21][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[21][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[21][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[22][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[22][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[22][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[22][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[22][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[22][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[22][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[22][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[23][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[23][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[23][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[23][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[23][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[23][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[23][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[23][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[39][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[39][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[39][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[39][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[39][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[39][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[39][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[39][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[1042][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[1042][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[1042][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[1042][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[1042][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[1042][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[1042][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[1042][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[1043][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[1043][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[1043][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[1043][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[1043][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[1043][5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[16]) is unused and will be removed from module checksum.
INFO: [Synth 8-3886] merging instance 'data_pipe_reg[17][0]' (FD) to 'data_pipe_reg[17][1]'
INFO: [Synth 8-3886] merging instance 'data_pipe_reg[17][1]' (FD) to 'data_pipe_reg[17][2]'
INFO: [Synth 8-3886] merging instance 'data_pipe_reg[17][2]' (FD) to 'data_pipe_reg[17][3]'
INFO: [Synth 8-3886] merging instance 'data_pipe_reg[17][3]' (FD) to 'data_pipe_reg[17][4]'
INFO: [Synth 8-3886] merging instance 'data_pipe_reg[17][4]' (FD) to 'data_pipe_reg[17][5]'
INFO: [Synth 8-3886] merging instance 'data_pipe_reg[17][5]' (FD) to 'data_pipe_reg[17][6]'
INFO: [Synth 8-3886] merging instance 'data_pipe_reg[17][6]' (FD) to 'data_pipe_reg[17][7]'
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'VBUF_reg[9][0]' (FDSE) to 'VBUF_reg[9][4]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[9][1]' (FDRE) to 'VBUF_reg[9][2]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[9][2]' (FDRE) to 'VBUF_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[9][3]' (FDRE) to 'VBUF_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[9][5]' (FDRE) to 'VBUF_reg[9][6]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[9][6]' (FDRE) to 'VBUF_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[16][0]' (FDSE) to 'VBUF_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[16][2]' (FDRE) to 'VBUF_reg[16][3]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[16][3]' (FDRE) to 'VBUF_reg[16][4]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[16][4]' (FDRE) to 'VBUF_reg[16][5]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[16][5]' (FDRE) to 'VBUF_reg[16][6]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[16][6]' (FDRE) to 'VBUF_reg[16][7]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[17][0]' (FDRE) to 'VBUF_reg[17][1]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[17][1]' (FDRE) to 'VBUF_reg[17][2]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[17][2]' (FDRE) to 'VBUF_reg[17][3]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[17][4]' (FDSE) to 'VBUF_reg[17][5]'
INFO: [Synth 8-3886] merging instance 'VBUF_reg[17][5]' (FDSE) to 'VBUF_reg[17][6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:47 ; elapsed = 00:10:52 . Memory (MB): peak = 2946.508 ; gain = 1663.500 ; free physical = 52342 ; free virtual = 122113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|recv_image__GB4 | (A:0x3e8)*B2     | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|recv_image      | (C+(A:0x3e8)*B)' | 9      | 10     | 10     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |ping__GB0         |           1|      1245|
|2     |ping__GB1         |           1|      6001|
|3     |ping__GB2         |           1|      1217|
|4     |ping__GB3         |           1|      1852|
|5     |ping__GB4         |           1|      1282|
|6     |ping__GB5         |           1|      1263|
|7     |ping__GB6         |           1|       605|
|8     |ping__GB7         |           1|      1309|
|9     |ping__GB8         |           1|      2376|
|10    |ping__GB9         |           1|      1579|
|11    |ping__GB10        |           1|      1114|
|12    |ping__GB11        |           1|     10876|
|13    |ping__GB12        |           1|      1652|
|14    |recv_image__GB0   |           1|      3208|
|15    |recv_image__GB1   |           1|      6354|
|16    |recv_image__GB2   |           1|      1512|
|17    |recv_image__GB3   |           1|      1008|
|18    |recv_image__GB4   |           1|     13040|
|19    |recv_image__GB5   |           1|      2362|
|20    |recv_image__GB6   |           1|      1008|
|21    |recv_image__GB7   |           1|      1008|
|22    |recv_image__GB8   |           1|      1008|
|23    |recv_image__GB9   |           1|      2048|
|24    |recv_image__GB10  |           1|      1077|
|25    |recv_image__GB11  |           1|      1649|
|26    |recv_image__GB12  |           1|      1025|
|27    |recv_image__GB13  |           1|       698|
|28    |trans_image__GB0  |           1|      8067|
|29    |trans_image__GB1  |           1|      1512|
|30    |trans_image__GB2  |           1|      1683|
|31    |trans_image__GB3  |           1|      1008|
|32    |trans_image__GB4  |           1|     15303|
|33    |trans_image__GB5  |           1|      2331|
|34    |trans_image__GB6  |           1|      1008|
|35    |trans_image__GB7  |           1|      1008|
|36    |trans_image__GB8  |           1|      1008|
|37    |trans_image__GB9  |           1|      1536|
|38    |trans_image__GB10 |           1|      2048|
|39    |trans_image__GB11 |           1|      1024|
|40    |trans_image__GB12 |           1|       696|
|41    |trans_image__GB13 |           1|      2924|
|42    |trans_image__GB14 |           1|      1008|
|43    |trans_image__GB15 |           1|      1008|
|44    |trans_image__GB16 |           1|      1024|
|45    |trans_image__GB17 |           1|      1548|
|46    |trans_image__GB18 |           1|      9311|
|47    |Arbiter__GC0      |           1|      2539|
|48    |TOP__GC0          |           1|       626|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth_clkgen/rxck_0deg' to pin 'eth_clkgen/bbstub_rxck_0deg/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth_clkgen/rxck_180deg' to pin 'eth_clkgen/bbstub_rxck_180deg/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth_clkgen/rxck_90deg' to pin 'eth_clkgen/bbstub_rxck_90deg/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:59 ; elapsed = 00:11:08 . Memory (MB): peak = 2946.508 ; gain = 1663.500 ; free physical = 52080 ; free virtual = 121964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (2347.0/oG.CP 160.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:42 ; elapsed = 00:12:54 . Memory (MB): peak = 2946.508 ; gain = 1663.500 ; free physical = 51880 ; free virtual = 121772
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |ping__GB3         |           1|      1852|
|2     |ping__GB7         |           1|      1309|
|3     |ping__GB12        |           1|      1652|
|4     |recv_image__GB0   |           1|      3208|
|5     |recv_image__GB1   |           1|      6354|
|6     |recv_image__GB2   |           1|      1512|
|7     |recv_image__GB3   |           1|      1008|
|8     |recv_image__GB4   |           1|     13023|
|9     |recv_image__GB5   |           1|      2362|
|10    |recv_image__GB6   |           1|      1008|
|11    |recv_image__GB7   |           1|      1008|
|12    |recv_image__GB8   |           1|      1008|
|13    |recv_image__GB9   |           1|      2048|
|14    |recv_image__GB10  |           1|      1077|
|15    |recv_image__GB11  |           1|      1649|
|16    |recv_image__GB12  |           1|      1025|
|17    |recv_image__GB13  |           1|       698|
|18    |trans_image__GB0  |           1|      8067|
|19    |trans_image__GB1  |           1|      1512|
|20    |trans_image__GB2  |           1|      1670|
|21    |trans_image__GB3  |           1|      1008|
|22    |trans_image__GB4  |           1|     15302|
|23    |trans_image__GB5  |           1|        46|
|24    |trans_image__GB10 |           1|      2048|
|25    |trans_image__GB13 |           1|      2904|
|26    |trans_image__GB14 |           1|      1008|
|27    |trans_image__GB15 |           1|      1008|
|28    |trans_image__GB16 |           1|      1024|
|29    |trans_image__GB17 |           1|      1545|
|30    |trans_image__GB18 |           1|      9304|
|31    |Arbiter__GC0      |           1|      2539|
|32    |TOP__GC0          |           1|       626|
|33    |ping_GT0          |           1|     20498|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_6' in module 'trans_image' to reference 'trans_image__GC' which has no pins
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:09 ; elapsed = 00:13:22 . Memory (MB): peak = 2946.508 ; gain = 1663.500 ; free physical = 51135 ; free virtual = 121047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |ping__GB3         |           1|       840|
|2     |ping__GB7         |           1|       501|
|3     |ping__GB12        |           1|       837|
|4     |recv_image__GB0   |           1|      2120|
|5     |recv_image__GB1   |           1|      5779|
|6     |recv_image__GB2   |           1|       696|
|7     |recv_image__GB3   |           1|       464|
|8     |recv_image__GB4   |           1|     11447|
|9     |recv_image__GB5   |           1|      1057|
|10    |recv_image__GB6   |           1|       464|
|11    |recv_image__GB7   |           1|       464|
|12    |recv_image__GB8   |           1|       464|
|13    |recv_image__GB9   |           1|       960|
|14    |recv_image__GB10  |           1|       452|
|15    |recv_image__GB11  |           1|       833|
|16    |recv_image__GB12  |           1|       481|
|17    |recv_image__GB13  |           1|       324|
|18    |trans_image__GB0  |           1|      6602|
|19    |trans_image__GB1  |           1|       696|
|20    |trans_image__GB2  |           1|       768|
|21    |trans_image__GB3  |           1|       464|
|22    |trans_image__GB4  |           1|     14382|
|23    |trans_image__GB5  |           1|        26|
|24    |trans_image__GB10 |           1|       960|
|25    |trans_image__GB13 |           1|      1721|
|26    |trans_image__GB14 |           1|       464|
|27    |trans_image__GB15 |           1|       464|
|28    |trans_image__GB16 |           1|       480|
|29    |trans_image__GB17 |           1|       729|
|30    |trans_image__GB18 |           1|      8356|
|31    |Arbiter__GC0      |           1|      1288|
|32    |TOP__GC0          |           1|       344|
|33    |ping_GT0          |           1|      9394|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin d_csum_cnt_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin d_csum_cnt_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin d_csum_cnt_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin d_csum_cnt_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin d_csum_cnt_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin d_csum_cnt_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin d_csum_cnt_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin d_csum_cnt_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin d_csum_cnt_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin d_csum_cnt_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin d_csum_cnt_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin csum_ok_inferred:in0 to constant 0
CRITICAL WARNING: [Synth 8-6030] Inout pin 'ETH_RST_B' is read and/or written without using tristate logic. Proper direction of connection may be wrongly inferred. Please use specific direction to avoid any incorrect logic issue [/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.srcs/sources_1/TOP.sv:22]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:21 ; elapsed = 00:13:35 . Memory (MB): peak = 2946.508 ; gain = 1663.500 ; free physical = 51155 ; free virtual = 121147
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:21 ; elapsed = 00:13:35 . Memory (MB): peak = 2946.508 ; gain = 1663.500 ; free physical = 51155 ; free virtual = 121147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:30 ; elapsed = 00:13:45 . Memory (MB): peak = 2946.508 ; gain = 1663.500 ; free physical = 51160 ; free virtual = 121151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|trans_image | d_img_cnt_reg[2][9] | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |image_RAM     |         1|
|2     |queue         |         1|
|3     |ETH_CLKGEN    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |ETH_CLKGEN |     1|
|2     |image_RAM  |     1|
|3     |queue      |     1|
|4     |CARRY4     |    59|
|5     |DSP48E1    |     1|
|6     |DSP48E1_1  |     1|
|7     |IDDR       |     5|
|8     |LUT1       |   237|
|9     |LUT2       |   660|
|10    |LUT3       |   804|
|11    |LUT4       |  1476|
|12    |LUT5       |  1682|
|13    |LUT6       | 16707|
|14    |MUXF7      |  4613|
|15    |MUXF8      |  2135|
|16    |ODDR       |     6|
|17    |SRL16E     |    10|
|18    |FDPE       |     8|
|19    |FDRE       | 46853|
|20    |FDSE       |   181|
|21    |LD         |    11|
|22    |IBUF       |    18|
|23    |OBUF       |    25|
|24    |OBUFT      |    17|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------+------------+------+
|      |Instance             |Module      |Cells |
+------+---------------------+------------+------+
|1     |top                  |            | 75562|
|2     |  R_Arbiter          |Arbiter     | 75158|
|3     |    ping             |ping        | 11491|
|4     |      checksum       |checksum__1 |    96|
|5     |    recv_image       |recv_image  | 26096|
|6     |      recv_checksum  |checksum__2 |    96|
|7     |    trans_image      |trans_image | 36206|
|8     |      trans_checksum |checksum    |    96|
|9     |    crc_ge           |CRC_ge__1   |    75|
|10    |    arp              |ARP         |   499|
|11    |  rgmii2gmii         |RGMII2GMII  |    15|
|12    |  gmii2rgmii         |GMII2RGMII  |     6|
|13    |  rstgen125          |RSTGEN__1   |     9|
|14    |  T_Arbiter          |T_Arbiter   |   302|
|15    |    T_crc_ge         |CRC_ge      |    75|
+------+---------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:30 ; elapsed = 00:13:45 . Memory (MB): peak = 2946.508 ; gain = 1663.500 ; free physical = 51160 ; free virtual = 121151
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 125 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:52 ; elapsed = 00:11:43 . Memory (MB): peak = 2946.508 ; gain = 1274.586 ; free physical = 54413 ; free virtual = 124404
Synthesis Optimization Complete : Time (s): cpu = 00:11:31 ; elapsed = 00:13:49 . Memory (MB): peak = 2946.508 ; gain = 1663.500 ; free physical = 54448 ; free virtual = 124405
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6849 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
626 Infos, 290 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:43 ; elapsed = 00:14:01 . Memory (MB): peak = 2970.520 ; gain = 1722.977 ; free physical = 54560 ; free virtual = 124516
INFO: [Common 17-1381] The checkpoint '/home/moikawa/proj_Mitsuhashi/NexysVideo_UdpTest/UDP.runs/synth_2/TOP.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2994.531 ; gain = 24.012 ; free physical = 54555 ; free virtual = 124518
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2994.531 ; gain = 0.000 ; free physical = 54553 ; free virtual = 124516
INFO: [Common 17-206] Exiting Vivado at Wed Jan 16 13:00:51 2019...
