Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb 19 16:46:42 2021
| Host         : DESKTOP-P7J4UQ2 running 64-bit major release  (build 9200)
| Command      : report_drc -file stepper_motor_dig_top_drc_routed.rpt -pb stepper_motor_dig_top_drc_routed.pb -rpx stepper_motor_dig_top_drc_routed.rpx
| Design       : stepper_motor_dig_top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_stepper_motor_dig_top
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5
+----------+----------+--------------------------+------------+
| Rule     | Severity | Description              | Violations |
+----------+----------+--------------------------+------------+
| BUFC-1   | Warning  | Input Buffer Connections | 4          |
| PDRC-153 | Warning  | Gated clock check        | 1          |
+----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer exp_iobuf[1].i_iobufn/IBUF (in exp_iobuf[1].i_iobufn macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer exp_iobuf[2].i_iobufn/IBUF (in exp_iobuf[2].i_iobufn macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#3 Warning
Input Buffer Connections  
Input buffer exp_iobuf[3].i_iobufn/IBUF (in exp_iobuf[3].i_iobufn macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#4 Warning
Input Buffer Connections  
Input buffer exp_iobuf[4].i_iobufn/IBUF (in exp_iobuf[4].i_iobufn macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net i_step_changer/step_type_inferred__0/i__n_0 is a gated clock net sourced by a combinational pin i_step_changer/step_type_inferred__0/i_/O, cell i_step_changer/step_type_inferred__0/i_. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


