A_pc_0_0.v,verilog,xil_defaultlib,../../../bd/A/ip/A_pc_0_0/sim/A_pc_0_0.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A_control_unit_0_0.v,verilog,xil_defaultlib,../../../bd/A/ip/A_control_unit_0_0/sim/A_control_unit_0_0.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A_irom_0_0.v,verilog,xil_defaultlib,../../../bd/A/ip/A_irom_0_0/sim/A_irom_0_0.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A_regfile_0_0.v,verilog,xil_defaultlib,../../../bd/A/ip/A_regfile_0_0/sim/A_regfile_0_0.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A_alu_0_0.v,verilog,xil_defaultlib,../../../bd/A/ip/A_alu_0_0/sim/A_alu_0_0.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/A/ip/A_processing_system7_0_0/sim/A_processing_system7_0_0.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/A/ip/A_proc_sys_reset_0_0/sim/A_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/A/ip/A_xlconstant_0_0/sim/A_xlconstant_0_0.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A_xlconstant_0_1.v,verilog,xil_defaultlib,../../../bd/A/ip/A_xlconstant_0_1/sim/A_xlconstant_0_1.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A_xlconstant_0_2.v,verilog,xil_defaultlib,../../../bd/A/ip/A_xlconstant_0_2/sim/A_xlconstant_0_2.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/A/ip/A_util_vector_logic_0_0/sim/A_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A_alu_b_mux_0_0.v,verilog,xil_defaultlib,../../../bd/A/ip/A_alu_b_mux_0_0/sim/A_alu_b_mux_0_0.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A_mem_or_alu_mux_0_0.v,verilog,xil_defaultlib,../../../bd/A/ip/A_mem_or_alu_mux_0_0/sim/A_mem_or_alu_mux_0_0.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A_uram_0_0.v,verilog,xil_defaultlib,../../../bd/A/ip/A_uram_0_0/sim/A_uram_0_0.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A_stack_unit_0_0.v,verilog,xil_defaultlib,../../../bd/A/ip/A_stack_unit_0_0/sim/A_stack_unit_0_0.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A_pc_jump_offset_0_0.v,verilog,xil_defaultlib,../../../bd/A/ip/A_pc_jump_offset_0_0/sim/A_pc_jump_offset_0_0.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
A.v,verilog,xil_defaultlib,../../../bd/A/sim/A.v,incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="$ref_dir/../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl"incdir="../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
