Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov 23 14:43:30 2021
| Host         : c5b5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab4_wrapper_timing_summary_routed.rpt -pb lab4_wrapper_timing_summary_routed.pb -rpx lab4_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.037        0.000                      0                 1866        0.053        0.000                      0                 1866        3.520        0.000                       0                   865  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk                          {0.000 5.000}        10.000          100.000         
clk_fpga_0                   {0.000 4.500}        9.000           111.111         
lab4_i/gen_fun_top_0/U0/clk  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                            7.845        0.000                       0                     1  
clk_fpga_0                         3.037        0.000                      0                 1522        0.053        0.000                      0                 1522        3.520        0.000                       0                   700  
lab4_i/gen_fun_top_0/U0/clk        6.122        0.000                      0                  318        0.128        0.000                      0                  318        4.020        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.326        0.000                      0                   26        0.677        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 2.319ns (39.199%)  route 3.597ns (60.801%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 11.659 - 9.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.653     2.947    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X34Y99         FDRE                                         r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.478     3.425 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.019     4.444    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y95         LUT3 (Prop_lut3_I1_O)        0.301     4.745 f  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.320     5.065    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.189 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.625     5.814    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.116     5.930 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.822     6.753    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.081 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.081    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.721 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.810     8.531    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X34Y95         LUT3 (Prop_lut3_I0_O)        0.332     8.863 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.863    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X34Y95         FDRE                                         r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.480    11.659    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y95         FDRE                                         r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.262    11.921    
                         clock uncertainty           -0.140    11.781    
    SLICE_X34Y95         FDRE (Setup_fdre_C_D)        0.118    11.899    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.899    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg0_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.642ns (12.599%)  route 4.454ns (87.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 11.705 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         3.651     8.074    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance_n_0
    SLICE_X29Y99         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg0_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.526    11.705    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y99         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
                         clock pessimism              0.229    11.934    
                         clock uncertainty           -0.140    11.794    
    SLICE_X29Y99         FDRE (Setup_fdre_C_R)       -0.429    11.365    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg0_reg[17]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg0_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.642ns (12.599%)  route 4.454ns (87.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 11.705 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         3.651     8.074    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance_n_0
    SLICE_X29Y99         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg0_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.526    11.705    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y99         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                         clock pessimism              0.229    11.934    
                         clock uncertainty           -0.140    11.794    
    SLICE_X29Y99         FDRE (Setup_fdre_C_R)       -0.429    11.365    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg0_reg[18]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.642ns (12.624%)  route 4.443ns (87.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 11.704 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         3.641     8.063    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance_n_0
    SLICE_X28Y96         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.525    11.704    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.229    11.933    
                         clock uncertainty           -0.140    11.793    
    SLICE_X28Y96         FDRE (Setup_fdre_C_R)       -0.429    11.364    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.642ns (12.624%)  route 4.443ns (87.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 11.704 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         3.641     8.063    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance_n_0
    SLICE_X28Y96         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.525    11.704    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.229    11.933    
                         clock uncertainty           -0.140    11.793    
    SLICE_X28Y96         FDRE (Setup_fdre_C_R)       -0.429    11.364    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.642ns (12.624%)  route 4.443ns (87.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 11.704 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         3.641     8.063    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance_n_0
    SLICE_X28Y96         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.525    11.704    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.229    11.933    
                         clock uncertainty           -0.140    11.793    
    SLICE_X28Y96         FDRE (Setup_fdre_C_R)       -0.429    11.364    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.642ns (12.624%)  route 4.443ns (87.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 11.704 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         3.641     8.063    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance_n_0
    SLICE_X28Y96         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.525    11.704    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.229    11.933    
                         clock uncertainty           -0.140    11.793    
    SLICE_X28Y96         FDRE (Setup_fdre_C_R)       -0.429    11.364    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 2.098ns (37.773%)  route 3.456ns (62.227%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 11.659 - 9.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.653     2.947    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X34Y99         FDRE                                         r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.478     3.425 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.019     4.444    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y95         LUT3 (Prop_lut3_I1_O)        0.301     4.745 f  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.320     5.065    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.189 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.625     5.814    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.116     5.930 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.818     6.749    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.077 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.077    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.501 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.674     8.174    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X34Y95         LUT3 (Prop_lut3_I0_O)        0.327     8.501 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.501    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X34Y95         FDRE                                         r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.480    11.659    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y95         FDRE                                         r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.262    11.921    
                         clock uncertainty           -0.140    11.781    
    SLICE_X34Y95         FDRE (Setup_fdre_C_D)        0.118    11.899    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.899    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.642ns (12.939%)  route 4.320ns (87.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 11.705 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         3.517     7.940    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance_n_0
    SLICE_X28Y98         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.526    11.705    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                         clock pessimism              0.229    11.934    
                         clock uncertainty           -0.140    11.794    
    SLICE_X28Y98         FDRE (Setup_fdre_C_R)       -0.429    11.365    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg1_reg[16]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.642ns (12.939%)  route 4.320ns (87.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 11.705 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         3.517     7.940    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance_n_0
    SLICE_X28Y98         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.526    11.705    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                         clock pessimism              0.229    11.934    
                         clock uncertainty           -0.140    11.794    
    SLICE_X28Y98         FDRE (Setup_fdre_C_R)       -0.429    11.365    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  3.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.577     0.913    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y97         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.110     1.164    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X30Y96         SRLC32E                                      r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.844     1.210    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.858%)  route 0.119ns (48.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.576     0.912    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y93         FDRE                                         r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.119     1.158    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y92         SRLC32E                                      r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.842     1.208    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.074    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.605%)  route 0.175ns (55.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.575     0.911    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.175     1.227    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X26Y91         SRLC32E                                      r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.842     1.208    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.577     0.913    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y98         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg2_reg[26]/Q
                         net (fo=1, routed)           0.054     1.108    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg2[26]
    SLICE_X30Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.153 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.153    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X30Y98         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.845     1.211    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y98         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121     1.047    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.576     0.912    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y95         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.167     1.219    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X30Y93         SRLC32E                                      r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.844     1.210    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.558     0.894    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y94         FDRE                                         r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.091    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]
    SLICE_X34Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.136 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[0]_i_1/O
                         net (fo=1, routed)           0.000     1.136    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[0]
    SLICE_X34Y94         FDRE                                         r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.825     1.191    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y94         FDRE                                         r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.120     1.027    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.576     0.912    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.119     1.172    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X26Y97         SRLC32E                                      r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.844     1.210    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.063    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.786%)  route 0.203ns (49.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.659     0.995    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y100        FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg2_reg[17]/Q
                         net (fo=1, routed)           0.203     1.362    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg2[17]
    SLICE_X30Y97         LUT6 (Prop_lut6_I5_O)        0.045     1.407 r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     1.407    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X30Y97         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.845     1.211    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y97         FDRE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y97         FDRE (Hold_fdre_C_D)         0.120     1.296    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.475%)  route 0.191ns (57.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.659     0.995    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.191     1.327    lab4_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  lab4_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.885     1.251    lab4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    lab4_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.253%)  route 0.193ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.659     0.995    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.193     1.329    lab4_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  lab4_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.885     1.251    lab4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    lab4_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.500 }
Period(ns):         9.000
Sources:            { lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         9.000       6.845      BUFGCTRL_X0Y16  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         9.000       8.000      SLICE_X32Y78    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_clk_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         9.000       8.000      SLICE_X30Y78    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_clk_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         9.000       8.000      SLICE_X31Y78    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_clk_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         9.000       8.000      SLICE_X31Y78    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_clk_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X27Y91    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X31Y94    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X31Y94    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X31Y94    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X31Y94    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X30Y93    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X30Y93    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X30Y93    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X30Y93    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X30Y94    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X30Y94    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.500       3.520      SLICE_X34Y97    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.500       3.520      SLICE_X26Y98    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.500       3.520      SLICE_X26Y98    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X30Y94    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X26Y88    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X26Y95    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X26Y91    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X26Y95    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X26Y88    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X26Y95    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X26Y95    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X26Y88    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X26Y88    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X26Y91    lab4_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lab4_i/gen_fun_top_0/U0/clk
  To Clock:  lab4_i/gen_fun_top_0/U0/clk

Setup :            0  Failing Endpoints,  Worst Slack        6.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@10.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.773ns (23.781%)  route 2.477ns (76.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 11.652 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.835     1.835    lab4_i/gen_fun_top_0/U0/clk
    SLICE_X0Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     2.313 r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.198    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.295     3.493 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.592     5.085    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X4Y38          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.652    11.652    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y38          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/C
                         clock pessimism              0.115    11.767    
                         clock uncertainty           -0.035    11.732    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.524    11.208    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@10.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.773ns (23.781%)  route 2.477ns (76.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 11.652 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.835     1.835    lab4_i/gen_fun_top_0/U0/clk
    SLICE_X0Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     2.313 r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.198    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.295     3.493 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.592     5.085    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X4Y38          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.652    11.652    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y38          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]/C
                         clock pessimism              0.115    11.767    
                         clock uncertainty           -0.035    11.732    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.524    11.208    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@10.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.773ns (23.781%)  route 2.477ns (76.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 11.652 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.835     1.835    lab4_i/gen_fun_top_0/U0/clk
    SLICE_X0Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     2.313 r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.198    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.295     3.493 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.592     5.085    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X4Y38          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.652    11.652    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y38          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]/C
                         clock pessimism              0.115    11.767    
                         clock uncertainty           -0.035    11.732    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.524    11.208    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@10.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.773ns (23.781%)  route 2.477ns (76.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 11.652 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.835     1.835    lab4_i/gen_fun_top_0/U0/clk
    SLICE_X0Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     2.313 r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.198    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.295     3.493 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.592     5.085    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X4Y38          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.652    11.652    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y38          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]/C
                         clock pessimism              0.115    11.767    
                         clock uncertainty           -0.035    11.732    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.524    11.208    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@10.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.773ns (24.858%)  route 2.337ns (75.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.835     1.835    lab4_i/gen_fun_top_0/U0/clk
    SLICE_X0Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     2.313 r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.198    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.295     3.493 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.451     4.945    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X4Y39          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.653    11.653    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y39          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[4]/C
                         clock pessimism              0.115    11.768    
                         clock uncertainty           -0.035    11.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.524    11.209    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[4]
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@10.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.773ns (24.858%)  route 2.337ns (75.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.835     1.835    lab4_i/gen_fun_top_0/U0/clk
    SLICE_X0Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     2.313 r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.198    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.295     3.493 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.451     4.945    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X4Y39          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.653    11.653    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y39          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[5]/C
                         clock pessimism              0.115    11.768    
                         clock uncertainty           -0.035    11.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.524    11.209    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[5]
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@10.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.773ns (24.858%)  route 2.337ns (75.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.835     1.835    lab4_i/gen_fun_top_0/U0/clk
    SLICE_X0Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     2.313 r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.198    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.295     3.493 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.451     4.945    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X4Y39          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.653    11.653    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y39          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[6]/C
                         clock pessimism              0.115    11.768    
                         clock uncertainty           -0.035    11.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.524    11.209    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[6]
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@10.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.773ns (24.858%)  route 2.337ns (75.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.835     1.835    lab4_i/gen_fun_top_0/U0/clk
    SLICE_X0Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     2.313 r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.198    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.295     3.493 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.451     4.945    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X4Y39          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.653    11.653    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y39          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[7]/C
                         clock pessimism              0.115    11.768    
                         clock uncertainty           -0.035    11.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.524    11.209    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[7]
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@10.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.773ns (24.897%)  route 2.332ns (75.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.835     1.835    lab4_i/gen_fun_top_0/U0/clk
    SLICE_X0Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     2.313 r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.198    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.295     3.493 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.447     4.940    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X4Y42          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.654    11.654    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y42          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[16]/C
                         clock pessimism              0.115    11.769    
                         clock uncertainty           -0.035    11.734    
    SLICE_X4Y42          FDRE (Setup_fdre_C_R)       -0.524    11.210    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[16]
  -------------------------------------------------------------------
                         required time                         11.210    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@10.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.773ns (24.897%)  route 2.332ns (75.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.835     1.835    lab4_i/gen_fun_top_0/U0/clk
    SLICE_X0Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     2.313 r  lab4_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.198    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.295     3.493 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.447     4.940    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X4Y42          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.654    11.654    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y42          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[17]/C
                         clock pessimism              0.115    11.769    
                         clock uncertainty           -0.035    11.734    
    SLICE_X4Y42          FDRE (Setup_fdre_C_R)       -0.524    11.210    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[17]
  -------------------------------------------------------------------
                         required time                         11.210    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  6.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@0.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.311%)  route 0.206ns (55.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     0.593    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y40          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     0.757 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/Q
                         net (fo=1, routed)           0.206     0.963    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[8]
    RAMB18_X0Y16         RAMB18E1                                     r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.905     0.905    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.652    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.835    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@0.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.622     0.622    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X3Y42          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     0.763 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[0]/Q
                         net (fo=4, routed)           0.099     0.862    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[0]
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.045     0.907 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.907    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[0]
    SLICE_X2Y42          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.892     0.892    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X2Y42          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[0]/C
                         clock pessimism             -0.257     0.635    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.120     0.755    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@0.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.588%)  route 0.168ns (54.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     0.593    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X9Y41          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.168     0.902    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/first_q[1]
    SLICE_X10Y41         SRL16E                                       r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.862     0.862    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X10Y41         SRL16E                                       r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
                         clock pessimism             -0.233     0.629    
    SLICE_X10Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.746    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 lab4_i/gen_fun_top_0/U0/enable_sinc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/enable_sinc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@0.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.624     0.624    lab4_i/gen_fun_top_0/U0/clk
    SLICE_X6Y47          FDRE                                         r  lab4_i/gen_fun_top_0/U0/enable_sinc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     0.788 r  lab4_i/gen_fun_top_0/U0/enable_sinc_reg[0]/Q
                         net (fo=1, routed)           0.056     0.843    lab4_i/gen_fun_top_0/U0/enable_sinc[0]
    SLICE_X6Y47          FDRE                                         r  lab4_i/gen_fun_top_0/U0/enable_sinc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.893     0.893    lab4_i/gen_fun_top_0/U0/clk
    SLICE_X6Y47          FDRE                                         r  lab4_i/gen_fun_top_0/U0/enable_sinc_reg[1]/C
                         clock pessimism             -0.269     0.624    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.060     0.684    lab4_i/gen_fun_top_0/U0/enable_sinc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 lab4_i/gen_fun_top_0/U0/da_control_unit/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/da_control_unit/CLK_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@0.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.623     0.623    lab4_i/gen_fun_top_0/U0/da_control_unit/clk
    SLICE_X1Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/da_control_unit/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     0.764 r  lab4_i/gen_fun_top_0/U0/da_control_unit/clk_counter_reg[0]/Q
                         net (fo=10, routed)          0.110     0.874    lab4_i/gen_fun_top_0/U0/da_control_unit/clk_counter[0]
    SLICE_X0Y45          LUT5 (Prop_lut5_I2_O)        0.045     0.919 r  lab4_i/gen_fun_top_0/U0/da_control_unit/CLK_OUT_i_1/O
                         net (fo=1, routed)           0.000     0.919    lab4_i/gen_fun_top_0/U0/da_control_unit/CLK_OUT_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/da_control_unit/CLK_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.893     0.893    lab4_i/gen_fun_top_0/U0/da_control_unit/clk
    SLICE_X0Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/da_control_unit/CLK_OUT_reg/C
                         clock pessimism             -0.257     0.636    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.120     0.756    lab4_i/gen_fun_top_0/U0/da_control_unit/CLK_OUT_reg
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@0.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.407%)  route 0.061ns (22.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.623     0.623    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.164     0.787 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[30]/Q
                         net (fo=2, routed)           0.061     0.848    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[30]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.045     0.893 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.893    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[11]
    SLICE_X5Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.892     0.892    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y45          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/C
                         clock pessimism             -0.256     0.636    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.092     0.728    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@0.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.533%)  route 0.208ns (58.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     0.592    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y39          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.148     0.740 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/Q
                         net (fo=1, routed)           0.208     0.948    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[3]
    RAMB18_X0Y16         RAMB18E1                                     r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.905     0.905    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.652    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129     0.781    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@0.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (41.021%)  route 0.213ns (58.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     0.593    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y40          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.148     0.741 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/Q
                         net (fo=1, routed)           0.213     0.953    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[5]
    RAMB18_X0Y16         RAMB18E1                                     r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.905     0.905    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.652    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     0.782    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@0.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.814%)  route 0.215ns (59.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     0.593    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y40          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.148     0.741 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/Q
                         net (fo=1, routed)           0.215     0.955    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[7]
    RAMB18_X0Y16         RAMB18E1                                     r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.905     0.905    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.652    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129     0.781    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by lab4_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab4_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_i/gen_fun_top_0/U0/clk rise@0.000ns - lab4_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.101%)  route 0.255ns (60.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     0.593    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y40          FDRE                                         r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     0.757 r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/Q
                         net (fo=1, routed)           0.255     1.012    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[6]
    RAMB18_X0Y16         RAMB18E1                                     r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock lab4_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.905     0.905    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.652    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.835    lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lab4_i/gen_fun_top_0/U0/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4_i/gen_fun_top_0/U0/clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y42   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y42   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y42   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y43   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y43   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y43   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y43   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y44   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y44   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[9]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y41  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y41  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y38   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y40   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y40   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y41   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[12]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y41  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y41  lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y42   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y42   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y42   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y45   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y45   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab4_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.642ns (21.224%)  route 2.383ns (78.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 11.644 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         1.581     6.003    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X37Y77         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.465    11.644    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X37Y77         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[10]/C
                         clock pessimism              0.229    11.873    
                         clock uncertainty           -0.140    11.733    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.405    11.328    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[10]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.642ns (21.224%)  route 2.383ns (78.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 11.644 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         1.581     6.003    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X37Y77         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.465    11.644    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X37Y77         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[11]/C
                         clock pessimism              0.229    11.873    
                         clock uncertainty           -0.140    11.733    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.405    11.328    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[11]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.642ns (21.224%)  route 2.383ns (78.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 11.644 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         1.581     6.003    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X37Y77         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.465    11.644    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X37Y77         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[4]/C
                         clock pessimism              0.229    11.873    
                         clock uncertainty           -0.140    11.733    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.405    11.328    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[4]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.642ns (21.224%)  route 2.383ns (78.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 11.644 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         1.581     6.003    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X37Y77         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.465    11.644    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X37Y77         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[5]/C
                         clock pessimism              0.229    11.873    
                         clock uncertainty           -0.140    11.733    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.405    11.328    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.642ns (21.224%)  route 2.383ns (78.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 11.644 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         1.581     6.003    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X36Y77         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.465    11.644    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X36Y77         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[6]/C
                         clock pessimism              0.229    11.873    
                         clock uncertainty           -0.140    11.733    
    SLICE_X36Y77         FDCE (Recov_fdce_C_CLR)     -0.319    11.414    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.642ns (21.224%)  route 2.383ns (78.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 11.644 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         1.581     6.003    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X36Y77         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.465    11.644    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X36Y77         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[7]/C
                         clock pessimism              0.229    11.873    
                         clock uncertainty           -0.140    11.733    
    SLICE_X36Y77         FDCE (Recov_fdce_C_CLR)     -0.319    11.414    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.642ns (21.224%)  route 2.383ns (78.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 11.644 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         1.581     6.003    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X36Y77         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.465    11.644    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X36Y77         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[8]/C
                         clock pessimism              0.229    11.873    
                         clock uncertainty           -0.140    11.733    
    SLICE_X36Y77         FDCE (Recov_fdce_C_CLR)     -0.319    11.414    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[8]
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.642ns (21.224%)  route 2.383ns (78.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 11.644 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         1.581     6.003    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X36Y77         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.465    11.644    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X36Y77         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[9]/C
                         clock pessimism              0.229    11.873    
                         clock uncertainty           -0.140    11.733    
    SLICE_X36Y77         FDCE (Recov_fdce_C_CLR)     -0.319    11.414    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[9]
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.642ns (23.520%)  route 2.088ns (76.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 11.645 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         1.285     5.708    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X34Y77         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.466    11.645    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X34Y77         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[0]/C
                         clock pessimism              0.229    11.874    
                         clock uncertainty           -0.140    11.734    
    SLICE_X34Y77         FDCE (Recov_fdce_C_CLR)     -0.319    11.415    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.642ns (23.520%)  route 2.088ns (76.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 11.645 - 9.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.684     2.978    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.802     4.298    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.422 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         1.285     5.708    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X34Y77         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.466    11.645    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X34Y77         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[1]/C
                         clock pessimism              0.229    11.874    
                         clock uncertainty           -0.140    11.734    
    SLICE_X34Y77         FDCE (Recov_fdce_C_CLR)     -0.319    11.415    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  5.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.797%)  route 0.409ns (66.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.566     0.902    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.290     1.356    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         0.119     1.520    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X29Y79         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.833     1.199    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X29Y79         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[5]/C
                         clock pessimism             -0.264     0.935    
    SLICE_X29Y79         FDCE (Remov_fdce_C_CLR)     -0.092     0.843    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.797%)  route 0.409ns (66.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.566     0.902    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.290     1.356    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         0.119     1.520    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X29Y79         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.833     1.199    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X29Y79         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[6]/C
                         clock pessimism             -0.264     0.935    
    SLICE_X29Y79         FDCE (Remov_fdce_C_CLR)     -0.092     0.843    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.209ns (28.714%)  route 0.519ns (71.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.566     0.902    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.290     1.356    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         0.229     1.629    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X29Y78         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.832     1.198    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X29Y78         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[0]/C
                         clock pessimism             -0.264     0.934    
    SLICE_X29Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.842    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.209ns (28.714%)  route 0.519ns (71.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.566     0.902    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.290     1.356    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         0.229     1.629    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X29Y78         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.832     1.198    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X29Y78         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[2]/C
                         clock pessimism             -0.264     0.934    
    SLICE_X29Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.842    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.209ns (28.714%)  route 0.519ns (71.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.566     0.902    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.290     1.356    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         0.229     1.629    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X29Y78         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.832     1.198    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X29Y78         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[3]/C
                         clock pessimism             -0.264     0.934    
    SLICE_X29Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.842    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.209ns (28.714%)  route 0.519ns (71.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.566     0.902    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.290     1.356    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         0.229     1.629    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X29Y78         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.832     1.198    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X29Y78         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[4]/C
                         clock pessimism             -0.264     0.934    
    SLICE_X29Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.842    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.544%)  route 0.523ns (71.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.566     0.902    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.290     1.356    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         0.233     1.634    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X28Y78         FDPE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.832     1.198    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X28Y78         FDPE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_reg/C
                         clock pessimism             -0.264     0.934    
    SLICE_X28Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     0.839    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_reg
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_sclk_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.544%)  route 0.523ns (71.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.566     0.902    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.290     1.356    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         0.233     1.634    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X28Y78         FDPE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_sclk_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.832     1.198    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X28Y78         FDPE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_sclk_reg/C
                         clock pessimism             -0.264     0.934    
    SLICE_X28Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     0.839    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_sclk_reg
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_clk_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.774%)  route 0.572ns (73.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.566     0.902    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.290     1.356    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         0.281     1.682    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X30Y78         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_clk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.832     1.198    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X30Y78         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_clk_reg[1]/C
                         clock pessimism             -0.264     0.934    
    SLICE_X30Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.867    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.774%)  route 0.572ns (73.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.566     0.902    lab4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  lab4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.290     1.356    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aresetn
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/int_ncs_i_2/O
                         net (fo=196, routed)         0.281     1.682    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/AR[0]
    SLICE_X30Y78         FDCE                                         f  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.832     1.198    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/s00_axi_aclk
    SLICE_X30Y78         FDCE                                         r  lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[1]/C
                         clock pessimism             -0.264     0.934    
    SLICE_X30Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.867    lab4_i/AD_Converter_0/U0/AD_Converter_v1_0_S00_AXI_inst/AD_Converter_instance/count_ncs_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.816    





