Altera SOPC Builder Version 11.12 Build 259
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2020.12.15 14:45:26 (*) mk_custom_sdk starting
# 2020.12.15 14:45:26 (*) Reading project C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.ptf.

# 2020.12.15 14:45:26 (*) Finding all CPUs
# 2020.12.15 14:45:26 (*) Finding all available components
# 2020.12.15 14:45:26 (*) Reading C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/.sopc_builder/install.ptf

# 2020.12.15 14:45:26 (*) Found 63 components

# 2020.12.15 14:45:26 (*) Finding all peripherals

# 2020.12.15 14:45:26 (*) Finding software components

# 2020.12.15 14:45:26 (*) (Legacy SDK Generation Skipped)
# 2020.12.15 14:45:26 (*) (All TCL Script Generation Skipped)
# 2020.12.15 14:45:26 (*) (No Libraries Built)
# 2020.12.15 14:45:26 (*) (Contents Generation Skipped)
# 2020.12.15 14:45:26 (*) mk_custom_sdk finishing

# 2020.12.15 14:45:26 (*) Starting generation for system: mon_sopc.

.
.
..
.

# 2020.12.15 14:45:27 (*) Running Generator Program for cpu_0

# 2020.12.15 14:45:28 (*) Starting Nios II generation
# 2020.12.15 14:45:28 (*)   Checking for plaintext license.
# 2020.12.15 14:45:28 (*)   Couldn't query license setup in Quartus directory c:/altera/11.1sp2/quartus
# 2020.12.15 14:45:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
# 2020.12.15 14:45:28 (*)   LM_LICENSE_FILE environment variable is empty
# 2020.12.15 14:45:28 (*)   Plaintext license not found.
# 2020.12.15 14:45:28 (*)   No license required to generate encrypted Nios II/e.

# 2020.12.15 14:45:28 (*)   Getting CPU configuration settings
# 2020.12.15 14:45:28 (*)   Elaborating CPU configuration settings
# 2020.12.15 14:45:28 (*)   Creating all objects for CPU
# 2020.12.15 14:45:29 (*)   Generating HDL from CPU objects
# 2020.12.15 14:45:29 (*)   Creating plain-text HDL
# 2020.12.15 14:45:32 (*) Done Nios II generation

# 2020.12.15 14:45:32 (*) Running Generator Program for sram

# 2020.12.15 14:45:33 (*) Running Generator Program for jtag_uart_0

# 2020.12.15 14:45:34 (*) Running Generator Program for sysid

# 2020.12.15 14:45:34 (*) Running Generator Program for switchs_config


# 2020.12.15 14:45:35 (*) Making arbitration and system (top) modules.

# 2020.12.15 14:45:38 (*) Generating Quartus symbol for top level: mon_sopc

# 2020.12.15 14:45:38 (*) Symbol C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.bsf already exists, no need to regenerate
# 2020.12.15 14:45:38 (*) Creating command-line system-generation script: C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc_generation_script

# 2020.12.15 14:45:38 (*) Running setup for HDL simulator: modelsim


# 2020.12.15 14:45:39 (*) Completed generation for system: mon_sopc.
# 2020.12.15 14:45:39 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.ptf 
  System HDL Model : C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd 
  System Generation Script : C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc_generation_script 

# 2020.12.15 14:45:39 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
