#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov  5 14:14:07 2020
# Process ID: 9560
# Current directory: F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/design_1_wrapper.vds
# Journal file: F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls_5ev/vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls_5ev/hls/erosion'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx_2020.1/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu5ev-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Device 21-403] Loading part xczu5ev-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17048
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1622.281 ; gain = 78.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [F:/xilinx_2020.1/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [F:/xilinx_2020.1/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-6157] synthesizing module 'design_1' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:745]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:2610]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (2#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:2761]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 40 connections declared, but only 39 given [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:2761]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (3#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:2610]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (4#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:745]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_1_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:945]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1FDLJBY' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:1773]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1FDLJBY' (5#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:1773]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_NZRVUN' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:1898]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_NZRVUN' (6#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:1898]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1GFU8IL' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:2044]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1GFU8IL' (7#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:2044]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_N7UN3W' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:2176]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_N7UN3W' (8#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:2176]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_HS4N6K' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:2308]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (9#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_HS4N6K' (10#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:2308]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (11#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (12) of module 'design_1_xbar_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:1734]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (12) of module 'design_1_xbar_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:1738]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_1_0' (12#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:945]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_0' (13#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:426]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' has 44 connections declared, but only 43 given [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:426]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_0_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_0_0' (14#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_1_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_axis_subset_converter_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_1_0' (15#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_axis_subset_converter_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_tstrb' of module 'design_1_axis_subset_converter_1_0' is unconnected for instance 'axis_subset_converter_1' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:491]
WARNING: [Synth 8-7071] port 'm_axis_tid' of module 'design_1_axis_subset_converter_1_0' is unconnected for instance 'axis_subset_converter_1' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:491]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'design_1_axis_subset_converter_1_0' is unconnected for instance 'axis_subset_converter_1' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:491]
WARNING: [Synth 8-7023] instance 'axis_subset_converter_1' of module 'design_1_axis_subset_converter_1_0' has 20 connections declared, but only 17 given [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:491]
INFO: [Synth 8-6157] synthesizing module 'design_1_erosion_0_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_erosion_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_erosion_0_0' (16#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_erosion_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_mipi_csi2_rx_subsyst_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' (17#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_mipi_csi2_rx_subsyst_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rxbyteclkhs' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'clkoutphy_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'system_rst_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'pll_lock_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7023] instance 'mipi_csi2_rx_subsyst_0' of module 'design_1_mipi_csi2_rx_subsyst_0_0' has 39 connections declared, but only 35 given [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:530]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (18#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_150m' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:566]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_150m' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:566]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_150m' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:566]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_150m' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:566]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_v_demosaic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0' (19#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_v_demosaic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_v_gamma_lut_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0' (20#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_v_gamma_lut_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (21#1) [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (22#1) [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (23#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/.Xil/Vivado-9560-DESKTOP-AOVMD3L/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:658]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:658]
WARNING: [Synth 8-7071] port 'saxigp0_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:658]
WARNING: [Synth 8-7071] port 'saxigp0_arready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:658]
WARNING: [Synth 8-7071] port 'saxigp0_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:658]
WARNING: [Synth 8-7071] port 'saxigp0_rdata' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:658]
WARNING: [Synth 8-7071] port 'saxigp0_rresp' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:658]
WARNING: [Synth 8-7071] port 'saxigp0_rlast' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:658]
WARNING: [Synth 8-7071] port 'saxigp0_rvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:658]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 93 connections declared, but only 84 given [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:658]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (24#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (25#1) [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1680.297 ; gain = 136.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1698.215 ; gain = 154.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1698.215 ; gain = 154.488
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1710.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:4]
Finished Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_150m'
Finished Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_150m'
Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0'
WARNING: [Vivado 12-584] No ports matched ''. [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc:10]
Finished Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0'
Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_in_context.xdc] for cell 'design_1_i/v_demosaic_0'
Finished Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_in_context.xdc] for cell 'design_1_i/v_demosaic_0'
Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0_in_context.xdc] for cell 'design_1_i/v_gamma_lut_0'
Finished Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0_in_context.xdc] for cell 'design_1_i/v_gamma_lut_0'
Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Finished Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Finished Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/design_1_axis_subset_converter_1_0/design_1_axis_subset_converter_1_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_1'
Finished Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/design_1_axis_subset_converter_1_0/design_1_axis_subset_converter_1_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_1'
Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_erosion_0_0/design_1_erosion_0_0/design_1_erosion_0_0_in_context.xdc] for cell 'design_1_i/erosion_0'
Finished Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_erosion_0_0/design_1_erosion_0_0/design_1_erosion_0_0_in_context.xdc] for cell 'design_1_i/erosion_0'
Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/xbar'
Finished Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/xbar'
Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Finished Parsing XDC File [f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Parsing XDC File [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/mipi.xdc]
Finished Parsing XDC File [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/mipi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/mipi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/system.xdc]
Finished Parsing XDC File [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/system.xdc]
Parsing XDC File [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1776.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1776.320 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_vdma_0' at clock pin 'm_axi_s2mm_aclk' is different from the actual clock period '6.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/erosion_0' at clock pin 'ap_clk' is different from the actual clock period '6.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/mipi_csi2_rx_subsyst_0' at clock pin 'lite_aclk' is different from the actual clock period '6.750', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1777.273 ; gain = 233.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu5ev-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1777.273 ; gain = 233.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_n. (constraint file  f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_n. (constraint file  f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_p. (constraint file  f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_p. (constraint file  f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[0]. (constraint file  f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[0]. (constraint file  f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[1]. (constraint file  f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[1]. (constraint file  f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[0]. (constraint file  f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[0]. (constraint file  f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[1]. (constraint file  f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[1]. (constraint file  f:/course_s3_hls_5ev/vivado/07_erosion/erosion.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 22).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_150m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mipi_csi2_rx_subsyst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_demosaic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_gamma_lut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_subset_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_subset_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/erosion_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1777.273 ; gain = 233.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1777.273 ; gain = 233.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1777.273 ; gain = 233.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2420.203 ; gain = 876.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2420.352 ; gain = 876.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2439.965 ; gain = 896.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2446.754 ; gain = 903.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2446.754 ; gain = 903.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2446.754 ; gain = 903.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2446.754 ; gain = 903.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2446.754 ; gain = 903.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2446.754 ; gain = 903.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_auto_us_0                 |         1|
|2     |design_1_xbar_0                    |         1|
|3     |design_1_auto_pc_0                 |         1|
|4     |design_1_axi_vdma_0_0              |         1|
|5     |design_1_axis_subset_converter_0_0 |         1|
|6     |design_1_axis_subset_converter_1_0 |         1|
|7     |design_1_erosion_0_0               |         1|
|8     |design_1_mipi_csi2_rx_subsyst_0_0  |         1|
|9     |design_1_proc_sys_reset_0_0        |         1|
|10    |design_1_v_demosaic_0_0            |         1|
|11    |design_1_v_gamma_lut_0_0           |         1|
|12    |design_1_zynq_ultra_ps_e_0_0       |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_auto_pc                 |     1|
|2     |design_1_auto_us                 |     1|
|3     |design_1_axi_vdma_0              |     1|
|4     |design_1_axis_subset_converter_0 |     1|
|5     |design_1_axis_subset_converter_1 |     1|
|6     |design_1_erosion_0               |     1|
|7     |design_1_mipi_csi2_rx_subsyst_0  |     1|
|8     |design_1_proc_sys_reset_0        |     1|
|9     |design_1_v_demosaic_0            |     1|
|10    |design_1_v_gamma_lut_0           |     1|
|11    |design_1_xbar                    |     1|
|12    |design_1_zynq_ultra_ps_e_0       |     1|
|13    |IOBUF                            |     3|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2446.754 ; gain = 903.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2446.754 ; gain = 823.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2446.754 ; gain = 903.027
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2446.754 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2481.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2481.711 ; gain = 1408.270
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/course_s3_hls_5ev/vivado/07_erosion/erosion.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 14:15:01 2020...
