Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: I:/vivado_setup/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPUTest_behav --prj D:/Vivado_Project/CPU/CPU.sim/sim_1/behav/SingleCPUTest.prj xil_defaultlib.SingleCPUTest xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU/CPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU/CPU.srcs/sources_1/new/PCi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCi
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU/CPU.srcs/sources_1/new/Multiplexer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer5
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU/CPU.srcs/sources_1/new/Multiplexer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU/CPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU/CPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU/CPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU/CPU.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU/CPU.srcs/sim_1/new/SingleCPUTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPUTest
INFO: [VRFC 10-165] Analyzing Verilog file "I:/vivado_setup/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.Multiplexer5
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.PCi
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Multiplexer32
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.SingleCPUTest
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleCPUTest_behav
