# -------------------------------------------------------------------------- #
#
# Copyright (C) 2024  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
# Date created = 16:52:55  December 02, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		rv32i_fpga_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY rv32i_fpga
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 23.1STD.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:52:55  DECEMBER 02, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "23.1std.1 Lite Edition"
set_global_assignment -name SYSTEMVERILOG_FILE ../src/sum.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ru.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/pc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/muxrudata.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/muxnextpc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/muxaluB.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/muxaluA.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/monociclo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/immgen.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/im.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/hex_display_6.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/hex_decoder.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/fpga_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/edge_detector.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/dm.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/debouncer.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/cu.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/clock_divider.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/bru.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/alu.sv
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 896
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 6
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (SystemVerilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name TCL_SCRIPT_FILE Tcl_script1.tcl