=====
SETUP
0.292
17.987
18.279
spi_dshot_1/dshot_pre_divider_counter_4_s0
2.113
2.686
spi_dshot_1/n1181_s0
5.324
6.522
spi_dshot_1/dshot_counter_valueNext_3_s2
9.552
10.580
spi_dshot_1/dshot_counter_valueNext_6_s3
11.599
12.889
spi_dshot_1/dshot_counter_valueNext_7_s2
13.515
14.297
spi_dshot_1/dshot_counter_valueNext_10_s2
14.311
15.601
spi_dshot_1/dshot_counter_valueNext_10_s3
16.613
17.987
spi_dshot_1/dshot_counter_value_10_s0
17.987
=====
SETUP
0.782
17.498
18.279
spi_dshot_1/dshot_pre_divider_counter_4_s0
2.113
2.686
spi_dshot_1/n1181_s0
5.324
6.522
spi_dshot_1/dshot_counter_valueNext_3_s2
9.552
10.580
spi_dshot_1/dshot_counter_valueNext_6_s3
11.599
12.881
spi_dshot_1/dshot_counter_valueNext_9_s2
13.415
14.442
spi_dshot_1/dshot_counter_valueNext_14_s2
15.068
15.851
spi_dshot_1/dshot_counter_valueNext_14_s3
16.470
17.498
spi_dshot_1/dshot_counter_value_14_s0
17.498
=====
SETUP
1.387
16.892
18.279
spi_dshot_1/dshot_pre_divider_counter_4_s0
2.113
2.686
spi_dshot_1/n1181_s0
5.324
6.522
spi_dshot_1/dshot_counter_valueNext_3_s2
9.552
10.580
spi_dshot_1/dshot_counter_valueNext_6_s3
11.599
12.881
spi_dshot_1/dshot_counter_valueNext_9_s2
13.415
14.442
spi_dshot_1/dshot_counter_valueNext_14_s2
15.068
15.851
spi_dshot_1/dshot_counter_valueNext_15_s1
15.865
16.892
spi_dshot_1/dshot_counter_value_15_s0
16.892
=====
SETUP
1.486
16.794
18.279
spi_dshot_1/dshot_pre_divider_counter_4_s0
2.113
2.686
spi_dshot_1/n1181_s0
5.324
6.522
spi_dshot_1/dshot_counter_valueNext_3_s2
9.552
10.580
spi_dshot_1/dshot_counter_valueNext_6_s3
11.599
12.881
spi_dshot_1/dshot_counter_valueNext_9_s2
13.415
14.442
spi_dshot_1/dshot_counter_valueNext_12_s4
14.463
15.490
spi_dshot_1/dshot_counter_valueNext_12_s5
15.504
16.794
spi_dshot_1/dshot_counter_value_12_s0
16.794
=====
SETUP
1.486
16.794
18.279
spi_dshot_1/dshot_pre_divider_counter_4_s0
2.113
2.686
spi_dshot_1/n1181_s0
5.324
6.522
spi_dshot_1/dshot_counter_valueNext_3_s2
9.552
10.580
spi_dshot_1/dshot_counter_valueNext_6_s3
11.599
12.881
spi_dshot_1/dshot_counter_valueNext_9_s2
13.415
14.442
spi_dshot_1/dshot_counter_valueNext_12_s4
14.463
15.490
spi_dshot_1/dshot_counter_valueNext_13_s1
15.504
16.794
spi_dshot_1/dshot_counter_value_13_s0
16.794
=====
SETUP
1.492
16.788
18.279
spi_dshot_1/_zz_when_utils_l25_1_s0
2.113
2.686
spi_slave_ctrl/n166_s3
5.148
6.522
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s4
7.548
8.838
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s2
8.845
9.873
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s0
9.880
11.253
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s5
12.259
13.549
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_2_G[1]_s0
16.788
=====
SETUP
1.492
16.788
18.279
spi_dshot_1/_zz_when_utils_l25_1_s0
2.113
2.686
spi_slave_ctrl/n166_s3
5.148
6.522
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s4
7.548
8.838
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s2
8.845
9.873
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s0
9.880
11.253
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s5
12.259
13.549
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_1_G[1]_s0
16.788
=====
SETUP
1.882
16.397
18.279
spi_dshot_1/dshot_pre_divider_counter_4_s0
2.113
2.686
spi_dshot_1/n1181_s0
5.324
6.522
spi_dshot_1/dshot_counter_valueNext_3_s2
9.552
10.580
spi_dshot_1/dshot_counter_valueNext_6_s3
11.599
12.889
spi_dshot_1/dshot_counter_valueNext_7_s2
13.515
14.297
spi_dshot_1/dshot_counter_valueNext_10_s2
14.311
15.601
spi_dshot_1/dshot_counter_valueNext_11_s1
15.615
16.397
spi_dshot_1/dshot_counter_value_11_s0
16.397
=====
SETUP
2.496
15.783
18.279
spi_dshot_1/_zz_when_utils_l25_1_s0
2.113
2.686
spi_slave_ctrl/n166_s3
5.148
6.522
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s4
7.548
8.838
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s2
8.845
9.873
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s0
9.880
11.253
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s5
12.259
13.549
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_0_G[1]_s0
15.783
=====
SETUP
2.678
15.601
18.279
spi_dshot_1/dshot_pre_divider_counter_4_s0
2.113
2.686
spi_dshot_1/n1181_s0
5.324
6.522
spi_dshot_1/dshot_counter_valueNext_3_s2
9.552
10.580
spi_dshot_1/dshot_counter_valueNext_6_s3
11.599
12.889
spi_dshot_1/dshot_counter_valueNext_7_s2
13.515
14.297
spi_dshot_1/dshot_counter_valueNext_8_s1
14.311
15.601
spi_dshot_1/dshot_counter_value_8_s0
15.601
=====
SETUP
2.717
15.563
18.279
spi_dshot_1/regs_data_regs_data_RAMREG_0_G[7]_s11
2.113
2.686
spi_dshot_1/n1246_s0
5.530
6.836
spi_dshot_1/n1247_s0
6.836
6.908
spi_dshot_1/n1248_s0
6.908
6.979
spi_dshot_1/n1249_s0
6.979
7.050
spi_dshot_1/n1250_s0
7.050
7.121
spi_dshot_1/n1251_s0
7.121
7.193
spi_dshot_1/n1252_s0
7.193
7.264
spi_dshot_1/n1253_s0
7.264
7.335
spi_dshot_1/n1254_s0
7.335
7.406
spi_dshot_1/dshot_counter_willClear_s1
10.010
11.300
spi_dshot_1/dshot_counter_valueNext_4_s1
14.189
15.563
spi_dshot_1/dshot_counter_value_4_s0
15.563
=====
SETUP
2.789
15.490
18.279
spi_dshot_1/dshot_pre_divider_counter_4_s0
2.113
2.686
spi_dshot_1/n1181_s0
5.324
6.522
spi_dshot_1/dshot_counter_valueNext_3_s2
9.552
10.580
spi_dshot_1/dshot_counter_valueNext_6_s3
11.599
12.881
spi_dshot_1/dshot_counter_valueNext_9_s2
13.415
14.442
spi_dshot_1/dshot_counter_valueNext_9_s3
14.463
15.490
spi_dshot_1/dshot_counter_value_9_s0
15.490
=====
SETUP
2.871
15.854
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1
2.113
2.686
spi_dshot_1/regs_data_s4365
3.754
5.127
spi_dshot_1/regs_data_s4370
5.548
6.921
spi_dshot_1/dshot_trigers_shadow_7_s6
7.954
9.237
spi_dshot_1/dshot_trigers_shadow_7_s4
9.768
11.050
spi_dshot_1/dshot_trigers_7_s7
11.591
12.619
spi_dshot_1/regs_data_s4355
12.632
13.915
spi_dshot_1/regs_data_regs_data_RAMREG_10_G[10]_s11
15.854
=====
SETUP
2.871
15.854
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1
2.113
2.686
spi_dshot_1/regs_data_s4365
3.754
5.127
spi_dshot_1/regs_data_s4370
5.548
6.921
spi_dshot_1/dshot_trigers_shadow_7_s6
7.954
9.237
spi_dshot_1/dshot_trigers_shadow_7_s4
9.768
11.050
spi_dshot_1/dshot_trigers_7_s7
11.591
12.619
spi_dshot_1/regs_data_s4355
12.632
13.915
spi_dshot_1/regs_data_regs_data_RAMREG_10_G[3]_s11
15.854
=====
SETUP
2.871
15.854
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1
2.113
2.686
spi_dshot_1/regs_data_s4365
3.754
5.127
spi_dshot_1/regs_data_s4370
5.548
6.921
spi_dshot_1/dshot_trigers_shadow_7_s6
7.954
9.237
spi_dshot_1/dshot_trigers_shadow_7_s4
9.768
11.050
spi_dshot_1/dshot_trigers_7_s7
11.591
12.619
spi_dshot_1/regs_data_s4355
12.632
13.915
spi_dshot_1/regs_data_regs_data_RAMREG_10_G[1]_s11
15.854
=====
SETUP
2.878
15.847
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1
2.113
2.686
spi_dshot_1/regs_data_s4365
3.754
5.127
spi_dshot_1/regs_data_s4370
5.548
6.921
spi_dshot_1/dshot_trigers_shadow_7_s6
7.954
9.237
spi_dshot_1/dshot_trigers_shadow_7_s4
9.768
11.050
spi_dshot_1/dshot_trigers_7_s7
11.591
12.619
spi_dshot_1/regs_data_s4355
12.632
13.915
spi_dshot_1/regs_data_regs_data_RAMREG_10_G[14]_s11
15.847
=====
SETUP
2.878
15.847
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1
2.113
2.686
spi_dshot_1/regs_data_s4365
3.754
5.127
spi_dshot_1/regs_data_s4370
5.548
6.921
spi_dshot_1/dshot_trigers_shadow_7_s6
7.954
9.237
spi_dshot_1/dshot_trigers_shadow_7_s4
9.768
11.050
spi_dshot_1/dshot_trigers_7_s7
11.591
12.619
spi_dshot_1/regs_data_s4355
12.632
13.915
spi_dshot_1/regs_data_regs_data_RAMREG_10_G[7]_s11
15.847
=====
SETUP
2.893
15.386
18.279
spi_dshot_1/_zz_when_utils_l25_1_s0
2.113
2.686
spi_slave_ctrl/n166_s3
5.148
6.522
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s4
7.548
8.838
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s2
8.845
9.873
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s0
9.880
11.253
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s5
12.259
13.549
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_3_G[1]_s0
15.386
=====
SETUP
2.899
15.827
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1
2.113
2.686
spi_dshot_1/regs_data_s4365
3.754
5.127
spi_dshot_1/regs_data_s4370
5.548
6.921
spi_dshot_1/dshot_trigers_shadow_7_s6
7.954
9.237
spi_dshot_1/dshot_trigers_shadow_7_s4
9.768
11.050
spi_dshot_1/dshot_trigers_7_s7
11.591
12.619
spi_dshot_1/regs_data_s4355
12.632
13.915
spi_dshot_1/regs_data_regs_data_RAMREG_10_G[11]_s11
15.827
=====
SETUP
2.899
15.827
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1
2.113
2.686
spi_dshot_1/regs_data_s4365
3.754
5.127
spi_dshot_1/regs_data_s4370
5.548
6.921
spi_dshot_1/dshot_trigers_shadow_7_s6
7.954
9.237
spi_dshot_1/dshot_trigers_shadow_7_s4
9.768
11.050
spi_dshot_1/dshot_trigers_7_s7
11.591
12.619
spi_dshot_1/regs_data_s4355
12.632
13.915
spi_dshot_1/regs_data_regs_data_RAMREG_10_G[9]_s11
15.827
=====
SETUP
3.099
15.180
18.279
spi_dshot_1/_zz_when_utils_l25_1_s0
2.113
2.686
spi_slave_ctrl/n166_s3
5.148
6.522
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s4
7.548
8.838
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s2
8.845
9.873
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s0
9.880
11.253
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s5
12.259
13.549
spi_slave_ctrl/_zz_io_kind_cpha_s0
15.180
=====
SETUP
3.120
15.159
18.279
spi_dshot_1/_zz_when_utils_l25_1_s0
2.113
2.686
spi_dshot_1/n2123_s4
5.128
6.501
spi_dshot_1/n1678_s7
7.927
8.955
spi_dshot_1/n1678_s2
9.567
10.941
spi_dshot_1/n1610_s5
12.566
13.856
spi_dshot_1/n1611_s8
13.869
15.159
spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1
15.159
=====
SETUP
3.153
15.572
18.725
spi_dshot_1/_zz_when_utils_l25_1_s0
2.113
2.686
spi_dshot_1/n2123_s4
5.128
6.501
spi_dshot_1/n1678_s7
7.927
8.955
spi_dshot_1/n1678_s2
9.567
10.941
spi_dshot_1/n1610_s5
12.566
13.856
spi_dshot_1/n1610_s2
13.869
15.152
spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1
15.572
=====
SETUP
3.153
15.572
18.725
spi_dshot_1/_zz_when_utils_l25_1_s0
2.113
2.686
spi_dshot_1/n2123_s4
5.128
6.501
spi_dshot_1/n1678_s7
7.927
8.955
spi_dshot_1/n1678_s2
9.567
10.941
spi_dshot_1/n1610_s5
12.566
13.856
spi_dshot_1/n1610_s2
13.869
15.152
spi_dshot_1/spi_fsm_being_written_fsm_stateReg_1_s1
15.572
=====
SETUP
3.322
14.957
18.279
spi_dshot_1/regs_data_regs_data_RAMREG_0_G[7]_s11
2.113
2.686
spi_dshot_1/n1246_s0
5.530
6.836
spi_dshot_1/n1247_s0
6.836
6.908
spi_dshot_1/n1248_s0
6.908
6.979
spi_dshot_1/n1249_s0
6.979
7.050
spi_dshot_1/n1250_s0
7.050
7.121
spi_dshot_1/n1251_s0
7.121
7.193
spi_dshot_1/n1252_s0
7.193
7.264
spi_dshot_1/n1253_s0
7.264
7.335
spi_dshot_1/n1254_s0
7.335
7.406
spi_dshot_1/dshot_counter_willClear_s1
10.010
11.300
spi_dshot_1/dshot_counter_valueNext_5_s1
13.583
14.957
spi_dshot_1/dshot_counter_value_5_s0
14.957
=====
HOLD
0.715
2.754
2.039
spi_dshot_1/dshot_trigers_shadow_6_s1
2.039
2.455
spi_dshot_1/dshot_out_enables_6_s1
2.754
=====
HOLD
0.718
2.757
2.039
spi_dshot_1/spi_fsm_being_written_fsm_temp_data_9_s0
2.039
2.455
spi_dshot_1/regs_data_regs_data_RAMREG_3_G[9]_s11
2.757
=====
HOLD
0.724
2.763
2.039
spi_slave_ctrl/spiCtrl/buffer_1_2_s0
2.039
2.455
spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_3_G[2]_s0
2.763
=====
HOLD
0.724
2.763
2.039
spi_slave_ctrl/spiCtrl/buffer_1_2_s0
2.039
2.455
spi_slave_ctrl/spiCtrl/buffer_1_3_s0
2.763
=====
HOLD
0.885
2.923
2.039
spi_dshot_1/apb_operation_phase_0_s0
2.039
2.455
spi_dshot_1/n1949_s6
2.458
2.923
spi_dshot_1/apb_operation_phase_0_s0
2.923
=====
HOLD
0.885
2.923
2.039
spi_dshot_1/dshot_pre_divider_counter_4_s0
2.039
2.455
spi_dshot_1/n1799_s1
2.458
2.923
spi_dshot_1/dshot_pre_divider_counter_4_s0
2.923
=====
HOLD
0.886
2.925
2.039
spi_slave_ctrl/spiCtrl/counter_value_2_s0
2.039
2.455
spi_slave_ctrl/spiCtrl/counter_valueNext_2_s1
2.460
2.925
spi_slave_ctrl/spiCtrl/counter_value_2_s0
2.925
=====
HOLD
0.886
2.925
2.039
spi_dshot_1/spi_fsm_being_written_fsm_is_high_8bit_s4
2.039
2.455
spi_dshot_1/n1998_s7
2.460
2.925
spi_dshot_1/spi_fsm_being_written_fsm_is_high_8bit_s4
2.925
=====
HOLD
0.886
2.925
2.039
spi_dshot_1/spi_fsm_sclk_count_value_0_s0
2.039
2.455
spi_dshot_1/spi_fsm_sclk_count_valueNext_0_s1
2.460
2.925
spi_dshot_1/spi_fsm_sclk_count_value_0_s0
2.925
=====
HOLD
0.886
2.925
2.039
spi_dshot_1/dshot_pre_divider_counter_3_s0
2.039
2.455
spi_dshot_1/n1800_s1
2.460
2.925
spi_dshot_1/dshot_pre_divider_counter_3_s0
2.925
=====
HOLD
0.886
2.925
2.039
spi_dshot_1/dshot_dshot_ptrs_5_0_s0
2.039
2.455
spi_dshot_1/n1901_s1
2.460
2.925
spi_dshot_1/dshot_dshot_ptrs_5_0_s0
2.925
=====
HOLD
0.886
2.925
2.039
spi_dshot_1/dshot_dshot_ptrs_0_2_s0
2.039
2.455
spi_dshot_1/n1814_s1
2.460
2.925
spi_dshot_1/dshot_dshot_ptrs_0_2_s0
2.925
=====
HOLD
0.888
2.926
2.039
spi_slave_ctrl/spiCtrl/counter_value_1_s0
2.039
2.455
spi_slave_ctrl/spiCtrl/counter_valueNext_1_s1
2.461
2.926
spi_slave_ctrl/spiCtrl/counter_value_1_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/spi_fsm_being_written_fsm_ptr_5_s1
2.039
2.455
spi_dshot_1/n2024_s5
2.461
2.926
spi_dshot_1/spi_fsm_being_written_fsm_ptr_5_s1
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_trigers_shadow_0_s1
2.039
2.455
spi_dshot_1/n1806_s3
2.461
2.926
spi_dshot_1/dshot_trigers_shadow_0_s1
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_counter_value_1_s0
2.039
2.455
spi_dshot_1/dshot_counter_valueNext_1_s1
2.461
2.926
spi_dshot_1/dshot_counter_value_1_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_dshot_ptrs_7_2_s0
2.039
2.455
spi_dshot_1/n1933_s1
2.461
2.926
spi_dshot_1/dshot_dshot_ptrs_7_2_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_dshot_ptrs_6_2_s0
2.039
2.455
spi_dshot_1/n1916_s1
2.461
2.926
spi_dshot_1/dshot_dshot_ptrs_6_2_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_dshot_ptrs_5_2_s0
2.039
2.455
spi_dshot_1/n1899_s1
2.461
2.926
spi_dshot_1/dshot_dshot_ptrs_5_2_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_dshot_ptrs_4_2_s0
2.039
2.455
spi_dshot_1/n1882_s1
2.461
2.926
spi_dshot_1/dshot_dshot_ptrs_4_2_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_dshot_ptrs_3_2_s0
2.039
2.455
spi_dshot_1/n1865_s1
2.461
2.926
spi_dshot_1/dshot_dshot_ptrs_3_2_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_dshot_ptrs_2_2_s0
2.039
2.455
spi_dshot_1/n1848_s1
2.461
2.926
spi_dshot_1/dshot_dshot_ptrs_2_2_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_dshot_ptrs_0_0_s0
2.039
2.455
spi_dshot_1/n1816_s1
2.461
2.926
spi_dshot_1/dshot_dshot_ptrs_0_0_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/_zz_when_utils_l25_1_0_s0
2.039
2.455
spi_dshot_1/n2044_s2
2.461
2.926
spi_dshot_1/_zz_when_utils_l25_1_0_s0
2.926
=====
HOLD
0.889
2.928
2.039
spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0
2.039
2.455
spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/n64_s1
2.463
2.928
spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0
2.928
