/*
 * Copyright (c) 2018 Loongson Technology Co., Ltd.
 * Authors:
 *	Zhu Chen <zhuchen@loongson.cn>
 *	Fang Yaling <fangyaling@loongson.cn>
 *	Zhang Dandan <zhangdandan@loongson.cn>
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

#include "loongson_drv.h"
#ifdef CONFIG_CPU_LOONGSON2K
#include "ls2k.h"
#else
#include <loongson-pch.h>
#endif
#include <drm/drmP.h>
#include <drm/drm_crtc_helper.h>
#include <drm/drm_plane_helper.h>

DEFINE_SPINLOCK(loongson_crtc_lock);

/**
 * loongson_crtc_resolution_match
 * @hdisplay
 * @vdisplay
 * @ config_param
 * */
int loongson_crtc_resolution_match(unsigned int hdisplay,
		unsigned int vdisplay,
		struct loongson_crtc_config_param *config_param)
{
	struct loongson_resolution_param *resolution;
	int match_index = 0;
	while (match_index < LS_MAX_RESOLUTIONS ) {
		resolution = &config_param->resolution;
		if (hdisplay == resolution->hdisplay)
			if (vdisplay == resolution->vdisplay)
				break;
		match_index++;
		config_param++;
	}
	return match_index;
}

/**
 * loongson_crtc_load_lut
 *
 * @ctrc: point to a drm_crtc srtucture
 *
 * Load a LUT
 */
static void loongson_crtc_load_lut(struct drm_crtc *crtc)
{

}

/*
   This is how the framebuffer base address is stored in g200 cards:
   * Assume @offset is the gpu_addr variable of the framebuffer object
   * Then addr is the number of _pixels_ (not bytes) from the start of
     VRAM to the first pixel we want to display. (divided by 2 for 32bit
     framebuffers)
   * addr is stored in the CRTCEXT0, CRTCC and CRTCD registers
   addr<20> -> CRTCEXT0<6>
   addr<19-16> -> CRTCEXT0<3-0>
   addr<15-8> -> CRTCC<7-0>
   addr<7-0> -> CRTCD<7-0>
   CRTCEXT0 has to be programmed last to trigger an update and make the
   new addr variable take effect.
 */
static void loongson_set_start_address(struct drm_crtc *crtc, unsigned offset)
{
	struct loongson_device *ldev;
	struct loongson_crtc *loongson_crtc = to_loongson_crtc(crtc);
	unsigned int crtc_id;
	unsigned long base;

	crtc_id = loongson_crtc->crtc_id;
	ldev = crtc->dev->dev_private;
	base = (unsigned long)(ldev->rmmio);

	if (crtc_id == 0) {
		ls_mm_wreg(ldev, LS_FB_ADDR0_DVO0_REG, offset);
		ls_mm_wreg(ldev, LS_FB_ADDR1_DVO0_REG, offset);
	} else {
		ls_mm_wreg(ldev, LS_FB_ADDR0_DVO1_REG, offset);
		ls_mm_wreg(ldev, LS_FB_ADDR1_DVO1_REG, offset);
	}
}

/**
 * loongson_crtc_do_set_base
 *
 * @crtc: point to a drm_crtc structure
 * @fb: point to a drm_framebuffer structure
 * @x: x position on screen
 * @y: y position on screen
 * @atomic: int variable
 *
 * Ast is different - we will force move buffers out of VRAM
 */
static int loongson_crtc_do_set_base(struct drm_crtc *crtc,
				struct drm_framebuffer *fb,
				int x, int y, int atomic)
{
	struct loongson_device *ldev = crtc->dev->dev_private;
	struct loongson_crtc *loongson_crtc = to_loongson_crtc(crtc);
	struct drm_gem_object *obj;
	struct loongson_framebuffer *loongson_fb;
	struct loongson_bo *bo;
	struct drm_crtc *crtci;
	struct drm_device *dev = crtc->dev;
	unsigned int depth, ret;
	unsigned int crtc_id, crtc_address, crtc_count;
	unsigned int width, pitch, pitch_fb;
	unsigned int cfg_reg = 0;
	u64 gpu_addr;

	crtc_id = loongson_crtc->crtc_id;
	ldev = crtc->dev->dev_private;
	width = crtc->primary->fb->width;
	depth = crtc->primary->fb->bits_per_pixel;

	pitch_fb = crtc->primary->fb->pitches[0];
	/* push the previous fb to system ram */
	if (!atomic && fb) {
		loongson_fb = to_loongson_framebuffer(fb);
		obj = loongson_fb->obj;
		bo = gem_to_loongson_bo(obj);
		ret = loongson_bo_reserve(bo, false);
		if (ret)
			return ret;
		loongson_bo_unpin(bo);
		loongson_bo_unreserve(bo);
	}

	loongson_fb = to_loongson_framebuffer(crtc->primary->fb);

	crtc_count = 0;
	list_for_each_entry(crtci, &dev->mode_config.crtc_list, head)
		if (crtci->enabled) {
			crtc_count++;
		}

	if (ldev->num_crtc < 2 || crtc_count < 2) {
		ldev->clone_mode = false;
	} else if (ldev->mode_info[0].connector->base.status == connector_status_connected
		&& ldev->mode_info[1].connector->base.status == connector_status_connected
		&& loongson_fb->base.width == crtc->mode.hdisplay
		&& loongson_fb->base.height == crtc->mode.vdisplay
		&& x == 0 && y == 0) {
		ldev->clone_mode = true;
	} else {
		ldev->clone_mode = false;
	}

	obj = loongson_fb->obj;
	bo = gem_to_loongson_bo(obj);

	ret = loongson_bo_reserve(bo, false);
	if (ret)
		return ret;

	ret = loongson_bo_pin(bo, TTM_PL_FLAG_VRAM, &gpu_addr);
	if (ret) {
		loongson_bo_unreserve(bo);
		return ret;
	}

	ldev->fb_vram_base = gpu_addr;
	if (&ldev->lfbdev->lfb == loongson_fb) {
		/* if pushing console in kmap it */
		ret = ttm_bo_kmap(&bo->bo, 0, bo->bo.num_pages, &bo->kmap);
		if (ret)
			DRM_ERROR("failed to kmap fbcon\n");
	}
	loongson_bo_unreserve(bo);

	cfg_reg = LS_FB_CFG_RESET | LS_FB_CFG_ENABLE;
	pitch = (width * 2 + 255) & ~255;
	crtc_address = (u32)gpu_addr + y * pitch_fb + ALIGN(x,64) * 2;
	if (ldev->clone_mode == false) {
		if (crtc_id == 0) {
			switch (depth) {
			case 16:
				cfg_reg |= LS_FB_CFG_FORMAT16;
				break;
			case 15:
				cfg_reg |= LS_FB_CFG_FORMAT15;
				break;
			case 12:
				cfg_reg |= LS_FB_CFG_FORMAT12;
				break;
			case 32:
			case 24:
			default:
				cfg_reg |= LS_FB_CFG_FORMAT32;
				pitch = crtc->primary->fb->pitches[0];
				crtc_address = (u32)gpu_addr + y * pitch_fb + ALIGN(x,64) * 4;
				break;
			}
		ls_mm_wreg(ldev, LS_FB_CFG_DVO0_REG, cfg_reg);
		ls_mm_wreg(ldev, LS_FB_STRI_DVO0_REG, pitch);
		} else {
			switch (depth) {
			case 16:
				cfg_reg |= LS_FB_CFG_FORMAT16;
				break;
			case 15:
				cfg_reg |= LS_FB_CFG_FORMAT15;
				break;
			case 12:
				cfg_reg |= LS_FB_CFG_FORMAT12;
				break;
			case 32:
			case 24:
			default:
				cfg_reg |= LS_FB_CFG_FORMAT32;
				pitch = crtc->primary->fb->pitches[0];
				crtc_address = (u32)gpu_addr + y * pitch_fb + ALIGN(x,64) * 4;
				break;
			}
		ls_mm_wreg(ldev, LS_FB_CFG_DVO1_REG, cfg_reg);
		ls_mm_wreg(ldev, LS_FB_STRI_DVO1_REG, pitch);
		}
	} else {
		/*HDMI*/
		switch (depth) {
		case 16:
			cfg_reg |= LS_FB_CFG_FORMAT16;
			break;
		case 15:
			cfg_reg |= LS_FB_CFG_FORMAT15;
			break;
		case 12:
			cfg_reg |= LS_FB_CFG_FORMAT12;
			break;
		case 32:
		case 24:
		default:
			cfg_reg |= LS_FB_CFG_FORMAT32;
			pitch = crtc->primary->fb->pitches[0];
			crtc_address = (u32)gpu_addr + y * pitch_fb + ALIGN(x,64) * 4;
			break;
		}
		ls_mm_wreg(ldev, LS_FB_CFG_DVO0_REG, cfg_reg);
		ls_mm_wreg(ldev, LS_FB_STRI_DVO0_REG, pitch);
		/*VGA*/
		switch (depth) {
		case 16:
			cfg_reg |= LS_FB_CFG_FORMAT16 | LS_FB_CFG_SWITCH_PANEL;
			break;
		case 15:
			cfg_reg |= LS_FB_CFG_FORMAT15 | LS_FB_CFG_SWITCH_PANEL;
			break;
		case 12:
			cfg_reg |= LS_FB_CFG_FORMAT12 | LS_FB_CFG_SWITCH_PANEL;
			break;
		case 32:
		case 24:
		default:
			cfg_reg |= LS_FB_CFG_FORMAT32 | LS_FB_CFG_SWITCH_PANEL;
			pitch = crtc->primary->fb->pitches[0];
			crtc_address = (u32)gpu_addr + y * pitch_fb + ALIGN(x,64) * 4;
			break;
		}
		ls_mm_wreg(ldev, LS_FB_CFG_DVO1_REG, cfg_reg);
		ls_mm_wreg(ldev, LS_FB_STRI_DVO1_REG, pitch);
	}

	loongson_set_start_address(crtc, (u32)crtc_address);
	ldev->cursor_crtc_id = ldev->num_crtc;
	ldev->cursor_showed = false;

	return 0;
}

/**
 * config_pll
 *
 * @pll_base: represent a long type
 * @pll_cfg: point to the pix_pll srtucture
 *
 * Config pll apply to 7a
 */
static void config_pll(struct loongson_device *ldev,
		unsigned long pll_base, struct pix_pll *pll_cfg)
{
	unsigned long val;

#ifdef CONFIG_CPU_LOONGSON2K
        /* set sel_pll_out0 0 */
	val = ls_readq(pll_base);
	val &= ~(1UL << 0);
	ls_writeq(val, pll_base);

	/* pll_pd 1 */
	val = ls_readq(pll_base);
	val |= (1UL << 19);
	ls_writeq(val, pll_base);

	/* set_pll_param 0 */
	val = ls_readq(pll_base);
	val &= ~(1UL << 2);
	ls_writeq(val, pll_base);

	/* set new div ref, loopc, div out */
	/* clear old value first*/
	val = (1 << 7) | (1L << 42) | (3 << 10) |
		((unsigned long)(pll_cfg->l1_loopc) << 32) |
		((unsigned long)(pll_cfg->l1_frefc) << 26);
	ls_writeq(val, pll_base);
	ls_writeq(pll_cfg->l2_div, pll_base + 8);

	/* set_pll_param 1 */
	val = ls_readq(pll_base);
	val |= (1UL << 2);
	ls_writeq(val, pll_base);

	/* pll_pd 0 */
	val = ls_readq(pll_base);
	val &= ~(1UL << 19);
	ls_writeq(val, pll_base);

	/* wait pll lock */
	while(!(ls_readl(pll_base) & 0x10000));
	/* set sel_pll_out0 1 */
	val = ls_readq(pll_base);
	val |= (1UL << 0);
	ls_writeq(val, pll_base);
#else
	/* clear sel_pll_out0 */
	val = ls_io_rreg(ldev, pll_base + 0x4);
	val &= ~(1UL << 8);
	ls_io_wreg(ldev, pll_base + 0x4, val);
	/* set pll_pd */
	val = ls_io_rreg(ldev, pll_base + 0x4);
	val |= (1UL << 13);
	ls_io_wreg(ldev, pll_base + 0x4, val);
	/* clear set_pll_param */
	val = ls_io_rreg(ldev, pll_base + 0x4);
	val &= ~(1UL << 11);
	ls_io_wreg(ldev, pll_base + 0x4, val);
	/* clear old value & config new value */
	val = ls_io_rreg(ldev, pll_base + 0x4);
	val &= ~(0x7fUL << 0);
	val |= (pll_cfg->l1_frefc << 0); /* refc */
	ls_io_wreg(ldev, pll_base + 0x4, val);
	val = ls_io_rreg(ldev, pll_base + 0x0);
	val &= ~(0x7fUL << 0);
	val |= (pll_cfg->l2_div << 0);   /* div */
	val &= ~(0x1ffUL << 21);

	val |= (pll_cfg->l1_loopc << 21);/* loopc */
	ls_io_wreg(ldev, pll_base + 0x0, val);
	/* set set_pll_param */
	val = ls_io_rreg(ldev, pll_base + 0x4);
	val |= (1UL << 11);
	ls_io_wreg(ldev, pll_base + 0x4, val);
	/* clear pll_pd */
	val = ls_io_rreg(ldev, pll_base + 0x4);
	val &= ~(1UL << 13);
	ls_io_wreg(ldev, pll_base + 0x4, val);
	/* wait pll lock */
	while(!(ls_io_rreg(ldev, pll_base + 0x4) & 0x80))
		cpu_relax();
	/* set sel_pll_out0 */
	val = ls_io_rreg(ldev, pll_base + 0x4);
	val |= (1UL << 8);
	ls_io_wreg(ldev, pll_base + 0x4, val);
#endif
}

/**
 * cal_freq
 *
 * @pixclock_khz: unsigned int
 * @pll_config: point to the pix_pll structure
 *
 * Calculate frequency
 */
static unsigned int cal_freq(unsigned int pixclock_khz, struct pix_pll * pll_config)
{
	unsigned int pstdiv, loopc, frefc;
	unsigned long a, b, c;
	unsigned long min = 1000;

	for (pstdiv = 1; pstdiv < 64; pstdiv++) {
		a = (unsigned long)pixclock_khz * pstdiv;
		for (frefc = 3; frefc < 6; frefc++) {
			for (loopc = 24; loopc < 161; loopc++) {

				if ((loopc < 12 * frefc) ||
						(loopc > 32 * frefc))
					continue;

				b = 100000L * loopc / frefc;
				c = (a > b) ? (a - b) : (b - a);
				if (c < min) {
					pll_config->l2_div = pstdiv;
					pll_config->l1_loopc = loopc;
					pll_config->l1_frefc = frefc;

					return 1;
				}
			}
		}
	}
	return 0;
}

/**
 * loongson_crtc_mode_set_base
 *
 * @crtc: point to a drm_crtc structure
 * @old_fb: point to a drm_crtc structure
 *
 * Transfer the function which is loongson_crtc_do_set_base,and used by
 * the legacy CRTC helpers to set a new framebuffer and scanout position
 */
static int loongson_crtc_mode_set_base(struct drm_crtc *crtc, int x, int y,
				  struct drm_framebuffer *old_fb)
{
	struct drm_device *dev = crtc->dev;
	struct loongson_device *ldev = dev->dev_private;
	struct loongson_crtc *loongson_crtc = to_loongson_crtc(crtc);
	struct drm_display_mode mode = crtc->mode;
	struct pix_pll pll_cfg;

	unsigned int crtc_id, pix_freq, reg_val;
	unsigned int hr, hss, hse, hfl;
	unsigned int vr, vss, vse, vfl;

	crtc_id = loongson_crtc->crtc_id;
	hr = mode.hdisplay;    hfl = mode.htotal;
	hse = mode.hsync_end;  hss = mode.hsync_start;
	vr = mode.vdisplay;    vfl = mode.vtotal;
	vse = mode.vsync_end;  vss = mode.vsync_start;
	pix_freq = mode.clock;

	if (crtc_id) {
		reg_val = ls_mm_rreg(ldev, LS_FB_CFG_DVO1_REG);
		reg_val &= ~LS_FB_CFG_ENABLE;
		ls_mm_wreg(ldev, LS_FB_CFG_DVO1_REG, reg_val);
	} else {
		reg_val = ls_mm_rreg(ldev, LS_FB_CFG_DVO0_REG);
		reg_val &= ~LS_FB_CFG_ENABLE;
		ls_mm_wreg(ldev, LS_FB_CFG_DVO0_REG, reg_val);
	}

	cal_freq(pix_freq, &pll_cfg);

	if (crtc_id) {
		config_pll(ldev, LS_PIX1_PLL, &pll_cfg);
		loongson_crtc_do_set_base(crtc, old_fb, x, y, 0);

		ls_mm_wreg(ldev, LS_FB_DITCFG_DVO1_REG, 0);
		ls_mm_wreg(ldev, LS_FB_DITTAB_LO_DVO1_REG, 0);
		ls_mm_wreg(ldev, LS_FB_DITTAB_HI_DVO1_REG, 0);

		reg_val = 0;
		reg_val = LS_FB_PANCFG_BASE |
			LS_FB_PANCFG_DE |
			LS_FB_PANCFG_CLKEN |
			LS_FB_PANCFG_CLKPOL;

		ls_mm_wreg(ldev, LS_FB_PANCFG_DVO1_REG, reg_val);
		ls_mm_wreg(ldev, LS_FB_PANTIM_DVO1_REG, 0);

		ls_mm_wreg(ldev, LS_FB_HDISPLAY_DVO1_REG, (hfl << 16) | hr);
		ls_mm_wreg(ldev, LS_FB_HSYNC_DVO1_REG, LS_FB_HSYNC_POLSE | (hse << 16) | hss);
		ls_mm_wreg(ldev, LS_FB_VDISPLAY_DVO1_REG, (vfl << 16) | vr);
		ls_mm_wreg(ldev, LS_FB_VSYNC_DVO1_REG, LS_FB_VSYNC_POLSE | (vse << 16) | vss);
	} else {
		config_pll(ldev, LS_PIX0_PLL, &pll_cfg);
		loongson_crtc_do_set_base(crtc, old_fb, x, y, 0);

		ls_mm_wreg(ldev, LS_FB_DITCFG_DVO0_REG, 0);
		ls_mm_wreg(ldev, LS_FB_DITTAB_LO_DVO0_REG, 0);
		ls_mm_wreg(ldev, LS_FB_DITTAB_HI_DVO0_REG, 0);

		reg_val = 0;
		reg_val = LS_FB_PANCFG_BASE |
			LS_FB_PANCFG_DE |
			LS_FB_PANCFG_CLKEN |
			LS_FB_PANCFG_CLKPOL;

		ls_mm_wreg(ldev, LS_FB_PANCFG_DVO0_REG, reg_val);
		ls_mm_wreg(ldev, LS_FB_PANTIM_DVO0_REG, 0);

		ls_mm_wreg(ldev, LS_FB_HDISPLAY_DVO0_REG, (hfl << 16) | hr);
		ls_mm_wreg(ldev, LS_FB_HSYNC_DVO0_REG, LS_FB_HSYNC_POLSE | (hse << 16) | hss);
		ls_mm_wreg(ldev, LS_FB_VDISPLAY_DVO0_REG, (vfl << 16) | vr);
		ls_mm_wreg(ldev, LS_FB_VSYNC_DVO0_REG, LS_FB_VSYNC_POLSE | (vse << 16) | vss);
	}
	return 0;
}

/**
 * loongson_crtc_mode_set
 *
 * @crtc: point to the drm_crtc structure
 * @mode: represent a display mode
 * @adjusted_mode: point to the drm_display_mode structure
 * @old_fb: point to the drm_framebuffer structure
 *
 * Used by the legacy CRTC helpers to set a new mode
 */
static int loongson_crtc_mode_set(struct drm_crtc *crtc,
				struct drm_display_mode *mode,
				struct drm_display_mode *adjusted_mode,
				int x, int y, struct drm_framebuffer *old_fb)
{
	struct drm_device *dev = crtc->dev;
	struct loongson_device *ldev = dev->dev_private;
	struct loongson_crtc *loongson_crtc = to_loongson_crtc(crtc);
	struct loongson_vbios_crtc *crtc_vbios;
	struct loongson_crtc_modeparameter  *crtc_mode;
	int resolution_index;
	unsigned int pix_freq;
	unsigned int depth;
	unsigned int hr, hss, hse, hfl;
	unsigned int vr, vss, vse, vfl;
	int ret, reg_val;
	struct pix_pll pll_cfg;
	unsigned int crtc_id;

	crtc_id = loongson_crtc->crtc_id;

	hr = mode->hdisplay;    hss = mode->hsync_start;
	hse = mode->hsync_end;  hfl = mode->htotal;
	vr = mode->vdisplay;    vss = mode->vsync_start;
	vse = mode->vsync_end;  vfl = mode->vtotal;
	depth = crtc->primary->fb->bits_per_pixel;
	pix_freq = mode->clock;

	DRM_DEBUG("crtc_id = %d,hr = %d,hss = %d,hse = %d,hfl = %d,vr = %d,vss = %d,"
			"vse = %d,vfl = %d,depth = %d,pix_freq = %d,x = %d,y = %d\n",
			crtc_id, hr, hss, hse, hfl, vr, vss, vse, vfl, depth,
			pix_freq, x, y);

	DRM_DEBUG("fb width = %d,height = %d\n", crtc->primary->fb->width,
			crtc->primary->fb->height);

	crtc_vbios = loongson_crtc->vbios_crtc;
	if (crtc_vbios && crtc_vbios->use_local_param) {
		/* verdor can dece this value */
		resolution_index = loongson_crtc_resolution_match(
				hr,vr,
				crtc_vbios->mode_config_tables);
		if (resolution_index ==  LS_MAX_RESOLUTIONS) {
			DRM_DEBUG("match  width = %d,height  %d not support\n",vr ,hr);
			return 1;
		}

		crtc_mode = &crtc_vbios->mode_config_tables[resolution_index].crtc_resol_param;

		hr = crtc_mode->horizontaldisplay;
		hss = crtc_mode->horizontalsyncstart;
		hse = crtc_mode->horizontalsyncstart+crtc_mode->horizontalsyncwidth;
		hfl = crtc_mode->horizontaltotal;
		vr = crtc_mode->verticaldisplay;
		vss = crtc_mode->verticalsyncstart;
		vse = crtc_mode->verticalsyncstart+crtc_mode->verticalsyncheight;
		vfl = crtc_mode->verticaltotal;
		pix_freq = crtc_mode->pixelclock;
		DRM_DEBUG("from config_file crtc_id = %d,hr = %d,hss = %d,hse = %d,hfl = %d,vr = %d,vss = %d,"
				"vse = %d,vfl = %d,pix_freq = %d,x = %d,y = %d\n",
				crtc_id, hr, hss, hse, hfl, vr, vss, vse, vfl,
				pix_freq, x, y);
	}

#ifdef CONFIG_CPU_LOONGSON2K
	if (crtc_id) {
		reg_val = ls_mm_rreg(ldev, LS_FB_CFG_DVO1_REG);
		reg_val &= ~LS_FB_CFG_RESET;
		reg_val &= ~LS_FB_CFG_ENABLE;
		ls_mm_wreg(ldev, LS_FB_CFG_DVO1_REG, reg_val);
	} else {
		reg_val = ls_mm_rreg(ldev, LS_FB_CFG_DVO0_REG);
		reg_val &= ~LS_FB_CFG_RESET;
		reg_val &= ~LS_FB_CFG_ENABLE;
		ls_mm_wreg(ldev, LS_FB_CFG_DVO0_REG, reg_val);
	}
#endif /*CONFIG_CPU_LOONGSON2K*/

	loongson_crtc->width = hr;
	loongson_crtc->height = vr;
	ret = cal_freq(pix_freq, &pll_cfg);

	if (crtc_id == 0) {
		if (ret) {
			config_pll(ldev, LS_PIX0_PLL, &pll_cfg);
		}

		loongson_crtc_do_set_base(crtc, old_fb, x, y, 0);

		/* these 4 lines cause out of range, because
		 * the hfl hss vfl vss are different with PMON vgamode cfg.
		 * So the refresh freq in kernel and refresh freq in PMON are different.
		 * */
		ls_mm_wreg(ldev, LS_FB_DITCFG_DVO0_REG, 0);
		ls_mm_wreg(ldev, LS_FB_DITTAB_LO_DVO0_REG, 0);
		ls_mm_wreg(ldev, LS_FB_DITTAB_HI_DVO0_REG, 0);

		reg_val = 0;
		reg_val = LS_FB_PANCFG_BASE |
			LS_FB_PANCFG_DE |
			LS_FB_PANCFG_CLKEN |
			LS_FB_PANCFG_CLKPOL;

		ls_mm_wreg(ldev, LS_FB_PANCFG_DVO0_REG, reg_val);
		ls_mm_wreg(ldev, LS_FB_PANTIM_DVO0_REG, 0);

		ls_mm_wreg(ldev, LS_FB_HDISPLAY_DVO0_REG, (hfl << 16) | hr);
		ls_mm_wreg(ldev, LS_FB_HSYNC_DVO0_REG, LS_FB_HSYNC_POLSE | (hse << 16) | hss);
		ls_mm_wreg(ldev, LS_FB_VDISPLAY_DVO0_REG, (vfl << 16) | vr);
		ls_mm_wreg(ldev, LS_FB_VSYNC_DVO0_REG, LS_FB_VSYNC_POLSE | (vse << 16) | vss);

	} else {
		if (ret) {
			config_pll(ldev, LS_PIX1_PLL, &pll_cfg);
		}

		loongson_crtc_do_set_base(crtc, old_fb, x, y, 0);

		/* these 4 lines cause out of range, because
		 * the hfl hss vfl vss are different with PMON vgamode cfg.
		 * So the refresh freq in kernel and refresh freq in PMON are different.
		 * */
		ls_mm_wreg(ldev, LS_FB_DITCFG_DVO1_REG, 0);
		ls_mm_wreg(ldev, LS_FB_DITTAB_LO_DVO1_REG, 0);
		ls_mm_wreg(ldev, LS_FB_DITTAB_HI_DVO1_REG, 0);

		reg_val = 0;
		reg_val = LS_FB_PANCFG_BASE |
			LS_FB_PANCFG_DE |
			LS_FB_PANCFG_CLKEN |
			LS_FB_PANCFG_CLKPOL;

		ls_mm_wreg(ldev, LS_FB_PANCFG_DVO1_REG, reg_val);
		ls_mm_wreg(ldev, LS_FB_PANTIM_DVO1_REG, 0);

		ls_mm_wreg(ldev, LS_FB_HDISPLAY_DVO1_REG, (hfl << 16) | hr);
		ls_mm_wreg(ldev, LS_FB_HSYNC_DVO1_REG, LS_FB_HSYNC_POLSE | (hse << 16) | hss);
		ls_mm_wreg(ldev, LS_FB_VDISPLAY_DVO1_REG, (vfl << 16) | vr);
		ls_mm_wreg(ldev, LS_FB_VSYNC_DVO1_REG, LS_FB_VSYNC_POLSE | (vse << 16) | vss);
	}

	ldev->cursor_crtc_id = ldev->num_crtc;
	ldev->cursor_showed = false;
	return 0;
}

/**
 * loongson_crtc_dpms
 *
 * @crtc: point to the drm_crtc structure
 * @mode: represent mode
 *
 * According to mode,represent the power levels on the CRTC
 */
static void loongson_crtc_dpms(struct drm_crtc *crtc, int mode)
{
	struct drm_device *dev = crtc->dev;
	struct loongson_device *ldev = dev->dev_private;
	struct loongson_crtc *loongson_crtc = to_loongson_crtc(crtc);
	unsigned int crtc_id,val;

	crtc_id = loongson_crtc->crtc_id;

	if (ldev->inited == false) {
		return ;
	}

	switch (mode) {
	case DRM_MODE_DPMS_ON:
		if (crtc_id) {
			val = ls_mm_rreg(ldev, LS_FB_CFG_DVO1_REG);
			val |= LS_FB_CFG_ENABLE;
			if (ldev->clone_mode == true)
				val |= LS_FB_CFG_SWITCH_PANEL;
			ls_mm_wreg(ldev, LS_FB_CFG_DVO1_REG, val);
		} else {
			val = ls_mm_rreg(ldev, LS_FB_CFG_DVO0_REG);
			val |= LS_FB_CFG_ENABLE;
			ls_mm_wreg(ldev, LS_FB_CFG_DVO0_REG, val);
		}
		loongson_crtc->enabled = true;
		break;
	case DRM_MODE_DPMS_OFF:
	case DRM_MODE_DPMS_STANDBY:
	case DRM_MODE_DPMS_SUSPEND:
		if (crtc_id) {
			val = ls_mm_rreg(ldev, LS_FB_CFG_DVO1_REG);
			val &= ~LS_FB_CFG_ENABLE;
			val &= ~LS_FB_CFG_SWITCH_PANEL;
			ls_mm_wreg(ldev, LS_FB_CFG_DVO1_REG, val);
		} else {
			val = ls_mm_rreg(ldev, LS_FB_CFG_DVO0_REG);
			val &= ~LS_FB_CFG_ENABLE;
			val &= ~LS_FB_CFG_SWITCH_PANEL;
			ls_mm_wreg(ldev, LS_FB_CFG_DVO0_REG, val);
		}
		loongson_crtc->enabled = false;
		/*Disable clone  timing*/
		if (ldev->clone_mode) {
			val = ls_mm_rreg(ldev, LS_FB_CFG_DVO1_REG);
			val &= ~LS_FB_CFG_SWITCH_PANEL;
			ls_mm_wreg(ldev, LS_FB_CFG_DVO1_REG, val);
			val = ls_mm_rreg(ldev, LS_FB_CFG_DVO0_REG);
			val &= ~LS_FB_CFG_SWITCH_PANEL;
			ls_mm_wreg(ldev, LS_FB_CFG_DVO0_REG, val);
		}
		ldev->clone_mode = false;
		break;
	}
}

/**
 * loongson_crtc_prepare
 *
 * @crtc: point to a drm_crtc structure
 *
 * This is called before a mode is programmed. A typical use might be to
 * enable DPMS during the programming to avoid seeing intermediate stages
 */
static void loongson_crtc_prepare(struct drm_crtc *crtc)
{
	struct drm_device *dev = crtc->dev;
	struct drm_crtc *crtci;
	/*
	 * The hardware wedges sometimes if you reconfigure one CRTC
	 * whilst another is running
	 */
	DRM_DEBUG("loongson_crtc_prepare\n");
	list_for_each_entry(crtci, &dev->mode_config.crtc_list, head)
		if (crtci->enabled) {
			loongson_crtc_dpms(crtci, DRM_MODE_DPMS_ON);
		} else {
			loongson_crtc_dpms(crtci, DRM_MODE_DPMS_OFF);
		}
}

/**
 * loongson_crtc_commit
 *
 * @crtc: point to the drm_crtc structure
 *
 * Commit the new mode on the CRTC after a modeset.This is called after
 * a mode is programmed. It should reverse anything done by the prepare function
 */
static void loongson_crtc_commit(struct drm_crtc *crtc)
{
	struct drm_device *dev = crtc->dev;
	struct drm_crtc *crtci;

	list_for_each_entry(crtci, &dev->mode_config.crtc_list, head) {
		if (crtci->enabled)
			loongson_crtc_dpms(crtci, DRM_MODE_DPMS_ON);
        }
}

/**
 * loongson_crtc_destroy
 *
 * @crtc: pointer to a drm_crtc struct
 *
 * Destory the CRTC when not needed anymore,and transfer the drm_crtc_cleanup
 * function,the function drm_crtc_cleanup() cleans up @crtc and removes it
 * from the DRM mode setting core.Note that the function drm_crtc_cleanup()
 * does not free the structure itself.
 */
static void loongson_crtc_destroy(struct drm_crtc *crtc)
{
	struct loongson_crtc *loongson_crtc = to_loongson_crtc(crtc);

	drm_crtc_cleanup(crtc);
	kfree(loongson_crtc);
}

/**
 * loongosn_crtc_disable
 *
 * @crtc: DRM CRTC
 *
 * Used to shut down CRTC
 */
static void loongson_crtc_disable(struct drm_crtc *crtc)
{
	int ret;
	loongson_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
	if (crtc->primary->fb) {
		struct loongson_framebuffer *mga_fb =
			to_loongson_framebuffer(crtc->primary->fb);
		struct drm_gem_object *obj = mga_fb->obj;
		struct loongson_bo *bo = gem_to_loongson_bo(obj);
		ret = loongson_bo_reserve(bo, false);
		if (ret)
			return;
		loongson_bo_unpin(bo);
		loongson_bo_unreserve(bo);
	}
	crtc->primary->fb = NULL;
}

/**
 * These provide the minimum set of functions required to handle a CRTC
 * Each driver is responsible for filling out this structure at startup time
 *
 * The drm_crtc_funcs structure is the central CRTC management structure
 * in the DRM. Each CRTC controls one or more connectors
 */
static const struct drm_crtc_funcs loongson_crtc_funcs = {
	.cursor_set2 = loongson_crtc_cursor_set2,
	.cursor_move = loongson_crtc_cursor_move,
	.set_config = drm_crtc_helper_set_config,
	.destroy = loongson_crtc_destroy,
};

/**
 * These provide the minimum set of functions required to handle a CRTC
 *
 * The drm_crtc_helper_funcs is a helper operations for CRTC
 */
static const struct drm_crtc_helper_funcs loongson_helper_funcs = {
	.disable = loongson_crtc_disable,
	.dpms = loongson_crtc_dpms,
	.mode_set = loongson_crtc_mode_set,
	.mode_set_base = loongson_crtc_mode_set_base,
	.prepare = loongson_crtc_prepare,
	.commit = loongson_crtc_commit,
	.load_lut = loongson_crtc_load_lut,
};

/**
 * loongosn_crtc_init
 *
 * @ldev: point to the loongson_device structure
 *
 * Init CRTC
 */
struct loongson_crtc *
loongson_crtc_init(struct loongson_device *ldev, int index)
{
	struct loongson_crtc *ls_crtc;
	struct loongson_vbios_crtc *vbios_crtc = ldev->crtc_vbios[index];

	ls_crtc = kzalloc(sizeof(struct loongson_crtc) +
			(1 * sizeof(struct drm_connector *)),
			GFP_KERNEL);

	if (ls_crtc == NULL)
		return NULL;

	ls_crtc->vbios_crtc = vbios_crtc;
	ls_crtc->crtc_id = vbios_crtc->crtc_id;
	drm_crtc_init(ldev->dev, &ls_crtc->base, &loongson_crtc_funcs);

	drm_crtc_helper_add(&ls_crtc->base, &loongson_helper_funcs);

	return ls_crtc;
}
