
*** Running vivado
    with args -log servo_servo_axi_0_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source servo_servo_axi_0_4.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source servo_servo_axi_0_4.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1947.664 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Harman/Verilog/VIVADO_IP/ip_repo/servo_axi_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top servo_servo_axi_0_4 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2336
WARNING: [Synth 8-8895] 'data' is already implicitly declared on line 413 [c:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.gen/sources_1/bd/servo/ipshared/bfab/hdl/servo_axi_v1_0_S00_servo_AXI.v:415]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 1947.664 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'servo_servo_axi_0_4' [c:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.gen/sources_1/bd/servo/ip/servo_servo_axi_0_4/synth/servo_servo_axi_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'servo_axi_v1_0' [c:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.gen/sources_1/bd/servo/ipshared/bfab/hdl/servo_axi_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'servo_axi_v1_0_S00_servo_AXI' [c:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.gen/sources_1/bd/servo/ipshared/bfab/hdl/servo_axi_v1_0_S00_servo_AXI.v:4]
INFO: [Synth 8-226] default block is never used [c:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.gen/sources_1/bd/servo/ipshared/bfab/hdl/servo_axi_v1_0_S00_servo_AXI.v:231]
INFO: [Synth 8-226] default block is never used [c:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.gen/sources_1/bd/servo/ipshared/bfab/hdl/servo_axi_v1_0_S00_servo_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'clockdivider_10000hz' [c:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.gen/sources_1/bd/servo/ipshared/bfab/src/clockdivider_10000hz.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clockdivider_10000hz' (0#1) [c:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.gen/sources_1/bd/servo/ipshared/bfab/src/clockdivider_10000hz.v:3]
INFO: [Synth 8-6157] synthesizing module 'servo' [c:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.gen/sources_1/bd/servo/ipshared/bfab/src/servo.v:3]
INFO: [Synth 8-6155] done synthesizing module 'servo' (0#1) [c:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.gen/sources_1/bd/servo/ipshared/bfab/src/servo.v:3]
INFO: [Synth 8-6155] done synthesizing module 'servo_axi_v1_0_S00_servo_AXI' (0#1) [c:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.gen/sources_1/bd/servo/ipshared/bfab/hdl/servo_axi_v1_0_S00_servo_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'servo_axi_v1_0' (0#1) [c:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.gen/sources_1/bd/servo/ipshared/bfab/hdl/servo_axi_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'servo_servo_axi_0_4' (0#1) [c:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.gen/sources_1/bd/servo/ip/servo_servo_axi_0_4/synth/servo_servo_axi_0_4.v:53]
WARNING: [Synth 8-7137] Register clk10000hz_reg in module clockdivider_10000hz has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.gen/sources_1/bd/servo/ipshared/bfab/src/clockdivider_10000hz.v:14]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module servo_axi_v1_0_S00_servo_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module servo_axi_v1_0_S00_servo_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module servo_axi_v1_0_S00_servo_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module servo_axi_v1_0_S00_servo_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module servo_axi_v1_0_S00_servo_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module servo_axi_v1_0_S00_servo_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:01:03 . Memory (MB): peak = 1952.180 ; gain = 4.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:01:07 . Memory (MB): peak = 1970.102 ; gain = 22.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:01:07 . Memory (MB): peak = 1970.102 ; gain = 22.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1970.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2070.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.997 . Memory (MB): peak = 2070.672 ; gain = 0.027
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:01:38 . Memory (MB): peak = 2070.672 ; gain = 123.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:01:38 . Memory (MB): peak = 2070.672 ; gain = 123.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:38 . Memory (MB): peak = 2070.672 ; gain = 123.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:01:39 . Memory (MB): peak = 2070.672 ; gain = 123.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_servo_axi_awprot[2] in module servo_servo_axi_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_servo_axi_awprot[1] in module servo_servo_axi_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_servo_axi_awprot[0] in module servo_servo_axi_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_servo_axi_arprot[2] in module servo_servo_axi_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_servo_axi_arprot[1] in module servo_servo_axi_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_servo_axi_arprot[0] in module servo_servo_axi_0_4 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:44 . Memory (MB): peak = 2070.672 ; gain = 123.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:55 . Memory (MB): peak = 2070.672 ; gain = 123.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:55 . Memory (MB): peak = 2070.672 ; gain = 123.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:55 . Memory (MB): peak = 2070.672 ; gain = 123.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:02:05 . Memory (MB): peak = 2070.672 ; gain = 123.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:02:05 . Memory (MB): peak = 2070.672 ; gain = 123.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:02:05 . Memory (MB): peak = 2070.672 ; gain = 123.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:02:05 . Memory (MB): peak = 2070.672 ; gain = 123.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:02:05 . Memory (MB): peak = 2070.672 ; gain = 123.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:02:05 . Memory (MB): peak = 2070.672 ; gain = 123.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT2   |    27|
|4     |LUT3   |     3|
|5     |LUT4   |    29|
|6     |LUT5   |     5|
|7     |LUT6   |    50|
|8     |FDCE   |    43|
|9     |FDRE   |   170|
|10    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:02:05 . Memory (MB): peak = 2070.672 ; gain = 123.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:01:49 . Memory (MB): peak = 2070.672 ; gain = 22.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:02:06 . Memory (MB): peak = 2070.672 ; gain = 123.008
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2070.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2070.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b4edcaea
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:02:21 . Memory (MB): peak = 2070.672 ; gain = 123.008
INFO: [Common 17-1381] The checkpoint 'C:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.runs/servo_servo_axi_0_4_synth_1/servo_servo_axi_0_4.dcp' has been generated.
WARNING: [Coretcl 2-1799] Unable to create IP cache entry for IP servo_servo_axi_0_4: Unable to create cache entry directory: c:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.cache/ip/2022.1/e/f/ef49018be7831c86
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Harman/Verilog/SoC_07_23_servo_axi/SoC_07_23_servo_axi.runs/servo_servo_axi_0_4_synth_1/servo_servo_axi_0_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file servo_servo_axi_0_4_utilization_synth.rpt -pb servo_servo_axi_0_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 23 14:19:17 2024...
