// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1bkb_H__
#define __dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1bkb_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1bkb_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 540;
  static const unsigned AddressRange = 5;
  static const unsigned AddressWidth = 3;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1bkb_ram) {
        ram[0] = "0b000000001110111101000011110010110100111110001111111010010011111000101000000000101000000011101011110110001000110110111111100001000100011000100101000000011110011100000110010000011100001001001010100100111010110001010110010101101000011001110100110000010011110111101001001010000001000111011110000010011000001011000111011110000110111000001101010111000001011111101101110111110000111011000000000111000101000110001000010110111100001000110101111101010110100000000111101010000100110111010001001110000101000000001110000011000111111110111010100000110001";
        ram[1] = "0b110011011000011110000011110110110111000110010001000011111100101000010010111110101011111111000010010101111001111111001000101000000110111111011101111111011000011010000111111000100000001011100101111110110011101111000011111000101000011110000011101001001110000100101000000111011101101000000110000001110000010101000010111000101010011111010101010101000001101000010101000100100110011011011111101101110000000110000110101100000001101000111100100000100000101011000101011100110010001100100001010101111110101111001010110100011100000000000110001000110010";
        ram[2] = "0b011111111000011101000011111010101010000111100001010100110100010000011011110110110101110001000010000000010101110000110111111110100001011010100011110010101000010100000010101100100011001000000111000010110101010001110101111100001000011101111101001001010110000011010111111011111101111000000111000000110011111111110001110111111010011111100101100100010101110000100110000101110000000111100000000110011111000000111111101110001000001010010000111001110000110010000100000110101010001010011111101011100000000001001000000110111100000000000110000000111100";
        ram[3] = "0b001011100000000001000000011000101011111110110110010001111011100111011000101001101111011000111110011010000000111100111111110100100101000111110110111111111111011110000000010000111001100001010111011001000001010110011111110100001111110011000100111000100010111001111001000000110111010001001001100111010110100001000000111000010100000111101111110011110010001000011010111011111001100011001101000111111001110011101001000110000111110010100111111011010110010001111101000000101110111011101010001111000001010000000101110000100001001000000000011000010111";
        ram[4] = "0b111110100111110011000011010111111011011111111110111101001100111000101111000111110000000001111111100000010000000100111110101001001011100110100111100000000111010011111000111011101011000110010111110001100001111111111100000110101100000000000011100000111000011111111000100000111110000100000000111111011111000010101001011101111001111011110000010011000101001001000111100000000111111101110101101111100111110101000000101000011111110000100100111010011100000000110011000001000011110000110111100110111100011100011000110110000000111001111101110000110011";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1bkb) {


static const unsigned DataWidth = 540;
static const unsigned AddressRange = 5;
static const unsigned AddressWidth = 3;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1bkb_ram* meminst;


SC_CTOR(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1bkb) {
meminst = new dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1bkb_ram("dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1bkb_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1bkb() {
    delete meminst;
}


};//endmodule
#endif
