Classic Timing Analyzer report for Ozy11
Wed Sep 16 21:58:20 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'PLL:Txclock|altpll:altpll_component|_clk0'
  7. Clock Setup: 'IFCLK'
  8. Clock Setup: 'Rx_clock'
  9. Clock Hold: 'PLL:Txclock|altpll:altpll_component|_clk0'
 10. Clock Hold: 'IFCLK'
 11. Clock Hold: 'Rx_clock'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+
; Type                                                     ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                            ; To                                                                                                                                                                                      ; From Clock                                ; To Clock                                  ; Failed Paths ;
+----------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+
; Worst-case tsu                                           ; N/A       ; None                             ; 8.483 ns                         ; FLAGC                                                                                                                                                           ; state_FX[2]                                                                                                                                                                             ; --                                        ; IFCLK                                     ; 0            ;
; Worst-case tco                                           ; N/A       ; None                             ; 13.271 ns                        ; PLL:Txclock|altpll:altpll_component|_clk1                                                                                                                       ; PHY_Tx_clock                                                                                                                                                                            ; IFCLK                                     ; --                                        ; 0            ;
; Worst-case tpd                                           ; N/A       ; None                             ; 11.314 ns                        ; SDOBACK                                                                                                                                                         ; FX2_PE1                                                                                                                                                                                 ; --                                        ; --                                        ; 0            ;
; Worst-case th                                            ; N/A       ; None                             ; -4.088 ns                        ; RD[0]                                                                                                                                                           ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0 ; --                                        ; Rx_clock                                  ; 0            ;
; Clock Setup: 'IFCLK'                                     ; -0.953 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; Tx_CTL~reg0                                                                                                                                                     ; Led_flash:Flash_LED1|counter[9]                                                                                                                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK                                     ; 25           ;
; Clock Setup: 'PLL:Txclock|altpll:altpll_component|_clk0' ; 13.356 ns ; 25.00 MHz ( period = 39.999 ns ) ; 75.26 MHz ( period = 13.288 ns ) ; Tx_enable                                                                                                                                                       ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'Rx_clock'                                  ; 13.882 ns ; 48.00 MHz ( period = 20.833 ns ) ; 143.86 MHz ( period = 6.951 ns ) ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                         ; Rx_clock                                  ; Rx_clock                                  ; 0            ;
; Clock Hold: 'PLL:Txclock|altpll:altpll_component|_clk0'  ; 0.499 ns  ; 25.00 MHz ( period = 39.999 ns ) ; N/A                              ; test.00001                                                                                                                                                      ; test.00001                                                                                                                                                                              ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'IFCLK'                                      ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; FIFO_ADR[1]~reg0                                                                                                                                                ; FIFO_ADR[1]~reg0                                                                                                                                                                        ; IFCLK                                     ; IFCLK                                     ; 0            ;
; Clock Hold: 'Rx_clock'                                   ; 0.739 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe11a[3] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[3]                         ; Rx_clock                                  ; Rx_clock                                  ; 0            ;
; Total number of failed paths                             ;           ;                                  ;                                  ;                                                                                                                                                                 ;                                                                                                                                                                                         ;                                           ;                                           ; 25           ;
+----------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                    ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                      ; IFCLK              ;                 ; IFCLK                     ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe7|dffe8a   ; dcfifo_eii1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a ; dcfifo_eii1 ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe7|dffe8a   ; dcfifo_eni1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a ; dcfifo_eni1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                            ;
+-------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                           ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; PLL:Txclock|altpll:altpll_component|_clk0 ;                    ; PLL output ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; IFCLK    ; 25                    ; 48                  ; -2.398 ns ;              ;
; PLL:Txclock|altpll:altpll_component|_clk1 ;                    ; PLL output ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; IFCLK    ; 25                    ; 48                  ; 7.604 ns  ;              ;
; IFCLK                                     ; IFCLK              ; User Pin   ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; Rx_clock                                  ;                    ; User Pin   ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+-------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL:Txclock|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                           ; To                                                                                                                                                                                        ; From Clock                                ; To Clock                                  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 13.356 ns                               ; 75.26 MHz ( period = 13.288 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 6.404 ns                ;
; 13.442 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 6.318 ns                ;
; 13.528 ns                               ; 77.26 MHz ( period = 12.944 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 6.232 ns                ;
; 13.595 ns                               ; 78.06 MHz ( period = 12.810 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1                     ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.733 ns                 ; 6.138 ns                ;
; 13.614 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 6.146 ns                ;
; 13.618 ns                               ; 78.35 MHz ( period = 12.764 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0                     ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.738 ns                 ; 6.120 ns                ;
; 13.700 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 6.060 ns                ;
; 13.890 ns                               ; 81.83 MHz ( period = 12.220 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 5.870 ns                ;
; 13.950 ns                               ; 82.66 MHz ( period = 12.098 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[0]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.742 ns                 ; 5.792 ns                ;
; 13.976 ns                               ; 83.00 MHz ( period = 12.048 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 5.784 ns                ;
; 13.984 ns                               ; 83.11 MHz ( period = 12.032 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2                     ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.744 ns                 ; 5.760 ns                ;
; 13.990 ns                               ; 83.19 MHz ( period = 12.020 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6                     ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.741 ns                 ; 5.751 ns                ;
; 13.995 ns                               ; 83.26 MHz ( period = 12.010 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3                     ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.736 ns                 ; 5.741 ns                ;
; 14.004 ns                               ; 83.39 MHz ( period = 11.992 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4                     ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.742 ns                 ; 5.738 ns                ;
; 14.052 ns                               ; 84.08 MHz ( period = 11.894 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[8]  ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.742 ns                 ; 5.690 ns                ;
; 14.062 ns                               ; 84.20 MHz ( period = 11.876 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 5.698 ns                ;
; 14.064 ns                               ; 84.25 MHz ( period = 11.870 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[7]                                                 ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.711 ns                 ; 5.647 ns                ;
; 14.148 ns                               ; 85.44 MHz ( period = 11.704 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 5.612 ns                ;
; 14.234 ns                               ; 86.72 MHz ( period = 11.532 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 5.526 ns                ;
; 14.320 ns                               ; 88.03 MHz ( period = 11.360 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 5.440 ns                ;
; 14.331 ns                               ; 88.21 MHz ( period = 11.336 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[5]  ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.740 ns                 ; 5.409 ns                ;
; 14.348 ns                               ; 88.48 MHz ( period = 11.302 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[5]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.726 ns                 ; 5.378 ns                ;
; 14.375 ns                               ; 88.90 MHz ( period = 11.248 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[0]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.742 ns                 ; 5.367 ns                ;
; 14.376 ns                               ; 88.92 MHz ( period = 11.246 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[0]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.742 ns                 ; 5.366 ns                ;
; 14.378 ns                               ; 88.95 MHz ( period = 11.242 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[10] ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.740 ns                 ; 5.362 ns                ;
; 14.406 ns                               ; 89.38 MHz ( period = 11.188 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 5.354 ns                ;
; 14.412 ns                               ; 89.48 MHz ( period = 11.176 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7                     ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.731 ns                 ; 5.319 ns                ;
; 14.456 ns                               ; 90.20 MHz ( period = 11.086 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[2]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.740 ns                 ; 5.284 ns                ;
; 14.554 ns                               ; 91.83 MHz ( period = 10.890 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[0]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 5.176 ns                ;
; 14.576 ns                               ; 92.20 MHz ( period = 10.846 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[1]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 5.154 ns                ;
; 14.617 ns                               ; 92.90 MHz ( period = 10.764 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[2]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 5.113 ns                ;
; 14.684 ns                               ; 94.07 MHz ( period = 10.630 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[3]  ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.746 ns                 ; 5.062 ns                ;
; 14.690 ns                               ; 94.18 MHz ( period = 10.618 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[8]                                                 ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.731 ns                 ; 5.041 ns                ;
; 14.696 ns                               ; 94.29 MHz ( period = 10.606 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[4]  ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.736 ns                 ; 5.040 ns                ;
; 14.705 ns                               ; 94.45 MHz ( period = 10.588 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[9]  ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.740 ns                 ; 5.035 ns                ;
; 14.745 ns                               ; 95.17 MHz ( period = 10.508 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[10]                                                ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.731 ns                 ; 4.986 ns                ;
; 14.760 ns                               ; 95.44 MHz ( period = 10.478 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[3]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.970 ns                ;
; 14.773 ns                               ; 95.68 MHz ( period = 10.452 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[5]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.726 ns                 ; 4.953 ns                ;
; 14.774 ns                               ; 95.69 MHz ( period = 10.450 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[5]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.726 ns                 ; 4.952 ns                ;
; 14.789 ns                               ; 95.97 MHz ( period = 10.420 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[4]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.941 ns                ;
; 14.793 ns                               ; 96.02 MHz ( period = 10.414 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5                     ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.728 ns                 ; 4.935 ns                ;
; 14.817 ns                               ; 96.49 MHz ( period = 10.364 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[6]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.726 ns                 ; 4.909 ns                ;
; 14.824 ns                               ; 96.62 MHz ( period = 10.350 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[0]                                                 ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.906 ns                ;
; 14.876 ns                               ; 97.60 MHz ( period = 10.246 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[5]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.854 ns                ;
; 14.881 ns                               ; 97.69 MHz ( period = 10.236 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[2]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.740 ns                 ; 4.859 ns                ;
; 14.882 ns                               ; 97.71 MHz ( period = 10.234 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[2]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.740 ns                 ; 4.858 ns                ;
; 14.882 ns                               ; 97.71 MHz ( period = 10.234 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[6]                                                 ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.848 ns                ;
; 14.883 ns                               ; 97.71 MHz ( period = 10.234 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 4.877 ns                ;
; 14.911 ns                               ; 98.27 MHz ( period = 10.176 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[11] ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.742 ns                 ; 4.831 ns                ;
; 14.925 ns                               ; 98.54 MHz ( period = 10.148 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[7]  ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.805 ns                ;
; 14.927 ns                               ; 98.58 MHz ( period = 10.144 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[5]                                                 ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.803 ns                ;
; 14.944 ns                               ; 98.91 MHz ( period = 10.110 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[3]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.740 ns                 ; 4.796 ns                ;
; 14.950 ns                               ; 99.03 MHz ( period = 10.098 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[6]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.780 ns                ;
; 14.959 ns                               ; 99.21 MHz ( period = 10.080 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[7]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.735 ns                 ; 4.776 ns                ;
; 14.979 ns                               ; 99.60 MHz ( period = 10.040 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[0]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.751 ns                ;
; 14.980 ns                               ; 99.62 MHz ( period = 10.038 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[0]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.750 ns                ;
; 14.982 ns                               ; 99.66 MHz ( period = 10.034 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[1]  ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.740 ns                 ; 4.758 ns                ;
; 14.994 ns                               ; 99.90 MHz ( period = 10.010 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[6]  ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.729 ns                 ; 4.735 ns                ;
; 15.001 ns                               ; 100.04 MHz ( period = 9.996 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[1]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.729 ns                ;
; 15.002 ns                               ; 100.06 MHz ( period = 9.994 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[1]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.728 ns                ;
; 15.004 ns                               ; 100.08 MHz ( period = 9.992 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~porta_address_reg11 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 4.758 ns                ;
; 15.004 ns                               ; 100.08 MHz ( period = 9.992 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~porta_address_reg10 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 4.758 ns                ;
; 15.004 ns                               ; 100.08 MHz ( period = 9.992 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~porta_address_reg9  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 4.758 ns                ;
; 15.004 ns                               ; 100.08 MHz ( period = 9.992 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~porta_address_reg8  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 4.758 ns                ;
; 15.004 ns                               ; 100.08 MHz ( period = 9.992 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~porta_address_reg7  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 4.758 ns                ;
; 15.004 ns                               ; 100.08 MHz ( period = 9.992 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~porta_address_reg6  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 4.758 ns                ;
; 15.004 ns                               ; 100.08 MHz ( period = 9.992 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~porta_address_reg5  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 4.758 ns                ;
; 15.004 ns                               ; 100.08 MHz ( period = 9.992 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~porta_address_reg4  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 4.758 ns                ;
; 15.004 ns                               ; 100.08 MHz ( period = 9.992 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~porta_address_reg3  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 4.758 ns                ;
; 15.004 ns                               ; 100.08 MHz ( period = 9.992 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~porta_address_reg2  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 4.758 ns                ;
; 15.004 ns                               ; 100.08 MHz ( period = 9.992 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~porta_address_reg1  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 4.758 ns                ;
; 15.004 ns                               ; 100.08 MHz ( period = 9.992 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~porta_address_reg0  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.762 ns                 ; 4.758 ns                ;
; 15.010 ns                               ; 100.20 MHz ( period = 9.980 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg11 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.758 ns                 ; 4.748 ns                ;
; 15.010 ns                               ; 100.20 MHz ( period = 9.980 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg10 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.758 ns                 ; 4.748 ns                ;
; 15.010 ns                               ; 100.20 MHz ( period = 9.980 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg9  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.758 ns                 ; 4.748 ns                ;
; 15.010 ns                               ; 100.20 MHz ( period = 9.980 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg8  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.758 ns                 ; 4.748 ns                ;
; 15.010 ns                               ; 100.20 MHz ( period = 9.980 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg7  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.758 ns                 ; 4.748 ns                ;
; 15.010 ns                               ; 100.20 MHz ( period = 9.980 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg6  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.758 ns                 ; 4.748 ns                ;
; 15.010 ns                               ; 100.20 MHz ( period = 9.980 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg5  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.758 ns                 ; 4.748 ns                ;
; 15.010 ns                               ; 100.20 MHz ( period = 9.980 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg4  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.758 ns                 ; 4.748 ns                ;
; 15.010 ns                               ; 100.20 MHz ( period = 9.980 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg3  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.758 ns                 ; 4.748 ns                ;
; 15.010 ns                               ; 100.20 MHz ( period = 9.980 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg2  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.758 ns                 ; 4.748 ns                ;
; 15.010 ns                               ; 100.20 MHz ( period = 9.980 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg1  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.758 ns                 ; 4.748 ns                ;
; 15.010 ns                               ; 100.20 MHz ( period = 9.980 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg0  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.758 ns                 ; 4.748 ns                ;
; 15.011 ns                               ; 100.22 MHz ( period = 9.978 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~porta_address_reg11 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 4.742 ns                ;
; 15.011 ns                               ; 100.22 MHz ( period = 9.978 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~porta_address_reg10 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 4.742 ns                ;
; 15.011 ns                               ; 100.22 MHz ( period = 9.978 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~porta_address_reg9  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 4.742 ns                ;
; 15.011 ns                               ; 100.22 MHz ( period = 9.978 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~porta_address_reg8  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 4.742 ns                ;
; 15.011 ns                               ; 100.22 MHz ( period = 9.978 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~porta_address_reg7  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 4.742 ns                ;
; 15.011 ns                               ; 100.22 MHz ( period = 9.978 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~porta_address_reg6  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 4.742 ns                ;
; 15.011 ns                               ; 100.22 MHz ( period = 9.978 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~porta_address_reg5  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 4.742 ns                ;
; 15.011 ns                               ; 100.22 MHz ( period = 9.978 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~porta_address_reg4  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 4.742 ns                ;
; 15.011 ns                               ; 100.22 MHz ( period = 9.978 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~porta_address_reg3  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 4.742 ns                ;
; 15.011 ns                               ; 100.22 MHz ( period = 9.978 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~porta_address_reg2  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 4.742 ns                ;
; 15.011 ns                               ; 100.22 MHz ( period = 9.978 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~porta_address_reg1  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 4.742 ns                ;
; 15.011 ns                               ; 100.22 MHz ( period = 9.978 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~porta_address_reg0  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.753 ns                 ; 4.742 ns                ;
; 15.042 ns                               ; 100.87 MHz ( period = 9.914 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[2]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.688 ns                ;
; 15.043 ns                               ; 100.89 MHz ( period = 9.912 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[2]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.687 ns                ;
; 15.052 ns                               ; 101.05 MHz ( period = 9.896 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg11 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 4.699 ns                ;
; 15.052 ns                               ; 101.05 MHz ( period = 9.896 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg10 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 4.699 ns                ;
; 15.052 ns                               ; 101.05 MHz ( period = 9.896 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg9  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 4.699 ns                ;
; 15.052 ns                               ; 101.05 MHz ( period = 9.896 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg8  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 4.699 ns                ;
; 15.052 ns                               ; 101.05 MHz ( period = 9.896 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg7  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 4.699 ns                ;
; 15.052 ns                               ; 101.05 MHz ( period = 9.896 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg6  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 4.699 ns                ;
; 15.052 ns                               ; 101.05 MHz ( period = 9.896 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg5  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 4.699 ns                ;
; 15.052 ns                               ; 101.05 MHz ( period = 9.896 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg4  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 4.699 ns                ;
; 15.052 ns                               ; 101.05 MHz ( period = 9.896 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg3  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 4.699 ns                ;
; 15.052 ns                               ; 101.05 MHz ( period = 9.896 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg2  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 4.699 ns                ;
; 15.052 ns                               ; 101.05 MHz ( period = 9.896 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg1  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 4.699 ns                ;
; 15.052 ns                               ; 101.05 MHz ( period = 9.896 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg0  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.751 ns                 ; 4.699 ns                ;
; 15.055 ns                               ; 101.13 MHz ( period = 9.888 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[11] ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.742 ns                 ; 4.687 ns                ;
; 15.087 ns                               ; 101.77 MHz ( period = 9.826 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg11 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.764 ns                 ; 4.677 ns                ;
; 15.087 ns                               ; 101.77 MHz ( period = 9.826 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg10 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.764 ns                 ; 4.677 ns                ;
; 15.087 ns                               ; 101.77 MHz ( period = 9.826 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg9  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.764 ns                 ; 4.677 ns                ;
; 15.087 ns                               ; 101.77 MHz ( period = 9.826 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg8  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.764 ns                 ; 4.677 ns                ;
; 15.087 ns                               ; 101.77 MHz ( period = 9.826 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg7  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.764 ns                 ; 4.677 ns                ;
; 15.087 ns                               ; 101.77 MHz ( period = 9.826 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg6  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.764 ns                 ; 4.677 ns                ;
; 15.087 ns                               ; 101.77 MHz ( period = 9.826 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg5  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.764 ns                 ; 4.677 ns                ;
; 15.087 ns                               ; 101.77 MHz ( period = 9.826 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg4  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.764 ns                 ; 4.677 ns                ;
; 15.087 ns                               ; 101.77 MHz ( period = 9.826 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg3  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.764 ns                 ; 4.677 ns                ;
; 15.087 ns                               ; 101.77 MHz ( period = 9.826 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg2  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.764 ns                 ; 4.677 ns                ;
; 15.087 ns                               ; 101.77 MHz ( period = 9.826 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg1  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.764 ns                 ; 4.677 ns                ;
; 15.087 ns                               ; 101.77 MHz ( period = 9.826 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg0  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.764 ns                 ; 4.677 ns                ;
; 15.091 ns                               ; 101.85 MHz ( period = 9.818 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg11 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.756 ns                 ; 4.665 ns                ;
; 15.091 ns                               ; 101.85 MHz ( period = 9.818 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg10 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.756 ns                 ; 4.665 ns                ;
; 15.091 ns                               ; 101.85 MHz ( period = 9.818 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg9  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.756 ns                 ; 4.665 ns                ;
; 15.091 ns                               ; 101.85 MHz ( period = 9.818 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg8  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.756 ns                 ; 4.665 ns                ;
; 15.091 ns                               ; 101.85 MHz ( period = 9.818 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg7  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.756 ns                 ; 4.665 ns                ;
; 15.091 ns                               ; 101.85 MHz ( period = 9.818 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg6  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.756 ns                 ; 4.665 ns                ;
; 15.091 ns                               ; 101.85 MHz ( period = 9.818 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg5  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.756 ns                 ; 4.665 ns                ;
; 15.091 ns                               ; 101.85 MHz ( period = 9.818 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg4  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.756 ns                 ; 4.665 ns                ;
; 15.091 ns                               ; 101.85 MHz ( period = 9.818 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg3  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.756 ns                 ; 4.665 ns                ;
; 15.091 ns                               ; 101.85 MHz ( period = 9.818 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg2  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.756 ns                 ; 4.665 ns                ;
; 15.091 ns                               ; 101.85 MHz ( period = 9.818 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg1  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.756 ns                 ; 4.665 ns                ;
; 15.091 ns                               ; 101.85 MHz ( period = 9.818 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg0  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.756 ns                 ; 4.665 ns                ;
; 15.122 ns                               ; 102.52 MHz ( period = 9.754 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[1]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.735 ns                 ; 4.613 ns                ;
; 15.126 ns                               ; 102.61 MHz ( period = 9.746 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[1]  ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.740 ns                 ; 4.614 ns                ;
; 15.167 ns                               ; 103.48 MHz ( period = 9.664 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[4]                                                 ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.731 ns                 ; 4.564 ns                ;
; 15.185 ns                               ; 103.86 MHz ( period = 9.628 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[3]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.545 ns                ;
; 15.186 ns                               ; 103.89 MHz ( period = 9.626 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[3]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.544 ns                ;
; 15.213 ns                               ; 104.47 MHz ( period = 9.572 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[7]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.517 ns                ;
; 15.214 ns                               ; 104.49 MHz ( period = 9.570 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[4]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.516 ns                ;
; 15.215 ns                               ; 104.52 MHz ( period = 9.568 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[4]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.515 ns                ;
; 15.222 ns                               ; 104.67 MHz ( period = 9.554 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[9]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.736 ns                 ; 4.514 ns                ;
; 15.242 ns                               ; 105.11 MHz ( period = 9.514 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[6]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.726 ns                 ; 4.484 ns                ;
; 15.243 ns                               ; 105.13 MHz ( period = 9.512 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[6]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.726 ns                 ; 4.483 ns                ;
; 15.293 ns                               ; 106.25 MHz ( period = 9.412 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[8]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.437 ns                ;
; 15.301 ns                               ; 106.43 MHz ( period = 9.396 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[5]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.429 ns                ;
; 15.302 ns                               ; 106.45 MHz ( period = 9.394 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[5]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.428 ns                ;
; 15.357 ns                               ; 107.71 MHz ( period = 9.284 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[11]                              ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.726 ns                 ; 4.369 ns                ;
; 15.364 ns                               ; 107.85 MHz ( period = 9.272 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b|safe_q[0]                                                             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 4.396 ns                ;
; 15.364 ns                               ; 107.85 MHz ( period = 9.272 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b|safe_q[1]                                                             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.760 ns                 ; 4.396 ns                ;
; 15.369 ns                               ; 107.99 MHz ( period = 9.260 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[3]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.740 ns                 ; 4.371 ns                ;
; 15.370 ns                               ; 108.01 MHz ( period = 9.258 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[3]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.740 ns                 ; 4.370 ns                ;
; 15.375 ns                               ; 108.13 MHz ( period = 9.248 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[6]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.355 ns                ;
; 15.376 ns                               ; 108.15 MHz ( period = 9.246 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[6]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.354 ns                ;
; 15.380 ns                               ; 108.25 MHz ( period = 9.238 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[3]  ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.746 ns                 ; 4.366 ns                ;
; 15.384 ns                               ; 108.34 MHz ( period = 9.230 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[9]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.740 ns                 ; 4.356 ns                ;
; 15.384 ns                               ; 108.34 MHz ( period = 9.230 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[7]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.735 ns                 ; 4.351 ns                ;
; 15.385 ns                               ; 108.37 MHz ( period = 9.228 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[7]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.735 ns                 ; 4.350 ns                ;
; 15.387 ns                               ; 108.41 MHz ( period = 9.224 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[4]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.735 ns                 ; 4.348 ns                ;
; 15.401 ns                               ; 108.74 MHz ( period = 9.196 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[9]  ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.740 ns                 ; 4.339 ns                ;
; 15.405 ns                               ; 108.84 MHz ( period = 9.188 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[2]                                                 ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.325 ns                ;
; 15.415 ns                               ; 109.08 MHz ( period = 9.168 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[8]                               ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.736 ns                 ; 4.321 ns                ;
; 15.417 ns                               ; 109.10 MHz ( period = 9.166 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~porta_address_reg11 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.748 ns                 ; 4.331 ns                ;
; 15.417 ns                               ; 109.10 MHz ( period = 9.166 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~porta_address_reg10 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.748 ns                 ; 4.331 ns                ;
; 15.417 ns                               ; 109.10 MHz ( period = 9.166 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~porta_address_reg9  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.748 ns                 ; 4.331 ns                ;
; 15.417 ns                               ; 109.10 MHz ( period = 9.166 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~porta_address_reg8  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.748 ns                 ; 4.331 ns                ;
; 15.417 ns                               ; 109.10 MHz ( period = 9.166 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~porta_address_reg7  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.748 ns                 ; 4.331 ns                ;
; 15.417 ns                               ; 109.10 MHz ( period = 9.166 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~porta_address_reg6  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.748 ns                 ; 4.331 ns                ;
; 15.417 ns                               ; 109.10 MHz ( period = 9.166 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~porta_address_reg5  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.748 ns                 ; 4.331 ns                ;
; 15.417 ns                               ; 109.10 MHz ( period = 9.166 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~porta_address_reg4  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.748 ns                 ; 4.331 ns                ;
; 15.417 ns                               ; 109.10 MHz ( period = 9.166 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~porta_address_reg3  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.748 ns                 ; 4.331 ns                ;
; 15.417 ns                               ; 109.10 MHz ( period = 9.166 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~porta_address_reg2  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.748 ns                 ; 4.331 ns                ;
; 15.417 ns                               ; 109.10 MHz ( period = 9.166 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~porta_address_reg1  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.748 ns                 ; 4.331 ns                ;
; 15.417 ns                               ; 109.10 MHz ( period = 9.166 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~porta_address_reg0  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.748 ns                 ; 4.331 ns                ;
; 15.459 ns                               ; 110.11 MHz ( period = 9.082 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg11 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.302 ns                ;
; 15.459 ns                               ; 110.11 MHz ( period = 9.082 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg10 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.302 ns                ;
; 15.459 ns                               ; 110.11 MHz ( period = 9.082 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg9  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.302 ns                ;
; 15.459 ns                               ; 110.11 MHz ( period = 9.082 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg8  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.302 ns                ;
; 15.459 ns                               ; 110.11 MHz ( period = 9.082 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg7  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.302 ns                ;
; 15.459 ns                               ; 110.11 MHz ( period = 9.082 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg6  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.302 ns                ;
; 15.459 ns                               ; 110.11 MHz ( period = 9.082 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg5  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.302 ns                ;
; 15.459 ns                               ; 110.11 MHz ( period = 9.082 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg4  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.302 ns                ;
; 15.459 ns                               ; 110.11 MHz ( period = 9.082 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg3  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.302 ns                ;
; 15.459 ns                               ; 110.11 MHz ( period = 9.082 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg2  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.302 ns                ;
; 15.459 ns                               ; 110.11 MHz ( period = 9.082 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg1  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.302 ns                ;
; 15.459 ns                               ; 110.11 MHz ( period = 9.082 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg0  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 4.302 ns                ;
; 15.514 ns                               ; 111.48 MHz ( period = 8.970 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[10]                              ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.740 ns                 ; 4.226 ns                ;
; 15.532 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[8]  ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.742 ns                 ; 4.210 ns                ;
; 15.544 ns                               ; 112.23 MHz ( period = 8.910 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[7]                                                 ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.711 ns                 ; 4.167 ns                ;
; 15.547 ns                               ; 112.31 MHz ( period = 8.904 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[1]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.735 ns                 ; 4.188 ns                ;
; 15.548 ns                               ; 112.33 MHz ( period = 8.902 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[1]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.735 ns                 ; 4.187 ns                ;
; 15.558 ns                               ; 112.59 MHz ( period = 8.882 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[0]  ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.172 ns                ;
; 15.638 ns                               ; 114.65 MHz ( period = 8.722 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[7]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.092 ns                ;
; 15.639 ns                               ; 114.68 MHz ( period = 8.720 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[7]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.091 ns                ;
; 15.647 ns                               ; 114.89 MHz ( period = 8.704 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[9]                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.736 ns                 ; 4.089 ns                ;
; 15.648 ns                               ; 114.92 MHz ( period = 8.702 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[9]                               ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.736 ns                 ; 4.088 ns                ;
; 15.655 ns                               ; 115.10 MHz ( period = 8.688 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[2]  ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 19.999 ns                   ; 19.730 ns                 ; 4.075 ns                ;
; 15.672 ns                               ; 115.53 MHz ( period = 8.656 ns )                    ; Tx_enable                                                                                                                                                      ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|out_address_reg_a[0]             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.729 ns                 ; 4.057 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                ;                                                                                                                                                                                           ;                                           ;                                           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                             ; To                                                                                                                                                                                       ; From Clock                                ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; -0.953 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[9]                                                                                                                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.810 ns                  ; 1.763 ns                ;
; -0.953 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[8]                                                                                                                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.810 ns                  ; 1.763 ns                ;
; -0.953 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[10]                                                                                                                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.810 ns                  ; 1.763 ns                ;
; -0.953 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[11]                                                                                                                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.810 ns                  ; 1.763 ns                ;
; -0.953 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[5]                                                                                                                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.810 ns                  ; 1.763 ns                ;
; -0.953 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[6]                                                                                                                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.810 ns                  ; 1.763 ns                ;
; -0.953 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[7]                                                                                                                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.810 ns                  ; 1.763 ns                ;
; -0.953 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[4]                                                                                                                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.810 ns                  ; 1.763 ns                ;
; -0.953 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[1]                                                                                                                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.810 ns                  ; 1.763 ns                ;
; -0.953 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[0]                                                                                                                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.810 ns                  ; 1.763 ns                ;
; -0.953 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[3]                                                                                                                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.810 ns                  ; 1.763 ns                ;
; -0.953 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[2]                                                                                                                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.810 ns                  ; 1.763 ns                ;
; -0.553 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[12]                                                                                                                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.815 ns                  ; 1.368 ns                ;
; -0.553 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[14]                                                                                                                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.815 ns                  ; 1.368 ns                ;
; -0.553 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[13]                                                                                                                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.815 ns                  ; 1.368 ns                ;
; -0.553 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[15]                                                                                                                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.815 ns                  ; 1.368 ns                ;
; -0.553 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[21]                                                                                                                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.815 ns                  ; 1.368 ns                ;
; -0.553 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[20]                                                                                                                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.815 ns                  ; 1.368 ns                ;
; -0.553 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[23]                                                                                                                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.815 ns                  ; 1.368 ns                ;
; -0.553 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[22]                                                                                                                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.815 ns                  ; 1.368 ns                ;
; -0.553 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[17]                                                                                                                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.815 ns                  ; 1.368 ns                ;
; -0.553 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[16]                                                                                                                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.815 ns                  ; 1.368 ns                ;
; -0.553 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[19]                                                                                                                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.815 ns                  ; 1.368 ns                ;
; -0.553 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|counter[18]                                                                                                                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.815 ns                  ; 1.368 ns                ;
; -0.537 ns                               ; None                                                ; Tx_CTL~reg0                                                                                                                                                      ; Led_flash:Flash_LED1|LED                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; IFCLK    ; 0.725 ns                    ; 0.813 ns                  ; 1.350 ns                ;
; 4.129 ns                                ; 79.52 MHz ( period = 12.576 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_address_reg9 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.216 ns                 ; 6.087 ns                ;
; 4.129 ns                                ; 79.52 MHz ( period = 12.576 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_address_reg8 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.216 ns                 ; 6.087 ns                ;
; 4.129 ns                                ; 79.52 MHz ( period = 12.576 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_address_reg7 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.216 ns                 ; 6.087 ns                ;
; 4.129 ns                                ; 79.52 MHz ( period = 12.576 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_address_reg6 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.216 ns                 ; 6.087 ns                ;
; 4.129 ns                                ; 79.52 MHz ( period = 12.576 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_address_reg5 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.216 ns                 ; 6.087 ns                ;
; 4.129 ns                                ; 79.52 MHz ( period = 12.576 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_address_reg4 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.216 ns                 ; 6.087 ns                ;
; 4.129 ns                                ; 79.52 MHz ( period = 12.576 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_address_reg3 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.216 ns                 ; 6.087 ns                ;
; 4.129 ns                                ; 79.52 MHz ( period = 12.576 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_address_reg2 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.216 ns                 ; 6.087 ns                ;
; 4.129 ns                                ; 79.52 MHz ( period = 12.576 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_address_reg1 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.216 ns                 ; 6.087 ns                ;
; 4.129 ns                                ; 79.52 MHz ( period = 12.576 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_address_reg0 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.216 ns                 ; 6.087 ns                ;
; 4.129 ns                                ; 79.52 MHz ( period = 12.576 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_datain_reg3  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.196 ns                 ; 6.067 ns                ;
; 4.129 ns                                ; 79.52 MHz ( period = 12.576 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_datain_reg2  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.196 ns                 ; 6.067 ns                ;
; 4.129 ns                                ; 79.52 MHz ( period = 12.576 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_datain_reg1  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.196 ns                 ; 6.067 ns                ;
; 4.129 ns                                ; 79.52 MHz ( period = 12.576 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_datain_reg0  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.196 ns                 ; 6.067 ns                ;
; 4.129 ns                                ; 79.52 MHz ( period = 12.576 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_we_reg       ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.216 ns                 ; 6.087 ns                ;
; 4.168 ns                                ; 80.01 MHz ( period = 12.498 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_address_reg9 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.213 ns                 ; 6.045 ns                ;
; 4.168 ns                                ; 80.01 MHz ( period = 12.498 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_address_reg8 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.213 ns                 ; 6.045 ns                ;
; 4.168 ns                                ; 80.01 MHz ( period = 12.498 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_address_reg7 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.213 ns                 ; 6.045 ns                ;
; 4.168 ns                                ; 80.01 MHz ( period = 12.498 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_address_reg6 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.213 ns                 ; 6.045 ns                ;
; 4.168 ns                                ; 80.01 MHz ( period = 12.498 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_address_reg5 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.213 ns                 ; 6.045 ns                ;
; 4.168 ns                                ; 80.01 MHz ( period = 12.498 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_address_reg4 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.213 ns                 ; 6.045 ns                ;
; 4.168 ns                                ; 80.01 MHz ( period = 12.498 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_address_reg3 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.213 ns                 ; 6.045 ns                ;
; 4.168 ns                                ; 80.01 MHz ( period = 12.498 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_address_reg2 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.213 ns                 ; 6.045 ns                ;
; 4.168 ns                                ; 80.01 MHz ( period = 12.498 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_address_reg1 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.213 ns                 ; 6.045 ns                ;
; 4.168 ns                                ; 80.01 MHz ( period = 12.498 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_address_reg0 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.213 ns                 ; 6.045 ns                ;
; 4.168 ns                                ; 80.01 MHz ( period = 12.498 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_datain_reg3  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.193 ns                 ; 6.025 ns                ;
; 4.168 ns                                ; 80.01 MHz ( period = 12.498 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_datain_reg2  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.193 ns                 ; 6.025 ns                ;
; 4.168 ns                                ; 80.01 MHz ( period = 12.498 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_datain_reg1  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.193 ns                 ; 6.025 ns                ;
; 4.168 ns                                ; 80.01 MHz ( period = 12.498 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_datain_reg0  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.193 ns                 ; 6.025 ns                ;
; 4.168 ns                                ; 80.01 MHz ( period = 12.498 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_we_reg       ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.213 ns                 ; 6.045 ns                ;
; 4.408 ns                                ; 83.22 MHz ( period = 12.016 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[9]                                                   ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 5.743 ns                ;
; 4.426 ns                                ; 83.47 MHz ( period = 11.980 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[0]                                                   ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 5.725 ns                ;
; 4.436 ns                                ; 83.61 MHz ( period = 11.960 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[8]                                                   ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 5.715 ns                ;
; 4.500 ns                                ; 84.52 MHz ( period = 11.832 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[6]  ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 5.651 ns                ;
; 4.534 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_address_reg9 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.208 ns                 ; 5.674 ns                ;
; 4.534 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_address_reg8 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.208 ns                 ; 5.674 ns                ;
; 4.534 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_address_reg7 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.208 ns                 ; 5.674 ns                ;
; 4.534 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_address_reg6 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.208 ns                 ; 5.674 ns                ;
; 4.534 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_address_reg5 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.208 ns                 ; 5.674 ns                ;
; 4.534 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_address_reg4 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.208 ns                 ; 5.674 ns                ;
; 4.534 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_address_reg3 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.208 ns                 ; 5.674 ns                ;
; 4.534 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_address_reg2 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.208 ns                 ; 5.674 ns                ;
; 4.534 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_address_reg1 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.208 ns                 ; 5.674 ns                ;
; 4.534 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_address_reg0 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.208 ns                 ; 5.674 ns                ;
; 4.534 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_datain_reg3  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.188 ns                 ; 5.654 ns                ;
; 4.534 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_datain_reg2  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.188 ns                 ; 5.654 ns                ;
; 4.534 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_datain_reg1  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.188 ns                 ; 5.654 ns                ;
; 4.534 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_datain_reg0  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.188 ns                 ; 5.654 ns                ;
; 4.534 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_we_reg       ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.208 ns                 ; 5.674 ns                ;
; 4.535 ns                                ; 85.02 MHz ( period = 11.762 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[9]                                                   ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.142 ns                 ; 5.607 ns                ;
; 4.580 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_address_reg9 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.203 ns                 ; 5.623 ns                ;
; 4.580 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_address_reg8 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.203 ns                 ; 5.623 ns                ;
; 4.580 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_address_reg7 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.203 ns                 ; 5.623 ns                ;
; 4.580 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_address_reg6 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.203 ns                 ; 5.623 ns                ;
; 4.580 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_address_reg5 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.203 ns                 ; 5.623 ns                ;
; 4.580 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_address_reg4 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.203 ns                 ; 5.623 ns                ;
; 4.580 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_address_reg3 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.203 ns                 ; 5.623 ns                ;
; 4.580 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_address_reg2 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.203 ns                 ; 5.623 ns                ;
; 4.580 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_address_reg1 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.203 ns                 ; 5.623 ns                ;
; 4.580 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_address_reg0 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.203 ns                 ; 5.623 ns                ;
; 4.580 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_datain_reg3  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.183 ns                 ; 5.603 ns                ;
; 4.580 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_datain_reg2  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.183 ns                 ; 5.603 ns                ;
; 4.580 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_datain_reg1  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.183 ns                 ; 5.603 ns                ;
; 4.580 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_datain_reg0  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.183 ns                 ; 5.603 ns                ;
; 4.580 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_we_reg       ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.203 ns                 ; 5.623 ns                ;
; 4.580 ns                                ; 85.68 MHz ( period = 11.672 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[3]                                                   ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.146 ns                 ; 5.566 ns                ;
; 4.595 ns                                ; 85.90 MHz ( period = 11.642 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[5]  ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 5.556 ns                ;
; 4.596 ns                                ; 85.91 MHz ( period = 11.640 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[6]                                                   ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 5.555 ns                ;
; 4.646 ns                                ; 86.66 MHz ( period = 11.540 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[2]                                                   ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 5.505 ns                ;
; 4.650 ns                                ; 86.72 MHz ( period = 11.532 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[4]                                                   ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 5.501 ns                ;
; 4.662 ns                                ; 86.90 MHz ( period = 11.508 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[9]                                                   ; SLOE~reg0                                                                                                                                                                                ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.490 ns                ;
; 4.680 ns                                ; 87.17 MHz ( period = 11.472 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[0]                                                   ; SLOE~reg0                                                                                                                                                                                ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.472 ns                ;
; 4.696 ns                                ; 87.41 MHz ( period = 11.440 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[9]                                                   ; state_FX[1]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.456 ns                ;
; 4.709 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[9]                                                   ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.443 ns                ;
; 4.710 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Tx_read_clock                                                                                                                                                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.160 ns                 ; 5.450 ns                ;
; 4.714 ns                                ; 87.69 MHz ( period = 11.404 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[0]                                                   ; state_FX[1]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.438 ns                ;
; 4.727 ns                                ; 87.89 MHz ( period = 11.378 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[0]                                                   ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.425 ns                ;
; 4.754 ns                                ; 88.31 MHz ( period = 11.324 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[6]  ; SLOE~reg0                                                                                                                                                                                ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.398 ns                ;
; 4.788 ns                                ; 88.84 MHz ( period = 11.256 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[6]  ; state_FX[1]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.364 ns                ;
; 4.792 ns                                ; 88.90 MHz ( period = 11.248 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[8]    ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.150 ns                 ; 5.358 ns                ;
; 4.796 ns                                ; 88.95 MHz ( period = 11.242 ns )                    ; Tx_read_clock                                                                                                                                                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.160 ns                 ; 5.364 ns                ;
; 4.801 ns                                ; 89.05 MHz ( period = 11.230 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[6]  ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.351 ns                ;
; 4.849 ns                                ; 89.81 MHz ( period = 11.134 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[5]  ; SLOE~reg0                                                                                                                                                                                ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.303 ns                ;
; 4.850 ns                                ; 89.83 MHz ( period = 11.132 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[6]                                                   ; SLOE~reg0                                                                                                                                                                                ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.302 ns                ;
; 4.870 ns                                ; 90.16 MHz ( period = 11.092 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[3]                                                   ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.150 ns                 ; 5.280 ns                ;
; 4.879 ns                                ; 90.30 MHz ( period = 11.074 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[10]                                                  ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.154 ns                 ; 5.275 ns                ;
; 4.882 ns                                ; 90.33 MHz ( period = 11.070 ns )                    ; Tx_read_clock                                                                                                                                                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.160 ns                 ; 5.278 ns                ;
; 4.883 ns                                ; 90.37 MHz ( period = 11.066 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[5]  ; state_FX[1]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.269 ns                ;
; 4.884 ns                                ; 90.38 MHz ( period = 11.064 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[6]                                                   ; state_FX[1]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.268 ns                ;
; 4.896 ns                                ; 90.58 MHz ( period = 11.040 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[5]  ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.256 ns                ;
; 4.897 ns                                ; 90.60 MHz ( period = 11.038 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[6]                                                   ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.255 ns                ;
; 4.900 ns                                ; 90.65 MHz ( period = 11.032 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[2]                                                   ; SLOE~reg0                                                                                                                                                                                ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.252 ns                ;
; 4.904 ns                                ; 90.71 MHz ( period = 11.024 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[4]                                                   ; SLOE~reg0                                                                                                                                                                                ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.248 ns                ;
; 4.906 ns                                ; 90.74 MHz ( period = 11.020 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[1]                                                   ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 5.245 ns                ;
; 4.921 ns                                ; 90.98 MHz ( period = 10.992 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_address_reg9 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.205 ns                 ; 5.284 ns                ;
; 4.921 ns                                ; 90.98 MHz ( period = 10.992 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_address_reg8 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.205 ns                 ; 5.284 ns                ;
; 4.921 ns                                ; 90.98 MHz ( period = 10.992 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_address_reg7 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.205 ns                 ; 5.284 ns                ;
; 4.921 ns                                ; 90.98 MHz ( period = 10.992 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_address_reg6 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.205 ns                 ; 5.284 ns                ;
; 4.921 ns                                ; 90.98 MHz ( period = 10.992 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_address_reg5 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.205 ns                 ; 5.284 ns                ;
; 4.921 ns                                ; 90.98 MHz ( period = 10.992 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_address_reg4 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.205 ns                 ; 5.284 ns                ;
; 4.921 ns                                ; 90.98 MHz ( period = 10.992 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_address_reg3 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.205 ns                 ; 5.284 ns                ;
; 4.921 ns                                ; 90.98 MHz ( period = 10.992 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_address_reg2 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.205 ns                 ; 5.284 ns                ;
; 4.921 ns                                ; 90.98 MHz ( period = 10.992 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_address_reg1 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.205 ns                 ; 5.284 ns                ;
; 4.921 ns                                ; 90.98 MHz ( period = 10.992 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_address_reg0 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.205 ns                 ; 5.284 ns                ;
; 4.921 ns                                ; 90.98 MHz ( period = 10.992 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_datain_reg3  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.185 ns                 ; 5.264 ns                ;
; 4.921 ns                                ; 90.98 MHz ( period = 10.992 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_datain_reg2  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.185 ns                 ; 5.264 ns                ;
; 4.921 ns                                ; 90.98 MHz ( period = 10.992 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_datain_reg1  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.185 ns                 ; 5.264 ns                ;
; 4.921 ns                                ; 90.98 MHz ( period = 10.992 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_datain_reg0  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.185 ns                 ; 5.264 ns                ;
; 4.921 ns                                ; 90.98 MHz ( period = 10.992 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_we_reg       ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.205 ns                 ; 5.284 ns                ;
; 4.934 ns                                ; 91.21 MHz ( period = 10.964 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[2]                                                   ; state_FX[1]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.218 ns                ;
; 4.938 ns                                ; 91.27 MHz ( period = 10.956 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[4]                                                   ; state_FX[1]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.214 ns                ;
; 4.947 ns                                ; 91.42 MHz ( period = 10.938 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[2]                                                   ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.205 ns                ;
; 4.951 ns                                ; 91.49 MHz ( period = 10.930 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[4]                                                   ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 5.201 ns                ;
; 4.954 ns                                ; 91.52 MHz ( period = 10.926 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_address_reg9 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.210 ns                 ; 5.256 ns                ;
; 4.954 ns                                ; 91.52 MHz ( period = 10.926 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_address_reg8 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.210 ns                 ; 5.256 ns                ;
; 4.954 ns                                ; 91.52 MHz ( period = 10.926 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_address_reg7 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.210 ns                 ; 5.256 ns                ;
; 4.954 ns                                ; 91.52 MHz ( period = 10.926 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_address_reg6 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.210 ns                 ; 5.256 ns                ;
; 4.954 ns                                ; 91.52 MHz ( period = 10.926 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_address_reg5 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.210 ns                 ; 5.256 ns                ;
; 4.954 ns                                ; 91.52 MHz ( period = 10.926 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_address_reg4 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.210 ns                 ; 5.256 ns                ;
; 4.954 ns                                ; 91.52 MHz ( period = 10.926 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_address_reg3 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.210 ns                 ; 5.256 ns                ;
; 4.954 ns                                ; 91.52 MHz ( period = 10.926 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_address_reg2 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.210 ns                 ; 5.256 ns                ;
; 4.954 ns                                ; 91.52 MHz ( period = 10.926 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_address_reg1 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.210 ns                 ; 5.256 ns                ;
; 4.954 ns                                ; 91.52 MHz ( period = 10.926 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_address_reg0 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.210 ns                 ; 5.256 ns                ;
; 4.954 ns                                ; 91.52 MHz ( period = 10.926 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_datain_reg3  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.190 ns                 ; 5.236 ns                ;
; 4.954 ns                                ; 91.52 MHz ( period = 10.926 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_datain_reg2  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.190 ns                 ; 5.236 ns                ;
; 4.954 ns                                ; 91.52 MHz ( period = 10.926 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_datain_reg1  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.190 ns                 ; 5.236 ns                ;
; 4.954 ns                                ; 91.52 MHz ( period = 10.926 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_datain_reg0  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.190 ns                 ; 5.236 ns                ;
; 4.954 ns                                ; 91.52 MHz ( period = 10.926 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_we_reg       ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.210 ns                 ; 5.256 ns                ;
; 4.957 ns                                ; 91.59 MHz ( period = 10.918 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[10] ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.154 ns                 ; 5.197 ns                ;
; 4.968 ns                                ; 91.76 MHz ( period = 10.898 ns )                    ; Tx_read_clock                                                                                                                                                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.160 ns                 ; 5.192 ns                ;
; 4.978 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_address_reg9 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.200 ns                 ; 5.222 ns                ;
; 4.978 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_address_reg8 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.200 ns                 ; 5.222 ns                ;
; 4.978 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_address_reg7 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.200 ns                 ; 5.222 ns                ;
; 4.978 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_address_reg6 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.200 ns                 ; 5.222 ns                ;
; 4.978 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_address_reg5 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.200 ns                 ; 5.222 ns                ;
; 4.978 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_address_reg4 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.200 ns                 ; 5.222 ns                ;
; 4.978 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_address_reg3 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.200 ns                 ; 5.222 ns                ;
; 4.978 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_address_reg2 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.200 ns                 ; 5.222 ns                ;
; 4.978 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_address_reg1 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.200 ns                 ; 5.222 ns                ;
; 4.978 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_address_reg0 ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.200 ns                 ; 5.222 ns                ;
; 4.978 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_datain_reg3  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.180 ns                 ; 5.202 ns                ;
; 4.978 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_datain_reg2  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.180 ns                 ; 5.202 ns                ;
; 4.978 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_datain_reg1  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.180 ns                 ; 5.202 ns                ;
; 4.978 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_datain_reg0  ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.180 ns                 ; 5.202 ns                ;
; 4.978 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_we_reg       ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.200 ns                 ; 5.222 ns                ;
; 4.984 ns                                ; 92.03 MHz ( period = 10.866 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa11                                            ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.156 ns                 ; 5.172 ns                ;
; 4.999 ns                                ; 92.30 MHz ( period = 10.834 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[8]                                                   ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.150 ns                 ; 5.151 ns                ;
; 5.022 ns                                ; 92.70 MHz ( period = 10.788 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[8]                                                   ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 5.129 ns                ;
; 5.064 ns                                ; 93.42 MHz ( period = 10.704 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[5]                                                   ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 5.087 ns                ;
; 5.070 ns                                ; 93.51 MHz ( period = 10.694 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa10                                            ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.156 ns                 ; 5.086 ns                ;
; 5.083 ns                                ; 93.76 MHz ( period = 10.666 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[11]                                                  ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.154 ns                 ; 5.071 ns                ;
; 5.098 ns                                ; 94.02 MHz ( period = 10.636 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[9]                                                   ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.141 ns                 ; 5.043 ns                ;
; 5.124 ns                                ; 94.48 MHz ( period = 10.584 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[3]                                                   ; SLOE~reg0                                                                                                                                                                                ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 5.027 ns                ;
; 5.130 ns                                ; 94.59 MHz ( period = 10.572 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[9]  ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.154 ns                 ; 5.024 ns                ;
; 5.133 ns                                ; 94.64 MHz ( period = 10.566 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[10]                                                  ; SLOE~reg0                                                                                                                                                                                ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.155 ns                 ; 5.022 ns                ;
; 5.143 ns                                ; 94.82 MHz ( period = 10.546 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[3]                                                   ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.145 ns                 ; 5.002 ns                ;
; 5.148 ns                                ; 94.91 MHz ( period = 10.536 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[1]  ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.154 ns                 ; 5.006 ns                ;
; 5.156 ns                                ; 95.04 MHz ( period = 10.522 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa9                                             ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.156 ns                 ; 5.000 ns                ;
; 5.158 ns                                ; 95.08 MHz ( period = 10.518 ns )                    ; Tx_read_clock                                                                                                                                                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.160 ns                 ; 5.002 ns                ;
; 5.158 ns                                ; 95.09 MHz ( period = 10.516 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[3]                                                   ; state_FX[1]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 4.993 ns                ;
; 5.160 ns                                ; 95.13 MHz ( period = 10.512 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[1]                                                   ; SLOE~reg0                                                                                                                                                                                ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 4.992 ns                ;
; 5.165 ns                                ; 95.22 MHz ( period = 10.502 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[0]  ; state_FX[0]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 4.986 ns                ;
; 5.167 ns                                ; 95.26 MHz ( period = 10.498 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[10]                                                  ; state_FX[1]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.155 ns                 ; 4.988 ns                ;
; 5.171 ns                                ; 95.33 MHz ( period = 10.490 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[3]                                                   ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 4.980 ns                ;
; 5.180 ns                                ; 95.49 MHz ( period = 10.472 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[10]                                                  ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.155 ns                 ; 4.975 ns                ;
; 5.194 ns                                ; 95.75 MHz ( period = 10.444 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[1]                                                   ; state_FX[1]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 4.958 ns                ;
; 5.206 ns                                ; 95.97 MHz ( period = 10.420 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[0]                                                   ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 4.945 ns                ;
; 5.207 ns                                ; 95.99 MHz ( period = 10.418 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[1]                                                   ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 4.945 ns                ;
; 5.211 ns                                ; 96.06 MHz ( period = 10.410 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[10] ; SLOE~reg0                                                                                                                                                                                ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.155 ns                 ; 4.944 ns                ;
; 5.242 ns                                ; 96.62 MHz ( period = 10.350 ns )                    ; SLRD~reg0                                                                                                                                                        ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa8                                             ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.156 ns                 ; 4.914 ns                ;
; 5.244 ns                                ; 96.66 MHz ( period = 10.346 ns )                    ; Tx_read_clock                                                                                                                                                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; IFCLK                                     ; IFCLK    ; 10.417 ns                   ; 10.160 ns                 ; 4.916 ns                ;
; 5.245 ns                                ; 96.69 MHz ( period = 10.342 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[10] ; state_FX[1]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.155 ns                 ; 4.910 ns                ;
; 5.258 ns                                ; 96.94 MHz ( period = 10.316 ns )                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[10] ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.155 ns                 ; 4.897 ns                ;
; 5.267 ns                                ; 97.11 MHz ( period = 10.298 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[6]                                                   ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 4.884 ns                ;
; 5.270 ns                                ; 97.16 MHz ( period = 10.292 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[0]    ; state_FX[2]                                                                                                                                                                              ; IFCLK                                     ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 4.881 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                  ;                                                                                                                                                                                          ;                                           ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Rx_clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                            ; To                                                                                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 13.882 ns                               ; 143.86 MHz ( period = 6.951 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.576 ns                 ; 6.694 ns                ;
; 13.882 ns                               ; 143.86 MHz ( period = 6.951 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[11]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.576 ns                 ; 6.694 ns                ;
; 13.916 ns                               ; 144.57 MHz ( period = 6.917 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.575 ns                 ; 6.659 ns                ;
; 13.916 ns                               ; 144.57 MHz ( period = 6.917 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[11]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.575 ns                 ; 6.659 ns                ;
; 14.268 ns                               ; 152.32 MHz ( period = 6.565 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[1]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.570 ns                 ; 6.302 ns                ;
; 14.268 ns                               ; 152.32 MHz ( period = 6.565 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[0]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.570 ns                 ; 6.302 ns                ;
; 14.268 ns                               ; 152.32 MHz ( period = 6.565 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[0]                                                         ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.570 ns                 ; 6.302 ns                ;
; 14.268 ns                               ; 152.32 MHz ( period = 6.565 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[1]                                                         ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.570 ns                 ; 6.302 ns                ;
; 14.268 ns                               ; 152.32 MHz ( period = 6.565 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.570 ns                 ; 6.302 ns                ;
; 14.268 ns                               ; 152.32 MHz ( period = 6.565 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.570 ns                 ; 6.302 ns                ;
; 14.268 ns                               ; 152.32 MHz ( period = 6.565 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.570 ns                 ; 6.302 ns                ;
; 14.268 ns                               ; 152.32 MHz ( period = 6.565 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.570 ns                 ; 6.302 ns                ;
; 14.268 ns                               ; 152.32 MHz ( period = 6.565 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.570 ns                 ; 6.302 ns                ;
; 14.295 ns                               ; 152.95 MHz ( period = 6.538 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.910 ns                 ; 6.615 ns                ;
; 14.302 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[1]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 6.267 ns                ;
; 14.302 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[0]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 6.267 ns                ;
; 14.302 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[0]                                                         ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 6.267 ns                ;
; 14.302 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[1]                                                         ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 6.267 ns                ;
; 14.302 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 6.267 ns                ;
; 14.302 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 6.267 ns                ;
; 14.302 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 6.267 ns                ;
; 14.302 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 6.267 ns                ;
; 14.302 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 6.267 ns                ;
; 14.329 ns                               ; 153.75 MHz ( period = 6.504 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 6.580 ns                ;
; 14.345 ns                               ; 154.13 MHz ( period = 6.488 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.575 ns                 ; 6.230 ns                ;
; 14.345 ns                               ; 154.13 MHz ( period = 6.488 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[11]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.575 ns                 ; 6.230 ns                ;
; 14.381 ns                               ; 154.99 MHz ( period = 6.452 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.910 ns                 ; 6.529 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg1   ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.894 ns                 ; 6.488 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg10 ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.914 ns                 ; 6.508 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg9  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.914 ns                 ; 6.508 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg8  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.914 ns                 ; 6.508 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg7  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.914 ns                 ; 6.508 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg6  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.914 ns                 ; 6.508 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg5  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.914 ns                 ; 6.508 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg4  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.914 ns                 ; 6.508 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg3  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.914 ns                 ; 6.508 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg2  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.914 ns                 ; 6.508 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg1  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.914 ns                 ; 6.508 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg0  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.914 ns                 ; 6.508 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg0   ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.894 ns                 ; 6.488 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_we_reg        ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.914 ns                 ; 6.508 ns                ;
; 14.415 ns                               ; 155.81 MHz ( period = 6.418 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 6.494 ns                ;
; 14.440 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg1   ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.893 ns                 ; 6.453 ns                ;
; 14.440 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg10 ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.473 ns                ;
; 14.440 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg9  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.473 ns                ;
; 14.440 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg8  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.473 ns                ;
; 14.440 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg7  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.473 ns                ;
; 14.440 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg6  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.473 ns                ;
; 14.440 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg5  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.473 ns                ;
; 14.440 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg4  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.473 ns                ;
; 14.440 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg3  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.473 ns                ;
; 14.440 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg2  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.473 ns                ;
; 14.440 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg1  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.473 ns                ;
; 14.440 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg0  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.473 ns                ;
; 14.440 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg0   ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.893 ns                 ; 6.453 ns                ;
; 14.440 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_we_reg        ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.473 ns                ;
; 14.450 ns                               ; 156.67 MHz ( period = 6.383 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.575 ns                 ; 6.125 ns                ;
; 14.450 ns                               ; 156.67 MHz ( period = 6.383 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[11]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.575 ns                 ; 6.125 ns                ;
; 14.467 ns                               ; 157.08 MHz ( period = 6.366 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.910 ns                 ; 6.443 ns                ;
; 14.501 ns                               ; 157.93 MHz ( period = 6.332 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 6.408 ns                ;
; 14.553 ns                               ; 159.24 MHz ( period = 6.280 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.910 ns                 ; 6.357 ns                ;
; 14.557 ns                               ; 159.34 MHz ( period = 6.276 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.235 ns                 ; 5.678 ns                ;
; 14.557 ns                               ; 159.34 MHz ( period = 6.276 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[11]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.235 ns                 ; 5.678 ns                ;
; 14.587 ns                               ; 160.10 MHz ( period = 6.246 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 6.322 ns                ;
; 14.639 ns                               ; 161.45 MHz ( period = 6.194 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.910 ns                 ; 6.271 ns                ;
; 14.661 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.575 ns                 ; 5.914 ns                ;
; 14.661 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[11]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.575 ns                 ; 5.914 ns                ;
; 14.673 ns                               ; 162.34 MHz ( period = 6.160 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 6.236 ns                ;
; 14.679 ns                               ; 162.50 MHz ( period = 6.154 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.575 ns                 ; 5.896 ns                ;
; 14.679 ns                               ; 162.50 MHz ( period = 6.154 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[11]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.575 ns                 ; 5.896 ns                ;
; 14.725 ns                               ; 163.72 MHz ( period = 6.108 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.910 ns                 ; 6.185 ns                ;
; 14.731 ns                               ; 163.88 MHz ( period = 6.102 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[1]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.838 ns                ;
; 14.731 ns                               ; 163.88 MHz ( period = 6.102 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[0]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.838 ns                ;
; 14.731 ns                               ; 163.88 MHz ( period = 6.102 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[0]                                                         ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.838 ns                ;
; 14.731 ns                               ; 163.88 MHz ( period = 6.102 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[1]                                                         ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.838 ns                ;
; 14.731 ns                               ; 163.88 MHz ( period = 6.102 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.838 ns                ;
; 14.731 ns                               ; 163.88 MHz ( period = 6.102 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.838 ns                ;
; 14.731 ns                               ; 163.88 MHz ( period = 6.102 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.838 ns                ;
; 14.731 ns                               ; 163.88 MHz ( period = 6.102 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.838 ns                ;
; 14.731 ns                               ; 163.88 MHz ( period = 6.102 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.838 ns                ;
; 14.757 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1   ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.869 ns                 ; 6.112 ns                ;
; 14.757 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg10 ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.889 ns                 ; 6.132 ns                ;
; 14.757 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg9  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.889 ns                 ; 6.132 ns                ;
; 14.757 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg8  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.889 ns                 ; 6.132 ns                ;
; 14.757 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg7  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.889 ns                 ; 6.132 ns                ;
; 14.757 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg6  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.889 ns                 ; 6.132 ns                ;
; 14.757 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg5  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.889 ns                 ; 6.132 ns                ;
; 14.757 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg4  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.889 ns                 ; 6.132 ns                ;
; 14.757 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg3  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.889 ns                 ; 6.132 ns                ;
; 14.757 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg2  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.889 ns                 ; 6.132 ns                ;
; 14.757 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg1  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.889 ns                 ; 6.132 ns                ;
; 14.757 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg0  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.889 ns                 ; 6.132 ns                ;
; 14.757 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0   ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.869 ns                 ; 6.112 ns                ;
; 14.757 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg        ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.889 ns                 ; 6.132 ns                ;
; 14.758 ns                               ; 164.61 MHz ( period = 6.075 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 6.151 ns                ;
; 14.759 ns                               ; 164.64 MHz ( period = 6.074 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 6.150 ns                ;
; 14.761 ns                               ; 164.69 MHz ( period = 6.072 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                 ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.808 ns                ;
; 14.761 ns                               ; 164.69 MHz ( period = 6.072 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                 ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[11]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.808 ns                ;
; 14.791 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1   ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.868 ns                 ; 6.077 ns                ;
; 14.791 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg10 ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.888 ns                 ; 6.097 ns                ;
; 14.791 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg9  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.888 ns                 ; 6.097 ns                ;
; 14.791 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg8  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.888 ns                 ; 6.097 ns                ;
; 14.791 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg7  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.888 ns                 ; 6.097 ns                ;
; 14.791 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg6  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.888 ns                 ; 6.097 ns                ;
; 14.791 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg5  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.888 ns                 ; 6.097 ns                ;
; 14.791 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg4  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.888 ns                 ; 6.097 ns                ;
; 14.791 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg3  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.888 ns                 ; 6.097 ns                ;
; 14.791 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg2  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.888 ns                 ; 6.097 ns                ;
; 14.791 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg1  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.888 ns                 ; 6.097 ns                ;
; 14.791 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg0  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.888 ns                 ; 6.097 ns                ;
; 14.791 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0   ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.868 ns                 ; 6.077 ns                ;
; 14.791 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg        ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.888 ns                 ; 6.097 ns                ;
; 14.811 ns                               ; 166.06 MHz ( period = 6.022 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.910 ns                 ; 6.099 ns                ;
; 14.835 ns                               ; 166.72 MHz ( period = 5.998 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[8] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.734 ns                ;
; 14.835 ns                               ; 166.72 MHz ( period = 5.998 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[8] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[11]                                                                           ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.734 ns                ;
; 14.836 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[1]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.733 ns                ;
; 14.836 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[0]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.733 ns                ;
; 14.836 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[0]                                                         ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.733 ns                ;
; 14.836 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[1]                                                         ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.733 ns                ;
; 14.836 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.733 ns                ;
; 14.836 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.733 ns                ;
; 14.836 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.733 ns                ;
; 14.836 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.733 ns                ;
; 14.836 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.733 ns                ;
; 14.844 ns                               ; 166.97 MHz ( period = 5.989 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 6.065 ns                ;
; 14.845 ns                               ; 167.00 MHz ( period = 5.988 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 6.064 ns                ;
; 14.863 ns                               ; 167.50 MHz ( period = 5.970 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 6.046 ns                ;
; 14.869 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg1   ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.893 ns                 ; 6.024 ns                ;
; 14.869 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg10 ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.044 ns                ;
; 14.869 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg9  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.044 ns                ;
; 14.869 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg8  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.044 ns                ;
; 14.869 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg7  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.044 ns                ;
; 14.869 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg6  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.044 ns                ;
; 14.869 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg5  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.044 ns                ;
; 14.869 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg4  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.044 ns                ;
; 14.869 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg3  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.044 ns                ;
; 14.869 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg2  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.044 ns                ;
; 14.869 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg1  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.044 ns                ;
; 14.869 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg0  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.044 ns                ;
; 14.869 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg0   ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.893 ns                 ; 6.024 ns                ;
; 14.869 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_we_reg        ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 6.044 ns                ;
; 14.906 ns                               ; 168.72 MHz ( period = 5.927 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.540 ns                 ; 5.634 ns                ;
; 14.906 ns                               ; 168.72 MHz ( period = 5.927 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[2]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.540 ns                 ; 5.634 ns                ;
; 14.906 ns                               ; 168.72 MHz ( period = 5.927 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[9]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.540 ns                 ; 5.634 ns                ;
; 14.930 ns                               ; 169.41 MHz ( period = 5.903 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 5.979 ns                ;
; 14.940 ns                               ; 169.69 MHz ( period = 5.893 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.539 ns                 ; 5.599 ns                ;
; 14.940 ns                               ; 169.69 MHz ( period = 5.893 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[2]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.539 ns                 ; 5.599 ns                ;
; 14.940 ns                               ; 169.69 MHz ( period = 5.893 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[9]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.539 ns                 ; 5.599 ns                ;
; 14.943 ns                               ; 169.78 MHz ( period = 5.890 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[1]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.229 ns                 ; 5.286 ns                ;
; 14.943 ns                               ; 169.78 MHz ( period = 5.890 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[0]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.229 ns                 ; 5.286 ns                ;
; 14.943 ns                               ; 169.78 MHz ( period = 5.890 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[0]                                                         ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.229 ns                 ; 5.286 ns                ;
; 14.943 ns                               ; 169.78 MHz ( period = 5.890 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[1]                                                         ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.229 ns                 ; 5.286 ns                ;
; 14.943 ns                               ; 169.78 MHz ( period = 5.890 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.229 ns                 ; 5.286 ns                ;
; 14.943 ns                               ; 169.78 MHz ( period = 5.890 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.229 ns                 ; 5.286 ns                ;
; 14.943 ns                               ; 169.78 MHz ( period = 5.890 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.229 ns                 ; 5.286 ns                ;
; 14.943 ns                               ; 169.78 MHz ( period = 5.890 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.229 ns                 ; 5.286 ns                ;
; 14.943 ns                               ; 169.78 MHz ( period = 5.890 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.229 ns                 ; 5.286 ns                ;
; 14.949 ns                               ; 169.95 MHz ( period = 5.884 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 5.960 ns                ;
; 14.970 ns                               ; 170.56 MHz ( period = 5.863 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.599 ns                ;
; 14.974 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg1   ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.893 ns                 ; 5.919 ns                ;
; 14.974 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg10 ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 5.939 ns                ;
; 14.974 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg9  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 5.939 ns                ;
; 14.974 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg8  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 5.939 ns                ;
; 14.974 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg7  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 5.939 ns                ;
; 14.974 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg6  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 5.939 ns                ;
; 14.974 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg5  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 5.939 ns                ;
; 14.974 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg4  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 5.939 ns                ;
; 14.974 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg3  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 5.939 ns                ;
; 14.974 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg2  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 5.939 ns                ;
; 14.974 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg1  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 5.939 ns                ;
; 14.974 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg0  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 5.939 ns                ;
; 14.974 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg0   ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.893 ns                 ; 5.919 ns                ;
; 14.974 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_we_reg        ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.913 ns                 ; 5.939 ns                ;
; 15.001 ns                               ; 171.47 MHz ( period = 5.832 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.910 ns                 ; 5.909 ns                ;
; 15.016 ns                               ; 171.91 MHz ( period = 5.817 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 5.893 ns                ;
; 15.035 ns                               ; 172.47 MHz ( period = 5.798 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 5.874 ns                ;
; 15.035 ns                               ; 172.47 MHz ( period = 5.798 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 5.874 ns                ;
; 15.047 ns                               ; 172.83 MHz ( period = 5.786 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[1]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.522 ns                ;
; 15.047 ns                               ; 172.83 MHz ( period = 5.786 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[0]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.522 ns                ;
; 15.047 ns                               ; 172.83 MHz ( period = 5.786 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[0]                                                         ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.522 ns                ;
; 15.047 ns                               ; 172.83 MHz ( period = 5.786 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[1]                                                         ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.522 ns                ;
; 15.047 ns                               ; 172.83 MHz ( period = 5.786 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.522 ns                ;
; 15.047 ns                               ; 172.83 MHz ( period = 5.786 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.522 ns                ;
; 15.047 ns                               ; 172.83 MHz ( period = 5.786 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.522 ns                ;
; 15.047 ns                               ; 172.83 MHz ( period = 5.786 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.522 ns                ;
; 15.047 ns                               ; 172.83 MHz ( period = 5.786 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.522 ns                ;
; 15.056 ns                               ; 173.10 MHz ( period = 5.777 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.513 ns                ;
; 15.065 ns                               ; 173.37 MHz ( period = 5.768 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[1]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.504 ns                ;
; 15.065 ns                               ; 173.37 MHz ( period = 5.768 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[0]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.504 ns                ;
; 15.065 ns                               ; 173.37 MHz ( period = 5.768 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[0]                                                         ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.504 ns                ;
; 15.065 ns                               ; 173.37 MHz ( period = 5.768 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[1]                                                         ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.504 ns                ;
; 15.065 ns                               ; 173.37 MHz ( period = 5.768 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.504 ns                ;
; 15.065 ns                               ; 173.37 MHz ( period = 5.768 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.504 ns                ;
; 15.065 ns                               ; 173.37 MHz ( period = 5.768 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.504 ns                ;
; 15.065 ns                               ; 173.37 MHz ( period = 5.768 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.504 ns                ;
; 15.065 ns                               ; 173.37 MHz ( period = 5.768 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.569 ns                 ; 5.504 ns                ;
; 15.074 ns                               ; 173.64 MHz ( period = 5.759 ns )                    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.909 ns                 ; 5.835 ns                ;
; 15.081 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg1   ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.553 ns                 ; 5.472 ns                ;
; 15.081 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg10 ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.573 ns                 ; 5.492 ns                ;
; 15.081 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2] ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg9  ; Rx_clock   ; Rx_clock ; 20.833 ns                   ; 20.573 ns                 ; 5.492 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                 ;                                                                                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL:Txclock|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                      ; To                                                                                                                                                                                        ; From Clock                                ; To Clock                                  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; test.00001                                                                                                                                                                ; test.00001                                                                                                                                                                                ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_CTL~reg0                                                                                                                                                               ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.735 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0]                                          ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_ahe:rdaclr|dffe8a[0]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.736 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe8a[6]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[6]                             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.736 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe8a[3]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[3]                             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.739 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe8a[4]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[4]                             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.740 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[9]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[9]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.742 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[2]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[2]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe8a[10]            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[10]                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe8a[11]            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[11]                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.744 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|address_reg_a[0] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|out_address_reg_a[0]             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_b[0]                                                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[0]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe8a[5]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[5]                             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.771 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[7]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[7]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.773 ns                 ;
; 0.891 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe8a[1]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[1]                             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.893 ns                 ;
; 0.892 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe8a[8]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[8]                             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.894 ns                 ;
; 0.908 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe8a[9]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[9]                             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.910 ns                 ;
; 0.911 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[0]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[0]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.913 ns                 ;
; 0.942 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[7]                                                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.944 ns                 ;
; 0.971 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe8a[7]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[7]                             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 0.972 ns                 ;
; 1.062 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[6]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[5]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.063 ns                 ;
; 1.065 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[6]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[6]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.066 ns                 ;
; 1.112 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe8a[2]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[2]                             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.113 ns                 ;
; 1.147 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.149 ns                 ;
; 1.150 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.152 ns                 ;
; 1.154 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.156 ns                 ;
; 1.159 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                 ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.163 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b|safe_q[1]                                             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b|safe_q[1]                                                             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.177 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.182 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                           ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.184 ns                                ; test.00001                                                                                                                                                                ; Tx_enable                                                                                                                                                                                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.185 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.185 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[10]            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[10]                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.185 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[10]            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[9]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.185 ns                                ; test.00001                                                                                                                                                                ; Tx_CTL~reg0                                                                                                                                                                               ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.186 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.188 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[7]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[6]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.190 ns                 ;
; 1.198 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.201 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.217 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b|safe_q[0]                                             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b|safe_q[0]                                                             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.234 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.236 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.242 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[7]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[5]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.244 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                           ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.246 ns                 ;
; 1.248 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.255 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.257 ns                 ;
; 1.260 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.262 ns                 ;
; 1.416 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[6]                                                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[8]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.004 ns                  ; 1.412 ns                 ;
; 1.473 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[0]                                                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[2]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.008 ns                  ; 1.465 ns                 ;
; 1.485 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[2]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[1]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.487 ns                 ;
; 1.506 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[8]                                                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.018 ns                  ; 1.488 ns                 ;
; 1.507 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                           ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[10]                                                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.018 ns                  ; 1.489 ns                 ;
; 1.508 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[4]                                                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.018 ns                  ; 1.490 ns                 ;
; 1.512 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                           ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|addr_store_a[0]                  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.018 ns                  ; 1.494 ns                 ;
; 1.543 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|p0addr                                                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|address_reg_a[0]                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.029 ns                  ; 1.514 ns                 ;
; 1.551 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_b[1]                                                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[1]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.002 ns                  ; 1.549 ns                 ;
; 1.564 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; 1.566 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.568 ns                 ;
; 1.570 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.572 ns                 ;
; 1.577 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe8a[0]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[0]                             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.591 ns                 ;
; 1.589 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|addr_store_a[0]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|address_reg_a[0]                 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.009 ns                  ; 1.580 ns                 ;
; 1.632 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b|safe_q[0]                                             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_b[0]                                                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.029 ns                  ; 1.603 ns                 ;
; 1.637 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                 ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.645 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[10]                                                           ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[11]                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.652 ns                 ;
; 1.647 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[10]                                                           ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[12]                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.654 ns                 ;
; 1.649 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[9]                                                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.018 ns                  ; 1.631 ns                 ;
; 1.651 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[1]                                                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.018 ns                  ; 1.633 ns                 ;
; 1.653 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[6]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[4]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.654 ns                 ;
; 1.654 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[6]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[3]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.655 ns                 ;
; 1.659 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                           ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[11]                                                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.018 ns                  ; 1.641 ns                 ;
; 1.660 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.662 ns                 ;
; 1.663 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.665 ns                 ;
; 1.664 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.666 ns                 ;
; 1.667 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.669 ns                 ;
; 1.672 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[11]            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[10]                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 1.676 ns                 ;
; 1.673 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[11]            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[9]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 1.677 ns                 ;
; 1.677 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                           ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|addr_store_a[0]                  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.018 ns                  ; 1.659 ns                 ;
; 1.683 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[1]                                                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[2]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.007 ns                  ; 1.676 ns                 ;
; 1.685 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[1]                                                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[3]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.007 ns                  ; 1.678 ns                 ;
; 1.688 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[4]                                                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[5]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.695 ns                 ;
; 1.689 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[4]                                                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[6]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.696 ns                 ;
; 1.690 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[3]                                                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.018 ns                  ; 1.672 ns                 ;
; 1.693 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b|safe_q[0]                                             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b|safe_q[1]                                                             ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.695 ns                 ;
; 1.711 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.713 ns                 ;
; 1.714 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.716 ns                 ;
; 1.723 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                 ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.724 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.726 ns                 ;
; 1.736 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.738 ns                 ;
; 1.746 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.748 ns                 ;
; 1.749 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.751 ns                 ;
; 1.750 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.752 ns                 ;
; 1.753 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.755 ns                 ;
; 1.782 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b|safe_q[1]                                             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg1  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.832 ns                 ;
; 1.786 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[2]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[0]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.788 ns                 ;
; 1.790 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b|safe_q[0]                                             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg0  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.840 ns                 ;
; 1.797 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.799 ns                 ;
; 1.805 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg4  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.855 ns                 ;
; 1.808 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg9  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.053 ns                   ; 1.861 ns                 ;
; 1.809 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                 ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.811 ns                 ;
; 1.821 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[5]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[5]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.833 ns                 ;
; 1.822 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.824 ns                 ;
; 1.824 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.826 ns                 ;
; 1.827 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[1]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[1]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.839 ns                 ;
; 1.828 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[1]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[0]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.840 ns                 ;
; 1.832 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.834 ns                 ;
; 1.833 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[7]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[4]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.835 ns                 ;
; 1.834 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[7]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[3]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.836 ns                 ;
; 1.839 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.841 ns                 ;
; 1.841 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg7  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.891 ns                 ;
; 1.848 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg3  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.898 ns                 ;
; 1.855 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg10 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.905 ns                 ;
; 1.859 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[5]                                                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.017 ns                  ; 1.842 ns                 ;
; 1.861 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[6]                                                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.017 ns                  ; 1.844 ns                 ;
; 1.863 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[0]                                                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.017 ns                  ; 1.846 ns                 ;
; 1.867 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~porta_address_reg6  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.917 ns                 ;
; 1.871 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[3]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[3]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.889 ns                 ;
; 1.878 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[3]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[2]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.896 ns                 ;
; 1.882 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.884 ns                 ;
; 1.883 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.885 ns                 ;
; 1.883 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.885 ns                 ;
; 1.895 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                 ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.897 ns                 ;
; 1.899 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[3]                                                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[5]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.906 ns                 ;
; 1.904 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.906 ns                 ;
; 1.908 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.910 ns                 ;
; 1.910 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.912 ns                 ;
; 1.918 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.920 ns                 ;
; 1.924 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[4]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[2]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.932 ns                 ;
; 1.924 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[11]                                                           ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[12]                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.931 ns                 ;
; 1.925 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[4]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[4]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.933 ns                 ;
; 1.925 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.927 ns                 ;
; 1.926 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[4]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[3]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.934 ns                 ;
; 1.927 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[11]                                                           ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[11]                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.934 ns                 ;
; 1.940 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.942 ns                 ;
; 1.962 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[9]                                                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[11]                                                         ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.969 ns                 ;
; 1.981 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                 ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.983 ns                 ;
; 1.990 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.992 ns                 ;
; 1.996 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.998 ns                 ;
; 2.004 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.006 ns                 ;
; 2.015 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[2]                                                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.017 ns                  ; 1.998 ns                 ;
; 2.026 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.028 ns                 ;
; 2.038 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[5]                                                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[5]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.044 ns                 ;
; 2.039 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[5]                                                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[6]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.045 ns                 ;
; 2.046 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.048 ns                 ;
; 2.067 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                 ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.069 ns                 ;
; 2.073 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[6]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[2]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 2.074 ns                 ;
; 2.073 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.075 ns                 ;
; 2.076 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.078 ns                 ;
; 2.082 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.084 ns                 ;
; 2.112 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.114 ns                 ;
; 2.132 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.134 ns                 ;
; 2.137 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|p0addr                                                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.139 ns                 ;
; 2.153 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                 ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.159 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.161 ns                 ;
; 2.162 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.164 ns                 ;
; 2.168 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.170 ns                 ;
; 2.183 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b|safe_q[1]                                             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg1  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.053 ns                   ; 2.236 ns                 ;
; 2.187 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b|safe_q[1]                                             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg1  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 2.232 ns                 ;
; 2.194 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.196 ns                 ;
; 2.195 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b|safe_q[0]                                             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg0  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 2.240 ns                 ;
; 2.197 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b|safe_q[0]                                             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg0  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 2.237 ns                 ;
; 2.198 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.200 ns                 ;
; 2.200 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg6  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 2.247 ns                 ;
; 2.202 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg7  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.053 ns                   ; 2.255 ns                 ;
; 2.202 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg2  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.053 ns                   ; 2.255 ns                 ;
; 2.202 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg3  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 2.249 ns                 ;
; 2.218 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg4  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.053 ns                   ; 2.271 ns                 ;
; 2.218 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.220 ns                 ;
; 2.219 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg11 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 2.266 ns                 ;
; 2.222 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg8  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 2.269 ns                 ;
; 2.223 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg7  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 2.270 ns                 ;
; 2.227 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[9]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[8]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.239 ns                 ;
; 2.228 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg10 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 2.275 ns                 ;
; 2.230 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg9  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 2.275 ns                 ;
; 2.242 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg7  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 2.287 ns                 ;
; 2.244 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg4  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 2.291 ns                 ;
; 2.245 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg9  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 2.285 ns                 ;
; 2.245 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.247 ns                 ;
; 2.246 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg11 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.053 ns                   ; 2.299 ns                 ;
; 2.248 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.250 ns                 ;
; 2.249 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg7  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 2.289 ns                 ;
; 2.250 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg3  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.053 ns                   ; 2.303 ns                 ;
; 2.251 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg6  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.053 ns                   ; 2.304 ns                 ;
; 2.253 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg3  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 2.298 ns                 ;
; 2.253 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7|dffe9a[7]             ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[2]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.255 ns                 ;
; 2.255 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg2  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 2.302 ns                 ;
; 2.262 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~porta_address_reg5  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 2.309 ns                 ;
; 2.264 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg10 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.053 ns                   ; 2.317 ns                 ;
; 2.267 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~porta_address_reg6  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 2.312 ns                 ;
; 2.278 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg6  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 2.318 ns                 ;
; 2.280 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.282 ns                 ;
; 2.284 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.286 ns                 ;
; 2.295 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~porta_address_reg8  ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.053 ns                   ; 2.348 ns                 ;
; 2.304 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.306 ns                 ;
; 2.316 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~porta_address_reg10 ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 2.356 ns                 ;
; 2.319 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[7]                                                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[8]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.023 ns                  ; 2.296 ns                 ;
; 2.328 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|rdptr_g[7]                                                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[9]                                                          ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.023 ns                  ; 2.305 ns                 ;
; 2.331 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                            ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.333 ns                 ;
; 2.343 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                 ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; PLL:Txclock|altpll:altpll_component|_clk0 ; PLL:Txclock|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.345 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                       ;                                                                                                                                                                                           ;                                           ;                                           ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                             ; To                                                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                                                                 ; FIFO_ADR[1]~reg0                                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                                                        ; SLOE~reg0                                                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLWR~reg0                                                                                                                                                        ; SLWR~reg0                                                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                                                             ; SLEN                                                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Led_flash:Flash_LED2|LED                                                                                                                                         ; Led_flash:Flash_LED2|LED                                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                                                    ; Tx_read_clock                                                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[4]                                                                                                                                                      ; state_FX[4]                                                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                                                      ; state_FX[3]                                                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                                                      ; state_FX[2]                                                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                                                      ; state_FX[0]                                                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                                                      ; state_FX[1]                                                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                                                        ; SLRD~reg0                                                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Led_flash:Flash_LED1|LED                                                                                                                                         ; Led_flash:Flash_LED1|LED                                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Led_flash:Flash_LED0|LED                                                                                                                                         ; Led_flash:Flash_LED0|LED                                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.735 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[8]    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[8]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.739 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[2]    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[2]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.740 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0]                                 ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|dffpipe_ahe:rdaclr|dffe8a[0]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.756 ns                                ; state_FX[1]                                                                                                                                                      ; state_FX[2]                                                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.758 ns                                ; state_FX[1]                                                                                                                                                      ; SLOE~reg0                                                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa11                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa11                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.763 ns                                ; Led_flash:Flash_LED2|counter[23]                                                                                                                                 ; Led_flash:Flash_LED2|counter[23]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.763 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa3                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[3]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.763 ns                                ; Led_flash:Flash_LED0|counter[23]                                                                                                                                 ; Led_flash:Flash_LED0|counter[23]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.764 ns                                ; Led_flash:Flash_LED1|counter[23]                                                                                                                                 ; Led_flash:Flash_LED1|counter[23]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.772 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.774 ns                 ;
; 0.777 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[7]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.779 ns                 ;
; 0.781 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[3]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.783 ns                 ;
; 0.782 ns                                ; state_FX[3]                                                                                                                                                      ; SLWR~reg0                                                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.784 ns                 ;
; 0.783 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[1]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.785 ns                 ;
; 0.891 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[4]    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[4]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.893 ns                 ;
; 0.897 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[3]    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[3]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.899 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[0]    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[0]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.901 ns                 ;
; 0.901 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[9]    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[9]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.902 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[0]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.904 ns                 ;
; 0.903 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[7]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.905 ns                 ;
; 0.905 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[10] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.912 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[9]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.914 ns                 ;
; 0.928 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[11]                                                  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|delayed_wrptr_g[11]                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.930 ns                 ;
; 0.968 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa0                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[0]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 0.969 ns                 ;
; 1.031 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~porta_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.090 ns                 ;
; 1.042 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~porta_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.101 ns                 ;
; 1.042 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[9]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 1.048 ns                 ;
; 1.044 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~porta_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.103 ns                 ;
; 1.044 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[6]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.047 ns                 ;
; 1.046 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~porta_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.105 ns                 ;
; 1.046 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~porta_address_reg4 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.105 ns                 ;
; 1.052 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[8]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.055 ns                 ;
; 1.053 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~porta_address_reg5 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.112 ns                 ;
; 1.053 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[5]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.056 ns                 ;
; 1.055 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[5]    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[5]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.056 ns                 ;
; 1.060 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa6                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[6]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.061 ns                 ;
; 1.062 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa9                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[9]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.063 ns                 ;
; 1.066 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa8                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[8]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.067 ns                 ;
; 1.112 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[1]    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[1]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.113 ns                 ;
; 1.112 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[11] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.112 ns                 ;
; 1.120 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa4                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[4]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.121 ns                 ;
; 1.154 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa4                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa5                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.156 ns                 ;
; 1.156 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa6                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa7                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa8                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa9                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.161 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.162 ns                                ; state_FX[3]                                                                                                                                                      ; state_FX[4]                                                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.164 ns                 ;
; 1.167 ns                                ; Led_flash:Flash_LED2|counter[12]                                                                                                                                 ; Led_flash:Flash_LED2|counter[12]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; Led_flash:Flash_LED1|counter[12]                                                                                                                                 ; Led_flash:Flash_LED1|counter[12]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; Led_flash:Flash_LED0|counter[12]                                                                                                                                 ; Led_flash:Flash_LED0|counter[12]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.175 ns                                ; Led_flash:Flash_LED2|counter[0]                                                                                                                                  ; Led_flash:Flash_LED2|counter[0]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.176 ns                                ; Led_flash:Flash_LED1|counter[0]                                                                                                                                  ; Led_flash:Flash_LED1|counter[0]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; Led_flash:Flash_LED0|counter[5]                                                                                                                                  ; Led_flash:Flash_LED0|counter[5]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; Led_flash:Flash_LED0|counter[0]                                                                                                                                  ; Led_flash:Flash_LED0|counter[0]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; Led_flash:Flash_LED2|counter[9]                                                                                                                                  ; Led_flash:Flash_LED2|counter[9]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Led_flash:Flash_LED2|counter[11]                                                                                                                                 ; Led_flash:Flash_LED2|counter[11]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Led_flash:Flash_LED2|counter[10]                                                                                                                                 ; Led_flash:Flash_LED2|counter[10]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Led_flash:Flash_LED0|counter[7]                                                                                                                                  ; Led_flash:Flash_LED0|counter[7]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.180 ns                                ; Led_flash:Flash_LED2|counter[5]                                                                                                                                  ; Led_flash:Flash_LED2|counter[5]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.181 ns                                ; Led_flash:Flash_LED2|counter[7]                                                                                                                                  ; Led_flash:Flash_LED2|counter[7]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.181 ns                                ; Led_flash:Flash_LED1|counter[5]                                                                                                                                  ; Led_flash:Flash_LED1|counter[5]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.181 ns                                ; Led_flash:Flash_LED1|counter[7]                                                                                                                                  ; Led_flash:Flash_LED1|counter[7]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.182 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                        ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa1                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa2                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Led_flash:Flash_LED1|counter[10]                                                                                                                                 ; Led_flash:Flash_LED1|counter[10]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Led_flash:Flash_LED1|counter[3]                                                                                                                                  ; Led_flash:Flash_LED1|counter[3]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Led_flash:Flash_LED0|counter[3]                                                                                                                                  ; Led_flash:Flash_LED0|counter[3]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Led_flash:Flash_LED0|counter[10]                                                                                                                                 ; Led_flash:Flash_LED0|counter[10]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.183 ns                                ; Led_flash:Flash_LED2|counter[3]                                                                                                                                  ; Led_flash:Flash_LED2|counter[3]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.183 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa10                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa10                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.183 ns                                ; Led_flash:Flash_LED1|counter[9]                                                                                                                                  ; Led_flash:Flash_LED1|counter[9]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.183 ns                                ; Led_flash:Flash_LED0|counter[11]                                                                                                                                 ; Led_flash:Flash_LED0|counter[11]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.184 ns                                ; Led_flash:Flash_LED2|counter[13]                                                                                                                                 ; Led_flash:Flash_LED2|counter[13]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.184 ns                                ; Led_flash:Flash_LED1|counter[13]                                                                                                                                 ; Led_flash:Flash_LED1|counter[13]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.184 ns                                ; Led_flash:Flash_LED0|counter[13]                                                                                                                                 ; Led_flash:Flash_LED0|counter[13]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.186 ns                                ; Led_flash:Flash_LED2|counter[14]                                                                                                                                 ; Led_flash:Flash_LED2|counter[14]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Led_flash:Flash_LED2|counter[16]                                                                                                                                 ; Led_flash:Flash_LED2|counter[16]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa4                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa4                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Led_flash:Flash_LED1|counter[14]                                                                                                                                 ; Led_flash:Flash_LED1|counter[14]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Led_flash:Flash_LED1|counter[11]                                                                                                                                 ; Led_flash:Flash_LED1|counter[11]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Led_flash:Flash_LED0|counter[9]                                                                                                                                  ; Led_flash:Flash_LED0|counter[9]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Led_flash:Flash_LED0|counter[14]                                                                                                                                 ; Led_flash:Flash_LED0|counter[14]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; Led_flash:Flash_LED2|counter[21]                                                                                                                                 ; Led_flash:Flash_LED2|counter[21]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Led_flash:Flash_LED2|counter[19]                                                                                                                                 ; Led_flash:Flash_LED2|counter[19]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa0                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa1                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Led_flash:Flash_LED1|counter[21]                                                                                                                                 ; Led_flash:Flash_LED1|counter[21]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Led_flash:Flash_LED1|counter[16]                                                                                                                                 ; Led_flash:Flash_LED1|counter[16]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Led_flash:Flash_LED1|counter[19]                                                                                                                                 ; Led_flash:Flash_LED1|counter[19]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Led_flash:Flash_LED0|counter[16]                                                                                                                                 ; Led_flash:Flash_LED0|counter[16]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Led_flash:Flash_LED0|counter[19]                                                                                                                                 ; Led_flash:Flash_LED0|counter[19]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Led_flash:Flash_LED0|counter[21]                                                                                                                                 ; Led_flash:Flash_LED0|counter[21]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.191 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa6                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa6                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa8                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa8                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.192 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[7]    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[7]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.193 ns                 ;
; 1.195 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.196 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.199 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.199 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[6]    ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[6]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.200 ns                 ;
; 1.200 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.201 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.202 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[3]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.202 ns                 ;
; 1.203 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[2]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.206 ns                 ;
; 1.213 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa1                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[1]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.214 ns                 ;
; 1.215 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa2                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[2]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.216 ns                 ;
; 1.218 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa5                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[5]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.219 ns                 ;
; 1.221 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.224 ns                                ; Led_flash:Flash_LED2|counter[20]                                                                                                                                 ; Led_flash:Flash_LED2|counter[20]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; Led_flash:Flash_LED2|counter[22]                                                                                                                                 ; Led_flash:Flash_LED2|counter[22]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Led_flash:Flash_LED1|counter[2]                                                                                                                                  ; Led_flash:Flash_LED1|counter[2]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Led_flash:Flash_LED0|counter[8]                                                                                                                                  ; Led_flash:Flash_LED0|counter[8]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Led_flash:Flash_LED0|counter[20]                                                                                                                                 ; Led_flash:Flash_LED0|counter[20]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Led_flash:Flash_LED0|counter[22]                                                                                                                                 ; Led_flash:Flash_LED0|counter[22]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; Led_flash:Flash_LED1|counter[1]                                                                                                                                  ; Led_flash:Flash_LED1|counter[1]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.228 ns                                ; Led_flash:Flash_LED2|counter[4]                                                                                                                                  ; Led_flash:Flash_LED2|counter[4]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; Led_flash:Flash_LED2|counter[6]                                                                                                                                  ; Led_flash:Flash_LED2|counter[6]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; Led_flash:Flash_LED1|counter[20]                                                                                                                                 ; Led_flash:Flash_LED1|counter[20]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; Led_flash:Flash_LED0|counter[4]                                                                                                                                  ; Led_flash:Flash_LED0|counter[4]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; Led_flash:Flash_LED1|counter[22]                                                                                                                                 ; Led_flash:Flash_LED1|counter[22]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.230 ns                                ; Led_flash:Flash_LED0|counter[6]                                                                                                                                  ; Led_flash:Flash_LED0|counter[6]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.231 ns                                ; Led_flash:Flash_LED2|counter[2]                                                                                                                                  ; Led_flash:Flash_LED2|counter[2]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.231 ns                                ; Led_flash:Flash_LED2|counter[1]                                                                                                                                  ; Led_flash:Flash_LED2|counter[1]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.231 ns                                ; Led_flash:Flash_LED0|counter[2]                                                                                                                                  ; Led_flash:Flash_LED0|counter[2]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.231 ns                                ; Led_flash:Flash_LED0|counter[1]                                                                                                                                  ; Led_flash:Flash_LED0|counter[1]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.233 ns                                ; Led_flash:Flash_LED1|counter[4]                                                                                                                                  ; Led_flash:Flash_LED1|counter[4]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.234 ns                                ; Led_flash:Flash_LED2|counter[8]                                                                                                                                  ; Led_flash:Flash_LED2|counter[8]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; Led_flash:Flash_LED2|counter[15]                                                                                                                                 ; Led_flash:Flash_LED2|counter[15]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; Led_flash:Flash_LED1|counter[15]                                                                                                                                 ; Led_flash:Flash_LED1|counter[15]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; Led_flash:Flash_LED1|counter[6]                                                                                                                                  ; Led_flash:Flash_LED1|counter[6]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; Led_flash:Flash_LED0|counter[15]                                                                                                                                 ; Led_flash:Flash_LED0|counter[15]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.235 ns                                ; Led_flash:Flash_LED2|counter[17]                                                                                                                                 ; Led_flash:Flash_LED2|counter[17]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.235 ns                                ; Led_flash:Flash_LED2|counter[18]                                                                                                                                 ; Led_flash:Flash_LED2|counter[18]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.235 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.235 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa3                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa3                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.235 ns                                ; Led_flash:Flash_LED1|counter[8]                                                                                                                                  ; Led_flash:Flash_LED1|counter[8]                                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.235 ns                                ; Led_flash:Flash_LED1|counter[17]                                                                                                                                 ; Led_flash:Flash_LED1|counter[17]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.235 ns                                ; Led_flash:Flash_LED1|counter[18]                                                                                                                                 ; Led_flash:Flash_LED1|counter[18]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.235 ns                                ; Led_flash:Flash_LED0|counter[17]                                                                                                                                 ; Led_flash:Flash_LED0|counter[17]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.235 ns                                ; Led_flash:Flash_LED0|counter[18]                                                                                                                                 ; Led_flash:Flash_LED0|counter[18]                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.236 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.238 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa2                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa2                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.239 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa3                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa4                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.242 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa7                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa7                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa5                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa5                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa9                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa9                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.247 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa5                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa6                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa9                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa10                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.248 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa7                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa8                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.251 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.257 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.259 ns                 ;
; 1.257 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.259 ns                 ;
; 1.275 ns                                ; state_FX[0]                                                                                                                                                      ; SLWR~reg0                                                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.277 ns                 ;
; 1.334 ns                                ; Led_flash:Flash_LED0|counter[17]                                                                                                                                 ; Led_flash:Flash_LED0|LED                                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.336 ns                 ;
; 1.377 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[3]                                                   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.107 ns                   ; 1.484 ns                 ;
; 1.379 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[1]                                                   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~portb_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 1.487 ns                 ;
; 1.379 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[0]                                                   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 1.487 ns                 ;
; 1.386 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[3]                                                   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.103 ns                   ; 1.489 ns                 ;
; 1.386 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[6]                                                   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~portb_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 1.494 ns                 ;
; 1.391 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa10                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[10]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.389 ns                 ;
; 1.392 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.061 ns                   ; 1.453 ns                 ;
; 1.394 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.061 ns                   ; 1.455 ns                 ;
; 1.399 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa7                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[7]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.397 ns                 ;
; 1.400 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.459 ns                 ;
; 1.404 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg5 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.061 ns                   ; 1.465 ns                 ;
; 1.408 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.061 ns                   ; 1.469 ns                 ;
; 1.411 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[10]                                                  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|delayed_wrptr_g[10]                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.007 ns                  ; 1.404 ns                 ;
; 1.413 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.472 ns                 ;
; 1.417 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa11                    ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[11]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.415 ns                 ;
; 1.438 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa2                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa3                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.440 ns                 ;
; 1.448 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[8]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.003 ns                  ; 1.445 ns                 ;
; 1.455 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[2]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.003 ns                  ; 1.452 ns                 ;
; 1.465 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[6]                                                   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|delayed_wrptr_g[6]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.463 ns                 ;
; 1.466 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[4]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.003 ns                  ; 1.463 ns                 ;
; 1.472 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[5]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.003 ns                  ; 1.469 ns                 ;
; 1.478 ns                                ; state_FX[2]                                                                                                                                                      ; FIFO_ADR[1]~reg0                                                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.479 ns                 ;
; 1.486 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.488 ns                 ;
; 1.514 ns                                ; Led_flash:Flash_LED0|counter[16]                                                                                                                                 ; Led_flash:Flash_LED0|LED                                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.516 ns                 ;
; 1.519 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa1                     ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa1                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.521 ns                 ;
; 1.549 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[4]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.552 ns                 ;
; 1.549 ns                                ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|wrptr_g[2]                                                   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|delayed_wrptr_g[2]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.547 ns                 ;
; 1.556 ns                                ; state_FX[1]                                                                                                                                                      ; state_FX[0]                                                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.557 ns                 ;
; 1.574 ns                                ; state_FX[0]                                                                                                                                                      ; state_FX[1]                                                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.577 ns                 ;
; 1.576 ns                                ; state_FX[0]                                                                                                                                                      ; state_FX[2]                                                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.579 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                              ;                                                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Rx_clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                    ; To                                                                                                                                                                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.739 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe11a[3]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[3]                           ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.746 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[1]                                                       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[1]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.749 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe11a[7]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[7]                           ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.772 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|delayed_wrptr_g[8]                                                                    ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 0.774 ns                 ;
; 0.777 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[11]                                                                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|delayed_wrptr_g[9]                                                                    ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 0.779 ns                 ;
; 0.778 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe11a[2]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[2]                           ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.343 ns                   ; 1.121 ns                 ;
; 0.901 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe11a[9]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[9]                           ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.903 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe11a[1]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[1]                           ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 0.905 ns                 ;
; 0.923 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[0]                                                       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[0]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 0.925 ns                 ;
; 0.971 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe11a[6]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6]                           ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.019 ns                  ; 0.952 ns                 ;
; 1.067 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe11a[0]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[0]                           ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.019 ns                  ; 1.048 ns                 ;
; 1.082 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg7  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.368 ns                   ; 1.450 ns                 ;
; 1.085 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[0]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg0  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.368 ns                   ; 1.453 ns                 ;
; 1.086 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[9]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg9  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.398 ns                   ; 1.484 ns                 ;
; 1.090 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[1]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg1  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.368 ns                   ; 1.458 ns                 ;
; 1.096 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[2]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg2  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.398 ns                   ; 1.494 ns                 ;
; 1.108 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg6  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.398 ns                   ; 1.506 ns                 ;
; 1.111 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg4  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.368 ns                   ; 1.479 ns                 ;
; 1.111 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[0]                                                       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[0]                                                         ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.113 ns                 ;
; 1.120 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg3  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.368 ns                   ; 1.488 ns                 ;
; 1.124 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg8  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.368 ns                   ; 1.492 ns                 ;
; 1.127 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg5  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.368 ns                   ; 1.495 ns                 ;
; 1.132 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[2]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.368 ns                  ; 0.764 ns                 ;
; 1.136 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.368 ns                  ; 0.768 ns                 ;
; 1.148 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe11a[5]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[5]                           ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.031 ns                  ; 1.117 ns                 ;
; 1.152 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.154 ns                 ;
; 1.154 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.156 ns                 ;
; 1.156 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.168 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[1]                                                       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[1]                                                         ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.173 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.186 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.191 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[9]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|delayed_wrptr_g[7]                                                                    ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.031 ns                   ; 1.222 ns                 ;
; 1.224 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe11a[8]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[8]                           ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.031 ns                  ; 1.193 ns                 ;
; 1.229 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe11a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                           ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.019 ns                  ; 1.210 ns                 ;
; 1.234 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.238 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.243 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.246 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.247 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.252 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.252 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.300 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[9]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.368 ns                  ; 0.932 ns                 ;
; 1.339 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|delayed_wrptr_g[4]                                                                    ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.052 ns                   ; 1.391 ns                 ;
; 1.355 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[2]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|delayed_wrptr_g[0]                                                                    ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.052 ns                   ; 1.407 ns                 ;
; 1.386 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.338 ns                  ; 1.048 ns                 ;
; 1.389 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|delayed_wrptr_g[2]                                                                    ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.022 ns                   ; 1.411 ns                 ;
; 1.413 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|delayed_wrptr_g[3]                                                                    ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.041 ns                   ; 1.454 ns                 ;
; 1.444 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.446 ns                 ;
; 1.457 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[2]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg2  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.423 ns                   ; 1.880 ns                 ;
; 1.457 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[1]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg1  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.393 ns                   ; 1.850 ns                 ;
; 1.469 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg6  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.423 ns                   ; 1.892 ns                 ;
; 1.475 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[9]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg9  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.423 ns                   ; 1.898 ns                 ;
; 1.475 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.338 ns                  ; 1.137 ns                 ;
; 1.476 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[0]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg0  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.393 ns                   ; 1.869 ns                 ;
; 1.478 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg4  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.393 ns                   ; 1.871 ns                 ;
; 1.490 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg7  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.393 ns                   ; 1.883 ns                 ;
; 1.502 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg3  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.393 ns                   ; 1.895 ns                 ;
; 1.511 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                               ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                                 ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.513 ns                 ;
; 1.540 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.338 ns                  ; 1.202 ns                 ;
; 1.553 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.338 ns                  ; 1.215 ns                 ;
; 1.570 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|delayed_wrptr_g[6]                                                                    ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.041 ns                   ; 1.611 ns                 ;
; 1.579 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|delayed_wrptr_g[1]                                                                    ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.041 ns                   ; 1.620 ns                 ;
; 1.665 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.667 ns                 ;
; 1.667 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[11]                                                                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg10 ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.387 ns                   ; 2.054 ns                 ;
; 1.667 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.669 ns                 ;
; 1.669 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.671 ns                 ;
; 1.701 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[0]                                                       ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[1]                                                         ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.724 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.726 ns                 ;
; 1.728 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.728 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.735 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.338 ns                  ; 1.397 ns                 ;
; 1.751 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.753 ns                 ;
; 1.753 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.755 ns                 ;
; 1.755 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.757 ns                 ;
; 1.786 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[11]                                                                           ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.332 ns                  ; 1.454 ns                 ;
; 1.800 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|delayed_wrptr_g[5]                                                                    ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.041 ns                   ; 1.841 ns                 ;
; 1.814 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.816 ns                 ;
; 1.814 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.816 ns                 ;
; 1.828 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.830 ns                 ;
; 1.837 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.839 ns                 ;
; 1.839 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.841 ns                 ;
; 1.900 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.902 ns                 ;
; 1.900 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.902 ns                 ;
; 1.914 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.916 ns                 ;
; 1.923 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.925 ns                 ;
; 1.925 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.927 ns                 ;
; 1.936 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                           ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.332 ns                  ; 1.604 ns                 ;
; 1.957 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.959 ns                 ;
; 1.975 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg8  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.393 ns                   ; 2.368 ns                 ;
; 1.986 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.988 ns                 ;
; 1.988 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                               ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 1.990 ns                 ;
; 2.000 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.002 ns                 ;
; 2.011 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.013 ns                 ;
; 2.060 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg        ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.369 ns                   ; 2.429 ns                 ;
; 2.061 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[11]                                                                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg10 ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.362 ns                   ; 2.423 ns                 ;
; 2.072 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.074 ns                 ;
; 2.074 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                               ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.076 ns                 ;
; 2.086 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.088 ns                 ;
; 2.097 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.099 ns                 ;
; 2.142 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg10 ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.387 ns                   ; 2.529 ns                 ;
; 2.147 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.149 ns                 ;
; 2.160 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                               ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.162 ns                 ;
; 2.172 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.174 ns                 ;
; 2.233 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.235 ns                 ;
; 2.258 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.260 ns                 ;
; 2.277 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg5  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.393 ns                   ; 2.670 ns                 ;
; 2.319 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.321 ns                 ;
; 2.344 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.346 ns                 ;
; 2.350 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                               ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.352 ns                 ;
; 2.389 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.343 ns                   ; 2.732 ns                 ;
; 2.390 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                                 ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.343 ns                   ; 2.733 ns                 ;
; 2.395 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.027 ns                  ; 2.368 ns                 ;
; 2.395 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[2]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.027 ns                  ; 2.368 ns                 ;
; 2.395 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[9]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.027 ns                  ; 2.368 ns                 ;
; 2.405 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.407 ns                 ;
; 2.411 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_we_reg        ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.394 ns                   ; 2.805 ns                 ;
; 2.436 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                               ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.438 ns                 ;
; 2.491 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.493 ns                 ;
; 2.497 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1   ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.349 ns                   ; 2.846 ns                 ;
; 2.497 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg10 ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.369 ns                   ; 2.866 ns                 ;
; 2.497 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg9  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.369 ns                   ; 2.866 ns                 ;
; 2.497 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg8  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.369 ns                   ; 2.866 ns                 ;
; 2.497 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg7  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.369 ns                   ; 2.866 ns                 ;
; 2.497 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg6  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.369 ns                   ; 2.866 ns                 ;
; 2.497 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg5  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.369 ns                   ; 2.866 ns                 ;
; 2.497 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg4  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.369 ns                   ; 2.866 ns                 ;
; 2.497 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg3  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.369 ns                   ; 2.866 ns                 ;
; 2.497 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg2  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.369 ns                   ; 2.866 ns                 ;
; 2.497 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg1  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.369 ns                   ; 2.866 ns                 ;
; 2.497 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg0  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.369 ns                   ; 2.866 ns                 ;
; 2.497 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0   ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.349 ns                   ; 2.846 ns                 ;
; 2.522 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                               ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.524 ns                 ;
; 2.536 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg10 ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.362 ns                   ; 2.898 ns                 ;
; 2.577 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.579 ns                 ;
; 2.586 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg        ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.398 ns                   ; 2.984 ns                 ;
; 2.608 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                               ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.610 ns                 ;
; 2.663 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.665 ns                 ;
; 2.694 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                               ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.696 ns                 ;
; 2.780 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                               ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.782 ns                 ;
; 2.782 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[1]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.336 ns                   ; 3.118 ns                 ;
; 2.783 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[1]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                                 ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.336 ns                   ; 3.119 ns                 ;
; 2.786 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[0]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg        ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.369 ns                   ; 3.155 ns                 ;
; 2.848 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg1   ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.374 ns                   ; 3.222 ns                 ;
; 2.848 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg10 ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.394 ns                   ; 3.242 ns                 ;
; 2.848 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg9  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.394 ns                   ; 3.242 ns                 ;
; 2.848 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg8  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.394 ns                   ; 3.242 ns                 ;
; 2.848 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg7  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.394 ns                   ; 3.242 ns                 ;
; 2.848 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg6  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.394 ns                   ; 3.242 ns                 ;
; 2.848 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg5  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.394 ns                   ; 3.242 ns                 ;
; 2.848 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg4  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.394 ns                   ; 3.242 ns                 ;
; 2.848 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg3  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.394 ns                   ; 3.242 ns                 ;
; 2.848 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg2  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.394 ns                   ; 3.242 ns                 ;
; 2.848 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg1  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.394 ns                   ; 3.242 ns                 ;
; 2.848 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg0  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.394 ns                   ; 3.242 ns                 ;
; 2.848 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg0   ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.374 ns                   ; 3.222 ns                 ;
; 2.866 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                               ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.868 ns                 ;
; 2.868 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.343 ns                   ; 3.211 ns                 ;
; 2.912 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[5]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.336 ns                   ; 3.248 ns                 ;
; 2.913 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[5]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                                 ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.336 ns                   ; 3.249 ns                 ;
; 2.915 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.372 ns                   ; 3.287 ns                 ;
; 2.916 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                                 ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.372 ns                   ; 3.288 ns                 ;
; 2.921 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.923 ns                 ;
; 2.921 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[2]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.923 ns                 ;
; 2.921 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[9]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.002 ns                   ; 2.923 ns                 ;
; 2.927 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[2]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg        ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.398 ns                   ; 3.325 ns                 ;
; 2.937 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_we_reg        ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.423 ns                   ; 3.360 ns                 ;
; 2.943 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg1 ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a3~portb_memory_reg0   ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg0 ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_memory_reg0   ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1 ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a1~portb_memory_reg0   ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0 ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_memory_reg0   ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.954 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.343 ns                   ; 3.297 ns                 ;
; 3.023 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1   ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.378 ns                   ; 3.401 ns                 ;
; 3.023 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg10 ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.398 ns                   ; 3.421 ns                 ;
; 3.023 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg9  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.398 ns                   ; 3.421 ns                 ;
; 3.023 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg8  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.398 ns                   ; 3.421 ns                 ;
; 3.023 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg7  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.398 ns                   ; 3.421 ns                 ;
; 3.023 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg5  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.398 ns                   ; 3.421 ns                 ;
; 3.023 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg4  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.398 ns                   ; 3.421 ns                 ;
; 3.023 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg3  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.398 ns                   ; 3.421 ns                 ;
; 3.023 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg2  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.398 ns                   ; 3.421 ns                 ;
; 3.023 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg1  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.398 ns                   ; 3.421 ns                 ;
; 3.023 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg0  ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.398 ns                   ; 3.421 ns                 ;
; 3.023 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                          ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0   ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.378 ns                   ; 3.401 ns                 ;
; 3.033 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[1]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.003 ns                   ; 3.036 ns                 ;
; 3.033 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[0]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.003 ns                   ; 3.036 ns                 ;
; 3.033 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[0]                                                         ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.003 ns                   ; 3.036 ns                 ;
; 3.033 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[1]                                                         ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.003 ns                   ; 3.036 ns                 ;
; 3.033 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.003 ns                   ; 3.036 ns                 ;
; 3.033 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.003 ns                   ; 3.036 ns                 ;
; 3.033 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.003 ns                   ; 3.036 ns                 ;
; 3.033 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.003 ns                   ; 3.036 ns                 ;
; 3.033 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[4]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.003 ns                   ; 3.036 ns                 ;
; 3.115 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[0]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.343 ns                   ; 3.458 ns                 ;
; 3.116 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[0]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                                 ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; 0.343 ns                   ; 3.459 ns                 ;
; 3.121 ns                                ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[0]                         ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                            ; Rx_clock   ; Rx_clock ; 0.000 ns                   ; -0.027 ns                  ; 3.094 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                     ;                                                                                                                                                                                           ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                   ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                                                                                                        ; To Clock ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 8.483 ns   ; FLAGC      ; state_FX[2]                                                                                                                                                                               ; IFCLK    ;
; N/A   ; None         ; 8.182 ns   ; FLAGA      ; state_FX[0]                                                                                                                                                                               ; IFCLK    ;
; N/A   ; None         ; 7.928 ns   ; FLAGA      ; SLOE~reg0                                                                                                                                                                                 ; IFCLK    ;
; N/A   ; None         ; 7.894 ns   ; FLAGA      ; state_FX[1]                                                                                                                                                                               ; IFCLK    ;
; N/A   ; None         ; 7.881 ns   ; FLAGA      ; state_FX[2]                                                                                                                                                                               ; IFCLK    ;
; N/A   ; None         ; 7.318 ns   ; FLAGC      ; Tx_read_clock                                                                                                                                                                             ; IFCLK    ;
; N/A   ; None         ; 7.021 ns   ; FLAGC      ; state_FX[0]                                                                                                                                                                               ; IFCLK    ;
; N/A   ; None         ; 6.901 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[11]                                                                           ; Rx_clock ;
; N/A   ; None         ; 6.901 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                           ; Rx_clock ;
; N/A   ; None         ; 6.753 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock ;
; N/A   ; None         ; 6.733 ns   ; FLAGC      ; state_FX[1]                                                                                                                                                                               ; IFCLK    ;
; N/A   ; None         ; 6.667 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock ;
; N/A   ; None         ; 6.581 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                            ; Rx_clock ;
; N/A   ; None         ; 6.515 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                                            ; Rx_clock ;
; N/A   ; None         ; 6.515 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                                            ; Rx_clock ;
; N/A   ; None         ; 6.515 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                                            ; Rx_clock ;
; N/A   ; None         ; 6.515 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                                            ; Rx_clock ;
; N/A   ; None         ; 6.515 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                                            ; Rx_clock ;
; N/A   ; None         ; 6.515 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[1]                                                         ; Rx_clock ;
; N/A   ; None         ; 6.515 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[0]                                                         ; Rx_clock ;
; N/A   ; None         ; 6.515 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[0]                                                                            ; Rx_clock ;
; N/A   ; None         ; 6.515 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[1]                                                                            ; Rx_clock ;
; N/A   ; None         ; 6.495 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                            ; Rx_clock ;
; N/A   ; None         ; 6.409 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                            ; Rx_clock ;
; N/A   ; None         ; 6.377 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_we_reg        ; Rx_clock ;
; N/A   ; None         ; 6.377 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg0   ; Rx_clock ;
; N/A   ; None         ; 6.377 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg0  ; Rx_clock ;
; N/A   ; None         ; 6.377 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg1  ; Rx_clock ;
; N/A   ; None         ; 6.377 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg2  ; Rx_clock ;
; N/A   ; None         ; 6.377 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg3  ; Rx_clock ;
; N/A   ; None         ; 6.377 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg4  ; Rx_clock ;
; N/A   ; None         ; 6.377 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg5  ; Rx_clock ;
; N/A   ; None         ; 6.377 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg6  ; Rx_clock ;
; N/A   ; None         ; 6.377 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg7  ; Rx_clock ;
; N/A   ; None         ; 6.377 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg8  ; Rx_clock ;
; N/A   ; None         ; 6.377 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg9  ; Rx_clock ;
; N/A   ; None         ; 6.377 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg10 ; Rx_clock ;
; N/A   ; None         ; 6.377 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg1   ; Rx_clock ;
; N/A   ; None         ; 6.323 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                            ; Rx_clock ;
; N/A   ; None         ; 6.237 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                            ; Rx_clock ;
; N/A   ; None         ; 6.141 ns   ; FX2_FD[8]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~portb_datain_reg2   ; IFCLK    ;
; N/A   ; None         ; 6.047 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                            ; Rx_clock ;
; N/A   ; None         ; 6.026 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg        ; Rx_clock ;
; N/A   ; None         ; 6.026 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0   ; Rx_clock ;
; N/A   ; None         ; 6.026 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg0  ; Rx_clock ;
; N/A   ; None         ; 6.026 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg1  ; Rx_clock ;
; N/A   ; None         ; 6.026 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg2  ; Rx_clock ;
; N/A   ; None         ; 6.026 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg3  ; Rx_clock ;
; N/A   ; None         ; 6.026 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg4  ; Rx_clock ;
; N/A   ; None         ; 6.026 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg5  ; Rx_clock ;
; N/A   ; None         ; 6.026 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg6  ; Rx_clock ;
; N/A   ; None         ; 6.026 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg7  ; Rx_clock ;
; N/A   ; None         ; 6.026 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg8  ; Rx_clock ;
; N/A   ; None         ; 6.026 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg9  ; Rx_clock ;
; N/A   ; None         ; 6.026 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg10 ; Rx_clock ;
; N/A   ; None         ; 6.026 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1   ; Rx_clock ;
; N/A   ; None         ; 6.002 ns   ; FX2_FD[7]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_datain_reg1   ; IFCLK    ;
; N/A   ; None         ; 5.961 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                            ; Rx_clock ;
; N/A   ; None         ; 5.877 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[9]                                                                            ; Rx_clock ;
; N/A   ; None         ; 5.877 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[2]                                                                            ; Rx_clock ;
; N/A   ; None         ; 5.877 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                            ; Rx_clock ;
; N/A   ; None         ; 5.875 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                            ; Rx_clock ;
; N/A   ; None         ; 5.785 ns   ; FX2_FD[10] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_datain_reg2   ; IFCLK    ;
; N/A   ; None         ; 5.784 ns   ; FX2_FD[8]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_datain_reg2   ; IFCLK    ;
; N/A   ; None         ; 5.632 ns   ; FX2_FD[4]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_datain_reg1   ; IFCLK    ;
; N/A   ; None         ; 5.615 ns   ; FX2_FD[6]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_datain_reg1   ; IFCLK    ;
; N/A   ; None         ; 5.564 ns   ; FX2_FD[3]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_datain_reg0   ; IFCLK    ;
; N/A   ; None         ; 5.559 ns   ; FX2_FD[0]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_datain_reg0   ; IFCLK    ;
; N/A   ; None         ; 5.555 ns   ; FX2_FD[0]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~portb_datain_reg0   ; IFCLK    ;
; N/A   ; None         ; 5.541 ns   ; FX2_FD[14] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_datain_reg3   ; IFCLK    ;
; N/A   ; None         ; 5.469 ns   ; FX2_FD[13] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_datain_reg3   ; IFCLK    ;
; N/A   ; None         ; 5.462 ns   ; FX2_FD[14] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_datain_reg3   ; IFCLK    ;
; N/A   ; None         ; 5.456 ns   ; FX2_FD[13] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_datain_reg3   ; IFCLK    ;
; N/A   ; None         ; 5.407 ns   ; FX2_FD[9]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_datain_reg2   ; IFCLK    ;
; N/A   ; None         ; 5.406 ns   ; FX2_FD[9]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_datain_reg2   ; IFCLK    ;
; N/A   ; None         ; 5.397 ns   ; FX2_FD[12] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_datain_reg3   ; IFCLK    ;
; N/A   ; None         ; 5.397 ns   ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                                 ; Rx_clock ;
; N/A   ; None         ; 5.378 ns   ; FX2_FD[10] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_datain_reg2   ; IFCLK    ;
; N/A   ; None         ; 5.375 ns   ; FX2_FD[12] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~portb_datain_reg3   ; IFCLK    ;
; N/A   ; None         ; 5.352 ns   ; FX2_FD[11] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_datain_reg2   ; IFCLK    ;
; N/A   ; None         ; 5.344 ns   ; FX2_FD[15] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_datain_reg3   ; IFCLK    ;
; N/A   ; None         ; 5.343 ns   ; FX2_FD[15] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_datain_reg3   ; IFCLK    ;
; N/A   ; None         ; 5.331 ns   ; FX2_FD[11] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_datain_reg2   ; IFCLK    ;
; N/A   ; None         ; 5.306 ns   ; FX2_FD[5]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_datain_reg1   ; IFCLK    ;
; N/A   ; None         ; 5.301 ns   ; FX2_FD[1]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_datain_reg0   ; IFCLK    ;
; N/A   ; None         ; 5.292 ns   ; FX2_FD[5]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_datain_reg1   ; IFCLK    ;
; N/A   ; None         ; 5.271 ns   ; FX2_FD[1]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_datain_reg0   ; IFCLK    ;
; N/A   ; None         ; 5.224 ns   ; FX2_FD[7]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_datain_reg1   ; IFCLK    ;
; N/A   ; None         ; 5.202 ns   ; FX2_FD[4]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~portb_datain_reg1   ; IFCLK    ;
; N/A   ; None         ; 5.191 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[9]                                                                                                                                                           ; IFCLK    ;
; N/A   ; None         ; 5.191 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[10]                                                                                                                                                          ; IFCLK    ;
; N/A   ; None         ; 5.191 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[8]                                                                                                                                                           ; IFCLK    ;
; N/A   ; None         ; 5.191 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[11]                                                                                                                                                          ; IFCLK    ;
; N/A   ; None         ; 5.191 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[1]                                                                                                                                                           ; IFCLK    ;
; N/A   ; None         ; 5.191 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[3]                                                                                                                                                           ; IFCLK    ;
; N/A   ; None         ; 5.191 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[0]                                                                                                                                                           ; IFCLK    ;
; N/A   ; None         ; 5.191 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[2]                                                                                                                                                           ; IFCLK    ;
; N/A   ; None         ; 5.191 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[7]                                                                                                                                                           ; IFCLK    ;
; N/A   ; None         ; 5.191 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[5]                                                                                                                                                           ; IFCLK    ;
; N/A   ; None         ; 5.191 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[6]                                                                                                                                                           ; IFCLK    ;
; N/A   ; None         ; 5.191 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[4]                                                                                                                                                           ; IFCLK    ;
; N/A   ; None         ; 5.182 ns   ; FX2_FD[2]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_datain_reg0   ; IFCLK    ;
; N/A   ; None         ; 5.181 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|LED                                                                                                                                                                  ; IFCLK    ;
; N/A   ; None         ; 5.181 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[22]                                                                                                                                                          ; IFCLK    ;
; N/A   ; None         ; 5.181 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[23]                                                                                                                                                          ; IFCLK    ;
; N/A   ; None         ; 5.181 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[20]                                                                                                                                                          ; IFCLK    ;
; N/A   ; None         ; 5.181 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[21]                                                                                                                                                          ; IFCLK    ;
; N/A   ; None         ; 5.181 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[18]                                                                                                                                                          ; IFCLK    ;
; N/A   ; None         ; 5.181 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[19]                                                                                                                                                          ; IFCLK    ;
; N/A   ; None         ; 5.181 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[16]                                                                                                                                                          ; IFCLK    ;
; N/A   ; None         ; 5.181 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[17]                                                                                                                                                          ; IFCLK    ;
; N/A   ; None         ; 5.181 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[15]                                                                                                                                                          ; IFCLK    ;
; N/A   ; None         ; 5.181 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[13]                                                                                                                                                          ; IFCLK    ;
; N/A   ; None         ; 5.181 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[14]                                                                                                                                                          ; IFCLK    ;
; N/A   ; None         ; 5.181 ns   ; Rx_CTL     ; Led_flash:Flash_LED0|counter[12]                                                                                                                                                          ; IFCLK    ;
; N/A   ; None         ; 5.166 ns   ; FX2_FD[3]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_datain_reg0   ; IFCLK    ;
; N/A   ; None         ; 5.160 ns   ; FX2_FD[2]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_datain_reg0   ; IFCLK    ;
; N/A   ; None         ; 4.853 ns   ; FX2_FD[6]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_datain_reg1   ; IFCLK    ;
; N/A   ; None         ; 4.823 ns   ; RD[1]      ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1   ; Rx_clock ;
; N/A   ; None         ; 4.764 ns   ; RD[3]      ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg1   ; Rx_clock ;
; N/A   ; None         ; 4.725 ns   ; RD[2]      ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg0   ; Rx_clock ;
; N/A   ; None         ; 4.401 ns   ; RD[0]      ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0   ; Rx_clock ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                           ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                                          ; To           ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 13.271 ns  ; PLL:Txclock|altpll:altpll_component|_clk1                                                                                                                                     ; PHY_Tx_clock ; IFCLK      ;
; N/A   ; None         ; 11.798 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10]              ; FX2_FD[10]   ; IFCLK      ;
; N/A   ; None         ; 11.508 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[8]                                                                ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 11.430 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[13]              ; FX2_FD[13]   ; IFCLK      ;
; N/A   ; None         ; 11.410 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[12]              ; FX2_FD[12]   ; IFCLK      ;
; N/A   ; None         ; 11.409 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[9]                                                                ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 11.364 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[3]                                                                ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 11.335 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[15]              ; FX2_FD[15]   ; IFCLK      ;
; N/A   ; None         ; 11.152 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[8]                 ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 11.138 ns  ; SLEN                                                                                                                                                                          ; FX2_FD[15]   ; IFCLK      ;
; N/A   ; None         ; 11.138 ns  ; SLEN                                                                                                                                                                          ; FX2_FD[14]   ; IFCLK      ;
; N/A   ; None         ; 11.138 ns  ; SLEN                                                                                                                                                                          ; FX2_FD[13]   ; IFCLK      ;
; N/A   ; None         ; 11.118 ns  ; SLEN                                                                                                                                                                          ; FX2_FD[12]   ; IFCLK      ;
; N/A   ; None         ; 10.981 ns  ; SLOE~reg0                                                                                                                                                                     ; SLOE         ; IFCLK      ;
; N/A   ; None         ; 10.932 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[14]              ; FX2_FD[14]   ; IFCLK      ;
; N/A   ; None         ; 10.889 ns  ; FIFO_ADR[1]~reg0                                                                                                                                                              ; FIFO_ADR[1]  ; IFCLK      ;
; N/A   ; None         ; 10.888 ns  ; Led_flash:Flash_LED0|LED                                                                                                                                                      ; DEBUG_LED0   ; IFCLK      ;
; N/A   ; None         ; 10.753 ns  ; SLEN                                                                                                                                                                          ; FX2_FD[9]    ; IFCLK      ;
; N/A   ; None         ; 10.743 ns  ; SLEN                                                                                                                                                                          ; FX2_FD[10]   ; IFCLK      ;
; N/A   ; None         ; 10.733 ns  ; SLEN                                                                                                                                                                          ; FX2_FD[8]    ; IFCLK      ;
; N/A   ; None         ; 10.723 ns  ; SLEN                                                                                                                                                                          ; FX2_FD[11]   ; IFCLK      ;
; N/A   ; None         ; 10.721 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]               ; FX2_FD[9]    ; IFCLK      ;
; N/A   ; None         ; 10.573 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[7]                                                                ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 10.483 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[9]                 ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 10.430 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[3]                 ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 10.414 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[6]                                                                ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 10.354 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[5]                                                                ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 10.353 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[2]                 ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 10.295 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[5]                 ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 10.059 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[1]                                                                ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 10.000 ns  ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[0]                                                                ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 10.000 ns  ; SLWR~reg0                                                                                                                                                                     ; SLWR         ; IFCLK      ;
; N/A   ; None         ; 9.937 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[2]                                                                ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 9.936 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[0]                 ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 9.884 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]               ; FX2_FD[1]    ; IFCLK      ;
; N/A   ; None         ; 9.803 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]               ; FX2_FD[2]    ; IFCLK      ;
; N/A   ; None         ; 9.742 ns   ; SLRD~reg0                                                                                                                                                                     ; SLRD         ; IFCLK      ;
; N/A   ; None         ; 9.684 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[6]                 ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 9.628 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[7]                 ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 9.596 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]               ; FX2_FD[3]    ; IFCLK      ;
; N/A   ; None         ; 9.595 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]               ; FX2_FD[7]    ; IFCLK      ;
; N/A   ; None         ; 9.567 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]               ; FX2_FD[8]    ; IFCLK      ;
; N/A   ; None         ; 9.559 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]               ; FX2_FD[4]    ; IFCLK      ;
; N/A   ; None         ; 9.524 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|rdptr_g[4]                                                                ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 9.394 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]               ; FX2_FD[0]    ; IFCLK      ;
; N/A   ; None         ; 9.269 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[4]                 ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 9.187 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11]              ; FX2_FD[11]   ; IFCLK      ;
; N/A   ; None         ; 9.163 ns   ; SLEN                                                                                                                                                                          ; FX2_FD[3]    ; IFCLK      ;
; N/A   ; None         ; 9.163 ns   ; SLEN                                                                                                                                                                          ; FX2_FD[2]    ; IFCLK      ;
; N/A   ; None         ; 9.163 ns   ; SLEN                                                                                                                                                                          ; FX2_FD[4]    ; IFCLK      ;
; N/A   ; None         ; 9.161 ns   ; Led_flash:Flash_LED1|LED                                                                                                                                                      ; DEBUG_LED1   ; IFCLK      ;
; N/A   ; None         ; 9.151 ns   ; SLEN                                                                                                                                                                          ; FX2_FD[6]    ; IFCLK      ;
; N/A   ; None         ; 9.151 ns   ; SLEN                                                                                                                                                                          ; FX2_FD[5]    ; IFCLK      ;
; N/A   ; None         ; 9.146 ns   ; SLEN                                                                                                                                                                          ; FX2_FD[1]    ; IFCLK      ;
; N/A   ; None         ; 9.136 ns   ; SLEN                                                                                                                                                                          ; FX2_FD[0]    ; IFCLK      ;
; N/A   ; None         ; 9.127 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[1]                 ; DEBUG_LED3   ; IFCLK      ;
; N/A   ; None         ; 8.786 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]               ; FX2_FD[6]    ; IFCLK      ;
; N/A   ; None         ; 8.783 ns   ; SLEN                                                                                                                                                                          ; FX2_FD[7]    ; IFCLK      ;
; N/A   ; None         ; 8.767 ns   ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]               ; FX2_FD[5]    ; IFCLK      ;
; N/A   ; None         ; 7.370 ns   ; Led_flash:Flash_LED2|LED                                                                                                                                                      ; DEBUG_LED2   ; IFCLK      ;
; N/A   ; None         ; 7.228 ns   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1         ; TD[1]        ; IFCLK      ;
; N/A   ; None         ; 7.153 ns   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2         ; TD[2]        ; IFCLK      ;
; N/A   ; None         ; 7.049 ns   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5         ; TD[1]        ; IFCLK      ;
; N/A   ; None         ; 6.853 ns   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4         ; TD[0]        ; IFCLK      ;
; N/A   ; None         ; 6.834 ns   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7         ; TD[3]        ; IFCLK      ;
; N/A   ; None         ; 6.670 ns   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|out_address_reg_a[0] ; TD[2]        ; IFCLK      ;
; N/A   ; None         ; 6.573 ns   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3         ; TD[3]        ; IFCLK      ;
; N/A   ; None         ; 6.495 ns   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6         ; TD[2]        ; IFCLK      ;
; N/A   ; None         ; 6.338 ns   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|out_address_reg_a[0] ; TD[3]        ; IFCLK      ;
; N/A   ; None         ; 6.323 ns   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|out_address_reg_a[0] ; TD[1]        ; IFCLK      ;
; N/A   ; None         ; 6.283 ns   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0         ; TD[0]        ; IFCLK      ;
; N/A   ; None         ; 5.995 ns   ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|out_address_reg_a[0] ; TD[0]        ; IFCLK      ;
; N/A   ; None         ; 5.067 ns   ; Tx_CTL~reg0                                                                                                                                                                   ; Tx_CTL       ; IFCLK      ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+---------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To      ;
+-------+-------------------+-----------------+---------+---------+
; N/A   ; None              ; 11.314 ns       ; SDOBACK ; FX2_PE1 ;
; N/A   ; None              ; 11.283 ns       ; FX2_PE0 ; TDO     ;
; N/A   ; None              ; 11.162 ns       ; FX2_PE2 ; TCK     ;
; N/A   ; None              ; 11.156 ns       ; FX2_PE3 ; TMS     ;
+-------+-------------------+-----------------+---------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                          ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                                                                                                        ; To Clock ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -4.088 ns ; RD[0]      ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0   ; Rx_clock ;
; N/A           ; None        ; -4.412 ns ; RD[2]      ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg0   ; Rx_clock ;
; N/A           ; None        ; -4.451 ns ; RD[3]      ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg1   ; Rx_clock ;
; N/A           ; None        ; -4.510 ns ; RD[1]      ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1   ; Rx_clock ;
; N/A           ; None        ; -4.540 ns ; FX2_FD[6]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_datain_reg1   ; IFCLK    ;
; N/A           ; None        ; -4.847 ns ; FX2_FD[2]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_datain_reg0   ; IFCLK    ;
; N/A           ; None        ; -4.853 ns ; FX2_FD[3]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_datain_reg0   ; IFCLK    ;
; N/A           ; None        ; -4.869 ns ; FX2_FD[2]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_datain_reg0   ; IFCLK    ;
; N/A           ; None        ; -4.889 ns ; FX2_FD[4]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~portb_datain_reg1   ; IFCLK    ;
; N/A           ; None        ; -4.911 ns ; FX2_FD[7]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_datain_reg1   ; IFCLK    ;
; N/A           ; None        ; -4.915 ns ; Rx_CTL     ; Led_flash:Flash_LED0|LED                                                                                                                                                                  ; IFCLK    ;
; N/A           ; None        ; -4.915 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[22]                                                                                                                                                          ; IFCLK    ;
; N/A           ; None        ; -4.915 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[23]                                                                                                                                                          ; IFCLK    ;
; N/A           ; None        ; -4.915 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[20]                                                                                                                                                          ; IFCLK    ;
; N/A           ; None        ; -4.915 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[21]                                                                                                                                                          ; IFCLK    ;
; N/A           ; None        ; -4.915 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[18]                                                                                                                                                          ; IFCLK    ;
; N/A           ; None        ; -4.915 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[19]                                                                                                                                                          ; IFCLK    ;
; N/A           ; None        ; -4.915 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[16]                                                                                                                                                          ; IFCLK    ;
; N/A           ; None        ; -4.915 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[17]                                                                                                                                                          ; IFCLK    ;
; N/A           ; None        ; -4.915 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[15]                                                                                                                                                          ; IFCLK    ;
; N/A           ; None        ; -4.915 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[13]                                                                                                                                                          ; IFCLK    ;
; N/A           ; None        ; -4.915 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[14]                                                                                                                                                          ; IFCLK    ;
; N/A           ; None        ; -4.915 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[12]                                                                                                                                                          ; IFCLK    ;
; N/A           ; None        ; -4.925 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[9]                                                                                                                                                           ; IFCLK    ;
; N/A           ; None        ; -4.925 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[10]                                                                                                                                                          ; IFCLK    ;
; N/A           ; None        ; -4.925 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[8]                                                                                                                                                           ; IFCLK    ;
; N/A           ; None        ; -4.925 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[11]                                                                                                                                                          ; IFCLK    ;
; N/A           ; None        ; -4.925 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[1]                                                                                                                                                           ; IFCLK    ;
; N/A           ; None        ; -4.925 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[3]                                                                                                                                                           ; IFCLK    ;
; N/A           ; None        ; -4.925 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[0]                                                                                                                                                           ; IFCLK    ;
; N/A           ; None        ; -4.925 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[2]                                                                                                                                                           ; IFCLK    ;
; N/A           ; None        ; -4.925 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[7]                                                                                                                                                           ; IFCLK    ;
; N/A           ; None        ; -4.925 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[5]                                                                                                                                                           ; IFCLK    ;
; N/A           ; None        ; -4.925 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[6]                                                                                                                                                           ; IFCLK    ;
; N/A           ; None        ; -4.925 ns ; Rx_CTL     ; Led_flash:Flash_LED0|counter[4]                                                                                                                                                           ; IFCLK    ;
; N/A           ; None        ; -4.958 ns ; FX2_FD[1]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_datain_reg0   ; IFCLK    ;
; N/A           ; None        ; -4.979 ns ; FX2_FD[5]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_datain_reg1   ; IFCLK    ;
; N/A           ; None        ; -4.988 ns ; FX2_FD[1]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_datain_reg0   ; IFCLK    ;
; N/A           ; None        ; -4.993 ns ; FX2_FD[5]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_datain_reg1   ; IFCLK    ;
; N/A           ; None        ; -5.018 ns ; FX2_FD[11] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_datain_reg2   ; IFCLK    ;
; N/A           ; None        ; -5.030 ns ; FX2_FD[15] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_datain_reg3   ; IFCLK    ;
; N/A           ; None        ; -5.031 ns ; FX2_FD[15] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_datain_reg3   ; IFCLK    ;
; N/A           ; None        ; -5.039 ns ; FX2_FD[11] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a3~portb_datain_reg2   ; IFCLK    ;
; N/A           ; None        ; -5.062 ns ; FX2_FD[12] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~portb_datain_reg3   ; IFCLK    ;
; N/A           ; None        ; -5.065 ns ; FX2_FD[10] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_datain_reg2   ; IFCLK    ;
; N/A           ; None        ; -5.084 ns ; FX2_FD[12] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_datain_reg3   ; IFCLK    ;
; N/A           ; None        ; -5.093 ns ; FX2_FD[9]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_datain_reg2   ; IFCLK    ;
; N/A           ; None        ; -5.094 ns ; FX2_FD[9]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_datain_reg2   ; IFCLK    ;
; N/A           ; None        ; -5.130 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[0]                                            ; Rx_clock ;
; N/A           ; None        ; -5.131 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|parity_ff                                                 ; Rx_clock ;
; N/A           ; None        ; -5.143 ns ; FX2_FD[13] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a5~portb_datain_reg3   ; IFCLK    ;
; N/A           ; None        ; -5.149 ns ; FX2_FD[14] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_datain_reg3   ; IFCLK    ;
; N/A           ; None        ; -5.156 ns ; FX2_FD[13] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a1~portb_datain_reg3   ; IFCLK    ;
; N/A           ; None        ; -5.228 ns ; FX2_FD[14] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a2~portb_datain_reg3   ; IFCLK    ;
; N/A           ; None        ; -5.242 ns ; FX2_FD[0]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~portb_datain_reg0   ; IFCLK    ;
; N/A           ; None        ; -5.246 ns ; FX2_FD[0]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_datain_reg0   ; IFCLK    ;
; N/A           ; None        ; -5.251 ns ; FX2_FD[3]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_datain_reg0   ; IFCLK    ;
; N/A           ; None        ; -5.276 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg        ; Rx_clock ;
; N/A           ; None        ; -5.302 ns ; FX2_FD[6]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_datain_reg1   ; IFCLK    ;
; N/A           ; None        ; -5.319 ns ; FX2_FD[4]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_datain_reg1   ; IFCLK    ;
; N/A           ; None        ; -5.471 ns ; FX2_FD[8]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a0~portb_datain_reg2   ; IFCLK    ;
; N/A           ; None        ; -5.472 ns ; FX2_FD[10] ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a6~portb_datain_reg2   ; IFCLK    ;
; N/A           ; None        ; -5.609 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[1]                                            ; Rx_clock ;
; N/A           ; None        ; -5.611 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[9]                                                                            ; Rx_clock ;
; N/A           ; None        ; -5.611 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[2]                                                                            ; Rx_clock ;
; N/A           ; None        ; -5.611 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[6]                                                                            ; Rx_clock ;
; N/A           ; None        ; -5.627 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_we_reg        ; Rx_clock ;
; N/A           ; None        ; -5.689 ns ; FX2_FD[7]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a7~portb_datain_reg1   ; IFCLK    ;
; N/A           ; None        ; -5.695 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[2]                                            ; Rx_clock ;
; N/A           ; None        ; -5.713 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0   ; Rx_clock ;
; N/A           ; None        ; -5.713 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg0  ; Rx_clock ;
; N/A           ; None        ; -5.713 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg1  ; Rx_clock ;
; N/A           ; None        ; -5.713 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg2  ; Rx_clock ;
; N/A           ; None        ; -5.713 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg3  ; Rx_clock ;
; N/A           ; None        ; -5.713 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg4  ; Rx_clock ;
; N/A           ; None        ; -5.713 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg5  ; Rx_clock ;
; N/A           ; None        ; -5.713 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg6  ; Rx_clock ;
; N/A           ; None        ; -5.713 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg7  ; Rx_clock ;
; N/A           ; None        ; -5.713 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg8  ; Rx_clock ;
; N/A           ; None        ; -5.713 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg9  ; Rx_clock ;
; N/A           ; None        ; -5.713 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg10 ; Rx_clock ;
; N/A           ; None        ; -5.713 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1   ; Rx_clock ;
; N/A           ; None        ; -5.828 ns ; FX2_FD[8]  ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ram_block6a4~portb_datain_reg2   ; IFCLK    ;
; N/A           ; None        ; -5.885 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[3]                                            ; Rx_clock ;
; N/A           ; None        ; -5.971 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[4]                                            ; Rx_clock ;
; N/A           ; None        ; -6.057 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[5]                                            ; Rx_clock ;
; N/A           ; None        ; -6.064 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg0   ; Rx_clock ;
; N/A           ; None        ; -6.064 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg0  ; Rx_clock ;
; N/A           ; None        ; -6.064 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg1  ; Rx_clock ;
; N/A           ; None        ; -6.064 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg2  ; Rx_clock ;
; N/A           ; None        ; -6.064 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg3  ; Rx_clock ;
; N/A           ; None        ; -6.064 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg4  ; Rx_clock ;
; N/A           ; None        ; -6.064 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg5  ; Rx_clock ;
; N/A           ; None        ; -6.064 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg6  ; Rx_clock ;
; N/A           ; None        ; -6.064 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg7  ; Rx_clock ;
; N/A           ; None        ; -6.064 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg8  ; Rx_clock ;
; N/A           ; None        ; -6.064 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg9  ; Rx_clock ;
; N/A           ; None        ; -6.064 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_address_reg10 ; Rx_clock ;
; N/A           ; None        ; -6.064 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_datain_reg1   ; Rx_clock ;
; N/A           ; None        ; -6.143 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[6]                                            ; Rx_clock ;
; N/A           ; None        ; -6.229 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[7]                                            ; Rx_clock ;
; N/A           ; None        ; -6.249 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[8]                                                                            ; Rx_clock ;
; N/A           ; None        ; -6.249 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[3]                                                                            ; Rx_clock ;
; N/A           ; None        ; -6.249 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[5]                                                                            ; Rx_clock ;
; N/A           ; None        ; -6.249 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[4]                                                                            ; Rx_clock ;
; N/A           ; None        ; -6.249 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[7]                                                                            ; Rx_clock ;
; N/A           ; None        ; -6.249 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[1]                                                         ; Rx_clock ;
; N/A           ; None        ; -6.249 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b|pre_hazard[0]                                                         ; Rx_clock ;
; N/A           ; None        ; -6.249 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[0]                                                                            ; Rx_clock ;
; N/A           ; None        ; -6.249 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[1]                                                                            ; Rx_clock ;
; N/A           ; None        ; -6.315 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[8]                                            ; Rx_clock ;
; N/A           ; None        ; -6.401 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p|counter_ffa[9]                                            ; Rx_clock ;
; N/A           ; None        ; -6.467 ns ; FLAGC      ; state_FX[1]                                                                                                                                                                               ; IFCLK    ;
; N/A           ; None        ; -6.635 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[11]                                                                           ; Rx_clock ;
; N/A           ; None        ; -6.635 ns ; Rx_CTL     ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]                                                                           ; Rx_clock ;
; N/A           ; None        ; -6.755 ns ; FLAGC      ; state_FX[0]                                                                                                                                                                               ; IFCLK    ;
; N/A           ; None        ; -7.052 ns ; FLAGC      ; Tx_read_clock                                                                                                                                                                             ; IFCLK    ;
; N/A           ; None        ; -7.615 ns ; FLAGA      ; state_FX[2]                                                                                                                                                                               ; IFCLK    ;
; N/A           ; None        ; -7.628 ns ; FLAGA      ; state_FX[1]                                                                                                                                                                               ; IFCLK    ;
; N/A           ; None        ; -7.662 ns ; FLAGA      ; SLOE~reg0                                                                                                                                                                                 ; IFCLK    ;
; N/A           ; None        ; -7.916 ns ; FLAGA      ; state_FX[0]                                                                                                                                                                               ; IFCLK    ;
; N/A           ; None        ; -8.217 ns ; FLAGC      ; state_FX[2]                                                                                                                                                                               ; IFCLK    ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed Sep 16 21:58:20 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy11 -c Ozy11 --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Rx_clock" is an undefined clock
Warning: ClockLock PLL "PLL:Txclock|altpll:altpll_component|_clk0" input frequency requirement of 25.0 MHz overrides default required fmax of 48.0 MHz -- Slack information will be reported
Warning: ClockLock PLL "PLL:Txclock|altpll:altpll_component|_clk1" input frequency requirement of 25.0 MHz overrides default required fmax of 48.0 MHz -- Slack information will be reported
Info: Found timing assignments -- calculating delays
Info: Slack time is 13.356 ns for clock "PLL:Txclock|altpll:altpll_component|_clk0" between source register "Tx_enable" and destination register "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]"
    Info: Fmax is 75.26 MHz (period= 13.288 ns)
    Info: + Largest register to register requirement is 19.760 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 37.601 ns
                Info: Clock period of Destination clock "PLL:Txclock|altpll:altpll_component|_clk0" is 39.999 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 17.601 ns
                Info: Clock period of Source clock "PLL:Txclock|altpll:altpll_component|_clk0" is 39.999 ns with inverted offset of 17.601 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.024 ns
            Info: + Shortest clock path from clock "PLL:Txclock|altpll:altpll_component|_clk0" to destination register is 2.516 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:Txclock|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 190; COMB Node = 'PLL:Txclock|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.934 ns) + CELL(0.666 ns) = 2.516 ns; Loc. = LCFF_X17_Y4_N25; Fanout = 3; REG Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]'
                Info: Total cell delay = 0.666 ns ( 26.47 % )
                Info: Total interconnect delay = 1.850 ns ( 73.53 % )
            Info: - Longest clock path from clock "PLL:Txclock|altpll:altpll_component|_clk0" to source register is 2.492 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:Txclock|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 190; COMB Node = 'PLL:Txclock|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.492 ns; Loc. = LCFF_X22_Y5_N27; Fanout = 2; REG Node = 'Tx_enable'
                Info: Total cell delay = 0.666 ns ( 26.73 % )
                Info: Total interconnect delay = 1.826 ns ( 73.27 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.404 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y5_N27; Fanout = 2; REG Node = 'Tx_enable'
        Info: 2: + IC(1.515 ns) + CELL(0.651 ns) = 2.166 ns; Loc. = LCCOMB_X21_Y4_N20; Fanout = 26; COMB Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|valid_rdreq'
        Info: 3: + IC(1.093 ns) + CELL(0.206 ns) = 3.465 ns; Loc. = LCCOMB_X17_Y4_N30; Fanout = 4; COMB Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|_~1'
        Info: 4: + IC(0.654 ns) + CELL(0.621 ns) = 4.740 ns; Loc. = LCCOMB_X17_Y4_N0; Fanout = 2; COMB Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|parity~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 4.826 ns; Loc. = LCCOMB_X17_Y4_N2; Fanout = 2; COMB Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|countera0~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.912 ns; Loc. = LCCOMB_X17_Y4_N4; Fanout = 2; COMB Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|countera1~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.998 ns; Loc. = LCCOMB_X17_Y4_N6; Fanout = 2; COMB Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|countera2~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.084 ns; Loc. = LCCOMB_X17_Y4_N8; Fanout = 2; COMB Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|countera3~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.170 ns; Loc. = LCCOMB_X17_Y4_N10; Fanout = 2; COMB Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|countera4~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.256 ns; Loc. = LCCOMB_X17_Y4_N12; Fanout = 2; COMB Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|countera5~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.190 ns) = 5.446 ns; Loc. = LCCOMB_X17_Y4_N14; Fanout = 2; COMB Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|countera6~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.532 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 2; COMB Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|countera7~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.618 ns; Loc. = LCCOMB_X17_Y4_N18; Fanout = 2; COMB Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|countera8~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 5.704 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 2; COMB Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|countera9~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 5.790 ns; Loc. = LCCOMB_X17_Y4_N22; Fanout = 1; COMB Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|countera10~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 6.296 ns; Loc. = LCCOMB_X17_Y4_N24; Fanout = 1; COMB Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|countera11'
        Info: 17: + IC(0.000 ns) + CELL(0.108 ns) = 6.404 ns; Loc. = LCFF_X17_Y4_N25; Fanout = 3; REG Node = 'Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]'
        Info: Total cell delay = 3.142 ns ( 49.06 % )
        Info: Total interconnect delay = 3.262 ns ( 50.94 % )
Info: No valid register-to-register data paths exist for clock "PLL:Txclock|altpll:altpll_component|_clk1"
Info: Slack time is -953 ps for clock "IFCLK" between source register "Tx_CTL~reg0" and destination register "Led_flash:Flash_LED1|counter[9]"
    Info: + Largest register to register requirement is 0.810 ns
        Info: + Setup relationship between source and destination is 0.725 ns
            Info: + Latch edge is 0.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.108 ns
                Info: Clock period of Source clock "PLL:Txclock|altpll:altpll_component|_clk0" is 39.999 ns with inverted offset of 17.601 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.349 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 2.841 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 3; CLK Node = 'IFCLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 377; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.841 ns; Loc. = LCFF_X23_Y6_N27; Fanout = 3; REG Node = 'Led_flash:Flash_LED1|counter[9]'
                Info: Total cell delay = 1.796 ns ( 63.22 % )
                Info: Total interconnect delay = 1.045 ns ( 36.78 % )
            Info: - Longest clock path from clock "PLL:Txclock|altpll:altpll_component|_clk0" to source register is 2.492 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:Txclock|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 190; COMB Node = 'PLL:Txclock|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.492 ns; Loc. = LCFF_X22_Y5_N25; Fanout = 27; REG Node = 'Tx_CTL~reg0'
                Info: Total cell delay = 0.666 ns ( 26.73 % )
                Info: Total interconnect delay = 1.826 ns ( 73.27 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 1.763 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y5_N25; Fanout = 27; REG Node = 'Tx_CTL~reg0'
        Info: 2: + IC(1.103 ns) + CELL(0.660 ns) = 1.763 ns; Loc. = LCFF_X23_Y6_N27; Fanout = 3; REG Node = 'Led_flash:Flash_LED1|counter[9]'
        Info: Total cell delay = 0.660 ns ( 37.44 % )
        Info: Total interconnect delay = 1.103 ns ( 62.56 % )
Warning: Can't achieve timing requirement Clock Setup: 'IFCLK' along 25 path(s). See Report window for details.
Info: Slack time is 13.882 ns for clock "Rx_clock" between source register "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6]" and destination register "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]"
    Info: Fmax is 143.86 MHz (period= 6.951 ns)
    Info: + Largest register to register requirement is 20.576 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "Rx_clock" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "Rx_clock" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.007 ns
            Info: + Shortest clock path from clock "Rx_clock" to destination register is 2.985 ns
                Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 87; CLK Node = 'Rx_clock'
                Info: 2: + IC(1.355 ns) + CELL(0.666 ns) = 2.985 ns; Loc. = LCFF_X26_Y2_N13; Fanout = 3; REG Node = 'Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]'
                Info: Total cell delay = 1.630 ns ( 54.61 % )
                Info: Total interconnect delay = 1.355 ns ( 45.39 % )
            Info: - Longest clock path from clock "Rx_clock" to source register is 2.978 ns
                Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 87; CLK Node = 'Rx_clock'
                Info: 2: + IC(1.348 ns) + CELL(0.666 ns) = 2.978 ns; Loc. = LCFF_X25_Y1_N9; Fanout = 1; REG Node = 'Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6]'
                Info: Total cell delay = 1.630 ns ( 54.73 % )
                Info: Total interconnect delay = 1.348 ns ( 45.27 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N9; Fanout = 1; REG Node = 'Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[6]'
        Info: 2: + IC(0.758 ns) + CELL(0.651 ns) = 1.409 ns; Loc. = LCCOMB_X26_Y1_N2; Fanout = 1; COMB Node = 'Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cmpr_536:wrfull_eq_comp|result_wire[0]~3'
        Info: 3: + IC(1.066 ns) + CELL(0.624 ns) = 3.099 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 2; COMB Node = 'Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cmpr_536:wrfull_eq_comp|result_wire[0]~4'
        Info: 4: + IC(0.699 ns) + CELL(0.650 ns) = 4.448 ns; Loc. = LCCOMB_X26_Y1_N0; Fanout = 44; COMB Node = 'Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|valid_wrreq'
        Info: 5: + IC(1.391 ns) + CELL(0.855 ns) = 6.694 ns; Loc. = LCFF_X26_Y2_N13; Fanout = 3; REG Node = 'Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|wrptr_g[10]'
        Info: Total cell delay = 2.780 ns ( 41.53 % )
        Info: Total interconnect delay = 3.914 ns ( 58.47 % )
Info: Minimum slack time is 499 ps for clock "PLL:Txclock|altpll:altpll_component|_clk0" between source register "test.00001" and destination register "test.00001"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y5_N29; Fanout = 3; REG Node = 'test.00001'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X22_Y5_N28; Fanout = 1; COMB Node = 'test~14'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X22_Y5_N29; Fanout = 3; REG Node = 'test.00001'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 17.601 ns
                Info: Clock period of Destination clock "PLL:Txclock|altpll:altpll_component|_clk0" is 39.999 ns with inverted offset of 17.601 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 17.601 ns
                Info: Clock period of Source clock "PLL:Txclock|altpll:altpll_component|_clk0" is 39.999 ns with inverted offset of 17.601 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL:Txclock|altpll:altpll_component|_clk0" to destination register is 2.492 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:Txclock|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 190; COMB Node = 'PLL:Txclock|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.492 ns; Loc. = LCFF_X22_Y5_N29; Fanout = 3; REG Node = 'test.00001'
                Info: Total cell delay = 0.666 ns ( 26.73 % )
                Info: Total interconnect delay = 1.826 ns ( 73.27 % )
            Info: - Shortest clock path from clock "PLL:Txclock|altpll:altpll_component|_clk0" to source register is 2.492 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:Txclock|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 190; COMB Node = 'PLL:Txclock|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.492 ns; Loc. = LCFF_X22_Y5_N29; Fanout = 3; REG Node = 'test.00001'
                Info: Total cell delay = 0.666 ns ( 26.73 % )
                Info: Total interconnect delay = 1.826 ns ( 73.27 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "FIFO_ADR[1]~reg0" and destination register "FIFO_ADR[1]~reg0"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y2_N23; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X22_Y2_N22; Fanout = 1; COMB Node = 'FIFO_ADR[1]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X22_Y2_N23; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 2.854 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 3; CLK Node = 'IFCLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 377; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.854 ns; Loc. = LCFF_X22_Y2_N23; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
                Info: Total cell delay = 1.796 ns ( 62.93 % )
                Info: Total interconnect delay = 1.058 ns ( 37.07 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.854 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 3; CLK Node = 'IFCLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 377; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.854 ns; Loc. = LCFF_X22_Y2_N23; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
                Info: Total cell delay = 1.796 ns ( 62.93 % )
                Info: Total interconnect delay = 1.058 ns ( 37.07 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 739 ps for clock "Rx_clock" between source register "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe11a[3]" and destination register "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[3]"
    Info: + Shortest register to register delay is 0.741 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N1; Fanout = 1; REG Node = 'Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe11a[3]'
        Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X26_Y2_N28; Fanout = 1; COMB Node = 'Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[3]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.741 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 1; REG Node = 'Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[3]'
        Info: Total cell delay = 0.314 ns ( 42.38 % )
        Info: Total interconnect delay = 0.427 ns ( 57.62 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "Rx_clock" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "Rx_clock" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Rx_clock" to destination register is 2.985 ns
                Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 87; CLK Node = 'Rx_clock'
                Info: 2: + IC(1.355 ns) + CELL(0.666 ns) = 2.985 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 1; REG Node = 'Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe12a[3]'
                Info: Total cell delay = 1.630 ns ( 54.61 % )
                Info: Total interconnect delay = 1.355 ns ( 45.39 % )
            Info: - Shortest clock path from clock "Rx_clock" to source register is 2.985 ns
                Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 87; CLK Node = 'Rx_clock'
                Info: 2: + IC(1.355 ns) + CELL(0.666 ns) = 2.985 ns; Loc. = LCFF_X26_Y2_N1; Fanout = 1; REG Node = 'Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10|dffe11a[3]'
                Info: Total cell delay = 1.630 ns ( 54.61 % )
                Info: Total interconnect delay = 1.355 ns ( 45.39 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "state_FX[2]" (data pin = "FLAGC", clock pin = "IFCLK") is 8.483 ns
    Info: + Longest pin to register delay is 11.378 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 2; PIN Node = 'FLAGC'
        Info: 2: + IC(7.577 ns) + CELL(0.651 ns) = 9.233 ns; Loc. = LCCOMB_X23_Y2_N24; Fanout = 2; COMB Node = 'Tx_read_clock~4'
        Info: 3: + IC(0.395 ns) + CELL(0.651 ns) = 10.279 ns; Loc. = LCCOMB_X23_Y2_N4; Fanout = 1; COMB Node = 'Mux1~1'
        Info: 4: + IC(0.367 ns) + CELL(0.624 ns) = 11.270 ns; Loc. = LCCOMB_X23_Y2_N30; Fanout = 1; COMB Node = 'Mux1~2'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 11.378 ns; Loc. = LCFF_X23_Y2_N31; Fanout = 12; REG Node = 'state_FX[2]'
        Info: Total cell delay = 3.039 ns ( 26.71 % )
        Info: Total interconnect delay = 8.339 ns ( 73.29 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 3; CLK Node = 'IFCLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 377; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X23_Y2_N31; Fanout = 12; REG Node = 'state_FX[2]'
        Info: Total cell delay = 1.796 ns ( 62.91 % )
        Info: Total interconnect delay = 1.059 ns ( 37.09 % )
Info: tco from clock "IFCLK" to destination pin "PHY_Tx_clock" through clock "PLL:Txclock|altpll:altpll_component|_clk1" is 13.271 ns
    Info: + Offset between input clock "IFCLK" and output clock "PLL:Txclock|altpll:altpll_component|_clk1" is 7.604 ns
    Info: + Longest clock to pin delay is 5.667 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:Txclock|altpll:altpll_component|_clk1'
        Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G2; Fanout = 1; COMB Node = 'PLL:Txclock|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.485 ns) + CELL(3.266 ns) = 5.667 ns; Loc. = PIN_82; Fanout = 0; PIN Node = 'PHY_Tx_clock'
        Info: Total cell delay = 3.266 ns ( 57.63 % )
        Info: Total interconnect delay = 2.401 ns ( 42.37 % )
Info: Longest tpd from source pin "SDOBACK" to destination pin "FX2_PE1" is 11.314 ns
    Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'
    Info: 2: + IC(7.223 ns) + CELL(3.076 ns) = 11.314 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'
    Info: Total cell delay = 4.091 ns ( 36.16 % )
    Info: Total interconnect delay = 7.223 ns ( 63.84 % )
Info: th for memory "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0" (data pin = "RD[0]", clock pin = "Rx_clock") is -4.088 ns
    Info: + Longest clock path from clock "Rx_clock" to destination memory is 3.364 ns
        Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 87; CLK Node = 'Rx_clock'
        Info: 2: + IC(1.542 ns) + CELL(0.858 ns) = 3.364 ns; Loc. = M4K_X27_Y1; Fanout = 1; MEM Node = 'Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0'
        Info: Total cell delay = 1.822 ns ( 54.16 % )
        Info: Total interconnect delay = 1.542 ns ( 45.84 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: - Shortest pin to memory delay is 7.719 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; PIN Node = 'RD[0]'
        Info: 2: + IC(6.615 ns) + CELL(0.130 ns) = 7.719 ns; Loc. = M4K_X27_Y1; Fanout = 1; MEM Node = 'Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0'
        Info: Total cell delay = 1.104 ns ( 14.30 % )
        Info: Total interconnect delay = 6.615 ns ( 85.70 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 138 megabytes
    Info: Processing ended: Wed Sep 16 21:58:21 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


