0.7
2020.2
Nov 18 2020
09:47:47
D:/FPGA_RISC/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/FPGA_RISC/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.srcs/sim_1/new/tb_lut.sv,1716966210,systemVerilog,,,,tb_DP,,uvm,,,,,,
D:/FPGA_RISC/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.srcs/sources_1/new/controlunit.sv,1716966017,systemVerilog,,D:/FPGA_RISC/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.srcs/sources_1/new/datapath.sv,,controlunit,,uvm,,,,,,
D:/FPGA_RISC/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.srcs/sources_1/new/datapath.sv,1716965860,systemVerilog,,D:/FPGA_RISC/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.srcs/sources_1/new/dedicatedprocess.sv,,RegisterFile;adder;comparator;datapath;mux_2x1;register,,uvm,,,,,,
D:/FPGA_RISC/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.srcs/sources_1/new/dedicatedprocess.sv,1716967149,systemVerilog,,D:/FPGA_RISC/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.srcs/sim_1/new/tb_lut.sv,,dedicatedprocess,,uvm,,,,,,
