{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539486133872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539486133872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 13 22:02:13 2018 " "Processing started: Sat Oct 13 22:02:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539486133872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539486133872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539486133872 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539486134191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behavior " "Found design unit 1: IR-behavior" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539486134722 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539486134722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539486134722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behavior " "Found design unit 1: SignExtend-behavior" {  } { { "SignExtend.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/SignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539486134722 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539486134722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539486134722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2-behavior " "Found design unit 1: ShiftLeft2-behavior" {  } { { "ShiftLeft2_1.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/ShiftLeft2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539486134722 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2_1.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/ShiftLeft2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539486134722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539486134722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539486134722 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539486134722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539486134722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiCycle-behaviour " "Found design unit 1: MultiCycle-behaviour" {  } { { "MultiCycle.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/MultiCycle.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539486134732 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiCycle " "Found entity 1: MultiCycle" {  } { { "MultiCycle.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/MultiCycle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539486134732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539486134732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiCycle " "Elaborating entity \"MultiCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539486134791 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clock MultiCycle.vhd(19) " "VHDL Signal Declaration warning at MultiCycle.vhd(19): used implicit default value for signal \"clock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycle.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/MultiCycle.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539486134791 "|MultiCycle"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "input MultiCycle.vhd(20) " "VHDL Signal Declaration warning at MultiCycle.vhd(20): used implicit default value for signal \"input\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycle.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/MultiCycle.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1539486134791 "|MultiCycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output MultiCycle.vhd(20) " "Verilog HDL or VHDL warning at MultiCycle.vhd(20): object \"output\" assigned a value but never read" {  } { { "MultiCycle.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/MultiCycle.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539486134791 "|MultiCycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PC PC:reg A:behavior " "Elaborating entity \"PC\" using architecture \"A:behavior\" for hierarchy \"PC:reg\"" {  } { { "MultiCycle.vhd" "reg" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/MultiCycle.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539486134791 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_out PC.vhd(14) " "VHDL Process Statement warning at PC.vhd(14): inferring latch(es) for signal or variable \"addr_out\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/PC.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539486134812 "|MultiCycle|PC:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[0\] PC.vhd(14) " "Inferred latch for \"addr_out\[0\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539486134812 "|MultiCycle|PC:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[1\] PC.vhd(14) " "Inferred latch for \"addr_out\[1\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539486134812 "|MultiCycle|PC:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[2\] PC.vhd(14) " "Inferred latch for \"addr_out\[2\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539486134812 "|MultiCycle|PC:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[3\] PC.vhd(14) " "Inferred latch for \"addr_out\[3\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539486134812 "|MultiCycle|PC:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[4\] PC.vhd(14) " "Inferred latch for \"addr_out\[4\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539486134812 "|MultiCycle|PC:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[5\] PC.vhd(14) " "Inferred latch for \"addr_out\[5\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539486134812 "|MultiCycle|PC:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[6\] PC.vhd(14) " "Inferred latch for \"addr_out\[6\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539486134812 "|MultiCycle|PC:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[7\] PC.vhd(14) " "Inferred latch for \"addr_out\[7\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539486134812 "|MultiCycle|PC:reg"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1539486135026 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539486135172 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 13 22:02:15 2018 " "Processing ended: Sat Oct 13 22:02:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539486135172 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539486135172 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539486135172 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539486135172 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539486135791 ""}
