library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use IEEE.std_logic_arith.all;


entity Random is
	port (CLK_50MHz	: in std_logic;
			rand_num		: out std_logic_vector(5 downto 0));
	end Random;	
	
architecture behavior of Random is
	signal counter		: std_logic_vector(5 downto 0);

begin
	
	--Clock
	Prescaler: process (CLK_50MHz)
   begin  
      if CLK_50MHz'event and CLK_50MHz = '1' then  -- rising clock edge  
            counter <= counter + 1;	         
      end if;
		if counter = "111111" then
			counter <= "000000";
		end if;
   end process Prescaler;
	
rand_num <= counter;
end behavior;
