Module
module mindec(

  input [0:3]B,
  output [0:3]G
    );
  assign G[0] = B[0];
  assign G[1] = (B[0]^B[1]);
  assign G[2] = (B[1]^B[2]);
  assign G[3] = (B[2]^B[3]);
endmodule

TESTBENCH


module mindec_tb;
  reg [0:3]B;
  wire [0:3]G;
  mindec uut(.B(B),.G(G));
  
  initial begin
    B = 4'b1010;
    #100;
     B = 4'b1011;
    #100;
  end
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0,mindec_tb);
  end
endmodule