# SPDX-FileCopyrightText: (C) 2025 sram-forge
# SPDX-License-Identifier: Apache-2.0

"""Chip-level testbench for {{ chip.name }}.

Generated by sram-forge - do not edit manually.
"""

import os
import logging
from pathlib import Path

import cocotb
from cocotb.clock import Clock
from cocotb.triggers import Timer, ClockCycles
from cocotb_tools.runner import get_runner

sim = os.getenv("SIM", "icarus")
pdk_root = os.getenv("PDK_ROOT", Path("~/.ciel").expanduser())
pdk = os.getenv("PDK", "gf180mcuD")
scl = os.getenv("SCL", "gf180mcu_fd_sc_mcu7t5v0")
gl = os.getenv("GL", False)
slot = os.getenv("SLOT", "{{ slot }}")

hdl_toplevel = "{{ chip.name }}_top"


async def set_defaults(dut):
    """Set default input values."""
    dut.input_PAD.value = 0


async def enable_power(dut):
    """Enable power for gate-level simulation."""
    dut.VDD.value = 1
    dut.VSS.value = 0


async def start_clock(clock, freq=50):
    """Start the clock @ freq MHz."""
    c = Clock(clock, 1 / freq * 1000, "ns")
    cocotb.start_soon(c.start())


async def reset(reset, active_low=True, time_ns=1000):
    """Reset dut."""
    cocotb.log.info("Reset asserted...")
    reset.value = not active_low
    await Timer(time_ns, "ns")
    reset.value = active_low
    cocotb.log.info("Reset deasserted.")


async def start_up(dut):
    """Startup sequence."""
    await set_defaults(dut)
    if gl:
        await enable_power(dut)
    await start_clock(dut.clk_PAD)
    await reset(dut.rst_n_PAD)


@cocotb.test()
async def test_basic(dut):
    """Basic smoke test for the chip."""
    logger = logging.getLogger("{{ chip.name }}_tb")

    logger.info("Startup sequence...")
    await start_up(dut)

    logger.info("Running basic test...")
    await ClockCycles(dut.clk_PAD, 10)

    # Basic input stimulus
    dut.input_PAD.value = -1
    await ClockCycles(dut.clk_PAD, 100)

    logger.info("Done!")


def chip_top_runner():
    """Run the chip testbench."""
    proj_path = Path(__file__).resolve().parent

    sources = []
    defines = {f"SLOT_{slot.upper()}": True}
    includes = [proj_path / "../src/"]

    if gl:
        # SCL models
        sources.append(Path(pdk_root) / pdk / "libs.ref" / scl / "verilog" / f"{scl}.v")
        sources.append(Path(pdk_root) / pdk / "libs.ref" / scl / "verilog" / "primitives.v")

        # Use the powered netlist
        sources.append(proj_path / f"../final/pnl/{hdl_toplevel}.pnl.v")

        defines = {"FUNCTIONAL": True, "USE_POWER_PINS": True}
    else:
        sources.append(proj_path / "../src/{{ chip.name }}_top.sv")
        sources.append(proj_path / "../src/{{ chip.name }}_core.sv")
        sources.append(proj_path / "../src/{{ chip.name }}_sram_array.sv")

    sources += [
        # IO pad models
        Path(pdk_root) / pdk / "libs.ref/gf180mcu_fd_io/verilog/gf180mcu_fd_io.v",
        Path(pdk_root) / pdk / "libs.ref/gf180mcu_fd_io/verilog/gf180mcu_ws_io.v",

        # SRAM macros
        Path(pdk_root) / pdk / "libs.ref/gf180mcu_fd_ip_sram/verilog/{{ config.memory.macro }}.v",

        # Custom IP
        proj_path / "../ip/gf180mcu_ws_ip__id/vh/gf180mcu_ws_ip__id.v",
        proj_path / "../ip/gf180mcu_ws_ip__logo/vh/gf180mcu_ws_ip__logo.v",
    ]

    build_args = []

    if sim == "icarus":
        pass

    if sim == "verilator":
        build_args = ["--timing", "--trace", "--trace-fst", "--trace-structs"]

    runner = get_runner(sim)
    runner.build(
        sources=sources,
        hdl_toplevel=hdl_toplevel,
        defines=defines,
        always=True,
        includes=includes,
        build_args=build_args,
        waves=True,
    )

    plusargs = []

    runner.test(
        hdl_toplevel=hdl_toplevel,
        test_module="chip_top_tb,",
        plusargs=plusargs,
        waves=True,
    )


if __name__ == "__main__":
    chip_top_runner()
