// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "10/06/2024 21:12:02"

// 
// Device: Altera 5M570ZM100C4 Package MBGA100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module alu (
	a,
	b,
	cmd,
	oe,
	d_out);
input 	[7:0] a;
input 	[7:0] b;
input 	[3:0] cmd;
input 	oe;
output 	[15:0] d_out;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~45 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50 ;
wire \Add0~0_combout ;
wire \Add2~0_combout ;
wire \Mux15~10_combout ;
wire \Div0|auto_generated|divider|divider|selnose[9]~1_combout ;
wire \Div0|auto_generated|divider|divider|selnose[36]~0_combout ;
wire \Mux15~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[8]~18_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_56 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[9]~12_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[9]~13_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_58 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_52 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_54 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~19_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~14_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~23_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_68 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_70 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_62 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_64 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_66 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~20_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~24_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[24]~27_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_80 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_82 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_72 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_74 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~15_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_76 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_78 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[35]~21_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[34]~25_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~28_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~30_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_85 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_87 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_77 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_79 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_81 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[36]~16_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_83 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[43]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[42]~29_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[41]~31_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[40]~32_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_97 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37COUT1_99 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_87 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_89 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_91 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[45]~17_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[44]~22_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_93 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_95 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[52]~36_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~37_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~38_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~39_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[48]~33_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52COUT1_109 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47COUT1_111 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_97 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32COUT1_99 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_101 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_103 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[54]~34_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[53]~35_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_105 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_107 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \Mux15~11_combout ;
wire \Add1~0_combout ;
wire \Add3~0_combout ;
wire \Mux15~12_combout ;
wire \Mux15~13_combout ;
wire \Mult0|auto_generated|op_5~0_combout ;
wire \Mux15~14_combout ;
wire \Mux15~8_combout ;
wire \WideOr0~0_combout ;
wire \Mux15~3_combout ;
wire \Mux15~5_combout ;
wire \Mux15~6_combout ;
wire \Mux15~1_combout ;
wire \Mux15~2_combout ;
wire \Mux15~7_combout ;
wire \Mux15~0_combout ;
wire \Mux15~9_combout ;
wire \Mux15~15_combout ;
wire \oe~combout ;
wire \Mult0|auto_generated|op_5~2 ;
wire \Mult0|auto_generated|op_5~2COUT1_142 ;
wire \Mult0|auto_generated|op_5~5_combout ;
wire \Mux14~3_combout ;
wire \Mux14~4_combout ;
wire \Add1~2 ;
wire \Add1~2COUT1_82 ;
wire \Add1~5_combout ;
wire \Add0~2 ;
wire \Add0~2COUT1_82 ;
wire \Add0~5_combout ;
wire \Mux14~1_combout ;
wire \Add2~2 ;
wire \Add2~2COUT1_82 ;
wire \Add2~5_combout ;
wire \Add3~2 ;
wire \Add3~2COUT1_82 ;
wire \Add3~5_combout ;
wire \Mux14~2_combout ;
wire \Mux14~5_combout ;
wire \out~0_combout ;
wire \Mux14~0_combout ;
wire \Mux13~0_combout ;
wire \Mux14~6_combout ;
wire \Mult0|auto_generated|cs2a[0]~COUT ;
wire \Mult0|auto_generated|cs2a[0]~COUTCOUT1_25 ;
wire \Mult0|auto_generated|cs1a[0]~COUT ;
wire \Mult0|auto_generated|cs1a[0]~COUTCOUT1_25 ;
wire \Mult0|auto_generated|op_1~0_combout ;
wire \Mult0|auto_generated|op_5~7 ;
wire \Mult0|auto_generated|op_5~7COUT1_144 ;
wire \Mult0|auto_generated|op_5~10_combout ;
wire \Mux13~4_combout ;
wire \Mux13~5_combout ;
wire \Add1~7 ;
wire \Add1~7COUT1_84 ;
wire \Add1~10_combout ;
wire \Add0~7 ;
wire \Add0~7COUT1_84 ;
wire \Add0~10_combout ;
wire \Mux13~2_combout ;
wire \Add3~7 ;
wire \Add3~7COUT1_84 ;
wire \Add3~10_combout ;
wire \Add2~7 ;
wire \Add2~7COUT1_84 ;
wire \Add2~10_combout ;
wire \Mux13~3_combout ;
wire \Mux13~6_combout ;
wire \out~1_combout ;
wire \Mux13~1_combout ;
wire \Mux13~7_combout ;
wire \Mux12~0_combout ;
wire \out~2_combout ;
wire \Mult0|auto_generated|op_1~2 ;
wire \Mult0|auto_generated|op_1~2COUT1_122 ;
wire \Mult0|auto_generated|op_1~5_combout ;
wire \Mult0|auto_generated|op_5~12 ;
wire \Mult0|auto_generated|op_5~15_combout ;
wire \Mux12~3_combout ;
wire \Mux12~4_combout ;
wire \Add1~12 ;
wire \Add1~12COUT1_86 ;
wire \Add1~15_combout ;
wire \Add0~12 ;
wire \Add0~12COUT1_86 ;
wire \Add0~15_combout ;
wire \Mux12~1_combout ;
wire \Add3~12 ;
wire \Add3~12COUT1_86 ;
wire \Add3~15_combout ;
wire \Add2~12 ;
wire \Add2~12COUT1_86 ;
wire \Add2~15_combout ;
wire \Mux12~2_combout ;
wire \Mux12~5_combout ;
wire \Mux12~6_combout ;
wire \out~3_combout ;
wire \Mux11~0_combout ;
wire \Mult0|auto_generated|cs1a[1]~COUT ;
wire \Mult0|auto_generated|cs1a[1]~COUTCOUT1_27 ;
wire \Mult0|auto_generated|op_2~0_combout ;
wire \Mult0|auto_generated|cs2a[1]~COUT ;
wire \Mult0|auto_generated|cs2a[1]~COUTCOUT1_27 ;
wire \Mult0|auto_generated|op_1~7 ;
wire \Mult0|auto_generated|op_1~10_combout ;
wire \Mult0|auto_generated|op_5~17 ;
wire \Mult0|auto_generated|op_5~17COUT1_146 ;
wire \Mult0|auto_generated|op_5~20_combout ;
wire \Mux11~3_combout ;
wire \Mux11~4_combout ;
wire \Add2~17 ;
wire \Add2~17COUT1_88 ;
wire \Add2~20_combout ;
wire \Add3~17 ;
wire \Add3~17COUT1_88 ;
wire \Add3~20_combout ;
wire \Add3~20_route_through_combout ;
wire \Add1~17 ;
wire \Add1~17COUT1_88 ;
wire \Add1~20_combout ;
wire \Add0~17 ;
wire \Add0~17COUT1_88 ;
wire \Add0~20_combout ;
wire \Mux11~1_combout ;
wire \Mux11~2_combout ;
wire \Mux11~5_combout ;
wire \Mux11~6_combout ;
wire \out~4_combout ;
wire \Mux10~0_combout ;
wire \Mult0|auto_generated|op_1~12 ;
wire \Mult0|auto_generated|op_1~12COUT1_124 ;
wire \Mult0|auto_generated|op_1~15_combout ;
wire \Mult0|auto_generated|op_2~2 ;
wire \Mult0|auto_generated|op_2~5_combout ;
wire \Mult0|auto_generated|op_5~22 ;
wire \Mult0|auto_generated|op_5~22COUT1_148 ;
wire \Mult0|auto_generated|op_5~25_combout ;
wire \Mux10~3_combout ;
wire \Mux10~4_combout ;
wire \Add3~22 ;
wire \Add3~25_combout ;
wire \Add0~22 ;
wire \Add0~25_combout ;
wire \Add1~22 ;
wire \Add1~25_combout ;
wire \Mux10~1_combout ;
wire \Add2~22 ;
wire \Add2~25_combout ;
wire \Mux10~2_combout ;
wire \Mux10~5_combout ;
wire \Mux10~6_combout ;
wire \Mux9~0_combout ;
wire \Add1~27 ;
wire \Add1~27COUT1_90 ;
wire \Add1~30_combout ;
wire \Add0~27 ;
wire \Add0~27COUT1_90 ;
wire \Add0~30_combout ;
wire \Mux9~1_combout ;
wire \Add2~27 ;
wire \Add2~27COUT1_90 ;
wire \Add2~30_combout ;
wire \Add3~27 ;
wire \Add3~27COUT1_90 ;
wire \Add3~30_combout ;
wire \Mux9~2_combout ;
wire \Div0|auto_generated|divider|divider|selnose[9]~2_combout ;
wire \Mult0|auto_generated|op_2~7 ;
wire \Mult0|auto_generated|op_2~7COUT1_102 ;
wire \Mult0|auto_generated|op_2~10_combout ;
wire \Mult0|auto_generated|cs2a[2]~COUT ;
wire \Mult0|auto_generated|cs2a[2]~COUTCOUT1_29 ;
wire \Mult0|auto_generated|op_1~17 ;
wire \Mult0|auto_generated|op_1~17COUT1_126 ;
wire \Mult0|auto_generated|op_1~20_combout ;
wire \Mult0|auto_generated|op_5~27 ;
wire \Mult0|auto_generated|op_5~27COUT1_150 ;
wire \Mult0|auto_generated|op_5~30_combout ;
wire \Mux9~3_combout ;
wire \Mux9~4_combout ;
wire \Mux9~5_combout ;
wire \out~5_combout ;
wire \Mux9~6_combout ;
wire \Add0~32 ;
wire \Add0~32COUT1_92 ;
wire \Add0~35_combout ;
wire \Add1~32 ;
wire \Add1~32COUT1_92 ;
wire \Add1~35_combout ;
wire \Mux15~19_combout ;
wire \Add2~32 ;
wire \Add2~32COUT1_92 ;
wire \Add2~35_combout ;
wire \Add3~32 ;
wire \Add3~32COUT1_92 ;
wire \Add3~35_combout ;
wire \Mux15~18_combout ;
wire \Mux8~2_combout ;
wire \Mux15~20_combout ;
wire \Mult0|auto_generated|add20_result[0]~0_combout ;
wire \Mult0|auto_generated|op_1~22 ;
wire \Mult0|auto_generated|op_1~22COUT1_128 ;
wire \Mult0|auto_generated|op_1~25_combout ;
wire \Mult0|auto_generated|cs1a[2]~COUT ;
wire \Mult0|auto_generated|cs1a[2]~COUTCOUT1_29 ;
wire \Mult0|auto_generated|op_2~12 ;
wire \Mult0|auto_generated|op_2~12COUT1_104 ;
wire \Mult0|auto_generated|op_2~15_combout ;
wire \Mult0|auto_generated|op_5~32 ;
wire \Mult0|auto_generated|op_5~32COUT1_152 ;
wire \Mult0|auto_generated|op_5~35_combout ;
wire \Mux15~16_combout ;
wire \Mux15~17_combout ;
wire \Mux8~3_combout ;
wire \Mux7~0_combout ;
wire \Mux8~0_combout ;
wire \Mux8~1_combout ;
wire \Mux8~4_combout ;
wire \Mux6~0_combout ;
wire \Add3~37 ;
wire \Add3~37COUT1_94 ;
wire \Add3~40_combout ;
wire \Add1~37 ;
wire \Add1~37COUT1_94 ;
wire \Add1~40_combout ;
wire \Mux7~2_combout ;
wire \Mult0|auto_generated|add20_result[0]~2 ;
wire \Mult0|auto_generated|add20_result[0]~2COUT1_62 ;
wire \Mult0|auto_generated|add20_result[1]~5_combout ;
wire \Mult0|auto_generated|op_1~27 ;
wire \Mult0|auto_generated|op_1~27COUT1_130 ;
wire \Mult0|auto_generated|op_1~30_combout ;
wire \Mult0|auto_generated|op_2~17 ;
wire \Mult0|auto_generated|op_2~17COUT1_106 ;
wire \Mult0|auto_generated|op_2~20_combout ;
wire \Mult0|auto_generated|op_5~37 ;
wire \Mult0|auto_generated|op_5~40_combout ;
wire \Mux7~1_combout ;
wire \Add0~37 ;
wire \Add0~37COUT1_94 ;
wire \Add0~40_combout ;
wire \Add2~37 ;
wire \Add2~37COUT1_94 ;
wire \Add2~40_combout ;
wire \Mux7~3_combout ;
wire \Mux7~4_combout ;
wire \Mux7~5_combout ;
wire \Mux6~1_combout ;
wire \Mux6~2_combout ;
wire \Mult0|auto_generated|op_2~22 ;
wire \Mult0|auto_generated|op_2~22COUT1_108 ;
wire \Mult0|auto_generated|op_2~25_combout ;
wire \Mult0|auto_generated|add20_result[1]~7 ;
wire \Mult0|auto_generated|add20_result[1]~7COUT1_64 ;
wire \Mult0|auto_generated|add20_result[2]~10_combout ;
wire \Mult0|auto_generated|op_1~32 ;
wire \Mult0|auto_generated|op_1~35_combout ;
wire \Mult0|auto_generated|op_5~42 ;
wire \Mult0|auto_generated|op_5~42COUT1_154 ;
wire \Mult0|auto_generated|op_5~45_combout ;
wire \Mux6~3_combout ;
wire \Mux6~4_combout ;
wire \Mult0|auto_generated|op_2~27 ;
wire \Mult0|auto_generated|op_2~30_combout ;
wire \Mult0|auto_generated|add20_result[2]~12 ;
wire \Mult0|auto_generated|add20_result[2]~12COUT1_66 ;
wire \Mult0|auto_generated|add20_result[3]~15_combout ;
wire \Mult0|auto_generated|op_1~37 ;
wire \Mult0|auto_generated|op_1~37COUT1_132 ;
wire \Mult0|auto_generated|op_1~40_combout ;
wire \Mult0|auto_generated|op_5~47 ;
wire \Mult0|auto_generated|op_5~47COUT1_156 ;
wire \Mult0|auto_generated|op_5~50_combout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Mult0|auto_generated|add20_result[3]~17 ;
wire \Mult0|auto_generated|add20_result[4]~20_combout ;
wire \Mult0|auto_generated|op_1~42 ;
wire \Mult0|auto_generated|op_1~42COUT1_134 ;
wire \Mult0|auto_generated|op_1~45_combout ;
wire \Mult0|auto_generated|op_2~32 ;
wire \Mult0|auto_generated|op_2~32COUT1_110 ;
wire \Mult0|auto_generated|op_2~35_combout ;
wire \Mult0|auto_generated|op_5~52 ;
wire \Mult0|auto_generated|op_5~52COUT1_158 ;
wire \Mult0|auto_generated|op_5~55_combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \Mult0|auto_generated|add20_result[4]~22 ;
wire \Mult0|auto_generated|add20_result[4]~22COUT1_68 ;
wire \Mult0|auto_generated|add20_result[5]~25_combout ;
wire \Mult0|auto_generated|op_1~47 ;
wire \Mult0|auto_generated|op_1~47COUT1_136 ;
wire \Mult0|auto_generated|op_1~50_combout ;
wire \Mult0|auto_generated|op_2~37 ;
wire \Mult0|auto_generated|op_2~37COUT1_112 ;
wire \Mult0|auto_generated|op_2~40_combout ;
wire \Mult0|auto_generated|op_5~57 ;
wire \Mult0|auto_generated|op_5~57COUT1_160 ;
wire \Mult0|auto_generated|op_5~60_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mult0|auto_generated|op_1~52 ;
wire \Mult0|auto_generated|op_1~52COUT1_138 ;
wire \Mult0|auto_generated|op_1~55_combout ;
wire \Mult0|auto_generated|add20_result[5]~27 ;
wire \Mult0|auto_generated|add20_result[5]~27COUT1_70 ;
wire \Mult0|auto_generated|add20_result[6]~30_combout ;
wire \Mult0|auto_generated|op_2~42 ;
wire \Mult0|auto_generated|op_2~42COUT1_114 ;
wire \Mult0|auto_generated|op_2~45_combout ;
wire \Mult0|auto_generated|op_5~62 ;
wire \Mult0|auto_generated|op_5~65_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Mult0|auto_generated|op_2~47 ;
wire \Mult0|auto_generated|op_2~47COUT1_116 ;
wire \Mult0|auto_generated|op_2~50_combout ;
wire \Mult0|auto_generated|op_1~57 ;
wire \Mult0|auto_generated|op_1~60_combout ;
wire \Mult0|auto_generated|op_5~67 ;
wire \Mult0|auto_generated|op_5~67COUT1_162 ;
wire \Mult0|auto_generated|op_5~70_combout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \Mult0|auto_generated|op_1~62 ;
wire \Mult0|auto_generated|op_1~62COUT1_140 ;
wire \Mult0|auto_generated|op_1~65_combout ;
wire \Mult0|auto_generated|op_2~52 ;
wire \Mult0|auto_generated|op_2~55_combout ;
wire \Mult0|auto_generated|op_5~72 ;
wire \Mult0|auto_generated|op_5~72COUT1_164 ;
wire \Mult0|auto_generated|op_5~75_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire [4:0] \Mult0|auto_generated|cs2a ;
wire [3:0] \cmd~combout ;
wire [9:0] \Mult0|auto_generated|le3a ;
wire [7:0] \a~combout ;
wire [9:0] \Mult0|auto_generated|le4a ;
wire [4:0] \Mult0|auto_generated|cs1a ;
wire [7:0] \b~combout ;
wire [71:0] \Div0|auto_generated|divider|divider|selnose ;
wire [8:0] \Mult0|auto_generated|le7a ;
wire [9:0] \Mult0|auto_generated|le5a ;
wire [9:0] \Mult0|auto_generated|le6a ;


// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \cmd[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\cmd~combout [3]),
	.padio(cmd[3]));
// synopsys translate_off
defparam \cmd[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [0]),
	.padio(a[0]));
// synopsys translate_off
defparam \a[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [0]),
	.padio(b[0]));
// synopsys translate_off
defparam \b[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxv_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \a~combout [0] $ ((\b~combout [0]))
// \Add0~2  = CARRY((\a~combout [0] & (\b~combout [0])))
// \Add0~2COUT1_82  = CARRY((\a~combout [0] & (\b~combout [0])))

	.clk(gnd),
	.dataa(\a~combout [0]),
	.datab(\b~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~2 ),
	.cout1(\Add0~2COUT1_82 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = "6688";
defparam \Add0~0 .operation_mode = "arithmetic";
defparam \Add0~0 .output_mode = "comb_only";
defparam \Add0~0 .register_cascade_mode = "off";
defparam \Add0~0 .sum_lutc_input = "datac";
defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \cmd[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\cmd~combout [2]),
	.padio(cmd[2]));
// synopsys translate_off
defparam \cmd[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \cmd[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\cmd~combout [1]),
	.padio(cmd[1]));
// synopsys translate_off
defparam \cmd[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxv_lcell \Add2~0 (
// Equation(s):
// \Add2~0_combout  = \b~combout [0] $ ((\a~combout [0]))
// \Add2~2  = CARRY(((\a~combout [0])) # (!\b~combout [0]))
// \Add2~2COUT1_82  = CARRY(((\a~combout [0])) # (!\b~combout [0]))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\a~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~2 ),
	.cout1(\Add2~2COUT1_82 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = "66dd";
defparam \Add2~0 .operation_mode = "arithmetic";
defparam \Add2~0 .output_mode = "comb_only";
defparam \Add2~0 .register_cascade_mode = "off";
defparam \Add2~0 .sum_lutc_input = "datac";
defparam \Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxv_lcell \Mux15~10 (
// Equation(s):
// \Mux15~10_combout  = (\cmd~combout [2] & (((\cmd~combout [1])))) # (!\cmd~combout [2] & ((\cmd~combout [1] & ((\Add2~0_combout ))) # (!\cmd~combout [1] & (\Add0~0_combout ))))

	.clk(gnd),
	.dataa(\Add0~0_combout ),
	.datab(\cmd~combout [2]),
	.datac(\cmd~combout [1]),
	.datad(\Add2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~10 .lut_mask = "f2c2";
defparam \Mux15~10 .operation_mode = "normal";
defparam \Mux15~10 .output_mode = "comb_only";
defparam \Mux15~10 .register_cascade_mode = "off";
defparam \Mux15~10 .sum_lutc_input = "datac";
defparam \Mux15~10 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \cmd[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\cmd~combout [0]),
	.padio(cmd[0]));
// synopsys translate_off
defparam \cmd[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [1]),
	.padio(a[1]));
// synopsys translate_off
defparam \a[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [3]),
	.padio(b[3]));
// synopsys translate_off
defparam \b[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [1]),
	.padio(b[1]));
// synopsys translate_off
defparam \b[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [7]),
	.padio(a[7]));
// synopsys translate_off
defparam \a[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxv_lcell \Div0|auto_generated|divider|divider|selnose[9]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose[9]~1_combout  = ((\b~combout [1] & ((!\a~combout [7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(\a~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose[9]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[9]~1 .lut_mask = "00cc";
defparam \Div0|auto_generated|divider|divider|selnose[9]~1 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[9]~1 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[9]~1 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[9]~1 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[9]~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [6]),
	.padio(a[6]));
// synopsys translate_off
defparam \a[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [2]),
	.padio(b[2]));
// synopsys translate_off
defparam \b[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [6]),
	.padio(b[6]));
// synopsys translate_off
defparam \b[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [5]),
	.padio(b[5]));
// synopsys translate_off
defparam \b[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [7]),
	.padio(b[7]));
// synopsys translate_off
defparam \b[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxv_lcell \Div0|auto_generated|divider|divider|selnose[36]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose[36]~0_combout  = (!\b~combout [6] & (!\b~combout [5] & ((!\b~combout [7]))))

	.clk(gnd),
	.dataa(\b~combout [6]),
	.datab(\b~combout [5]),
	.datac(vcc),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose[36]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[36]~0 .lut_mask = "0011";
defparam \Div0|auto_generated|divider|divider|selnose[36]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[36]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[36]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[36]~0 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[36]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \b[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\b~combout [4]),
	.padio(b[4]));
// synopsys translate_off
defparam \b[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxv_lcell \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = (!\b~combout [3] & (!\b~combout [2] & (\Div0|auto_generated|divider|divider|selnose[36]~0_combout  & !\b~combout [4])))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(\Div0|auto_generated|divider|divider|selnose[36]~0_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~4 .lut_mask = "0010";
defparam \Mux15~4 .operation_mode = "normal";
defparam \Mux15~4 .output_mode = "comb_only";
defparam \Mux15~4 .register_cascade_mode = "off";
defparam \Mux15~4 .sum_lutc_input = "datac";
defparam \Mux15~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[8]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[8]~18_combout  = (\a~combout [6] & (((\Div0|auto_generated|divider|divider|selnose[9]~1_combout ) # (!\Mux15~4_combout )) # (!\b~combout [0])))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\Div0|auto_generated|divider|divider|selnose[9]~1_combout ),
	.datac(\a~combout [6]),
	.datad(\Mux15~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[8]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[8]~18 .lut_mask = "d0f0";
defparam \Div0|auto_generated|divider|divider|StageOut[8]~18 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[8]~18 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[8]~18 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[8]~18 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[8]~18 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [5]),
	.padio(a[5]));
// synopsys translate_off
defparam \a[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout  = \b~combout [0] $ ((\a~combout [5]))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27  = CARRY(((\a~combout [5])) # (!\b~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_56  = CARRY(((\a~combout [5])) # (!\b~combout [0]))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\a~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_56 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .lut_mask = "66dd";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout  = \b~combout [1] $ (\Div0|auto_generated|divider|divider|StageOut[8]~18_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 )))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17  = CARRY((\b~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ) # (!\Div0|auto_generated|divider|divider|StageOut[8]~18_combout ))) # (!\b~combout [1] & 
// (!\Div0|auto_generated|divider|divider|StageOut[8]~18_combout  & !\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 )))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_58  = CARRY((\b~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_56 ) # (!\Div0|auto_generated|divider|divider|StageOut[8]~18_combout ))) # 
// (!\b~combout [1] & (!\Div0|auto_generated|divider|divider|StageOut[8]~18_combout  & !\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_56 )))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[8]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_58 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[9]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[9]~12_combout  = (\b~combout [0] & (\b~combout [1] & (!\a~combout [6]))) # (!\b~combout [0] & (!\b~combout [1]))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\a~combout [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[9]~12 .lut_mask = "1919";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~12 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~12 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~12 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[9]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[9]~13_combout  = ((\a~combout [7] & ((\Div0|auto_generated|divider|divider|StageOut[9]~12_combout ) # (!\Mux15~4_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux15~4_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.datad(\a~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[9]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[9]~13 .lut_mask = "f300";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~13 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~13 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~13 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~13 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout  = (((\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_52  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_52 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .lut_mask = "ff55";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|StageOut[9]~13_combout  $ (\b~combout [2] $ ((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7  = CARRY((\Div0|auto_generated|divider|divider|StageOut[9]~13_combout  & (\b~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[9]~13_combout  & ((\b~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_54  = CARRY((\Div0|auto_generated|divider|divider|StageOut[9]~13_combout  & (\b~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_52 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[9]~13_combout  & ((\b~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_52 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[9]~13_combout ),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_54 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxv_lcell \Div0|auto_generated|divider|divider|selnose[18] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [18] = (\b~combout [3]) # (((\b~combout [4]) # (!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout )) # (!\Div0|auto_generated|divider|divider|selnose[36]~0_combout ))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\Div0|auto_generated|divider|divider|selnose[36]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose [18]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[18] .lut_mask = "ffbf";
defparam \Div0|auto_generated|divider|divider|selnose[18] .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[18] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[18] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[18] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[17]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~19_combout  = ((\Div0|auto_generated|divider|divider|selnose [18] & ((\Div0|auto_generated|divider|divider|StageOut[8]~18_combout ))) # (!\Div0|auto_generated|divider|divider|selnose [18] & 
// (\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[8]~18_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~19 .lut_mask = "f0cc";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~19 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~19 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~19 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~19 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[18]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~14_combout  = ((\Div0|auto_generated|divider|divider|selnose [18] & (\Div0|auto_generated|divider|divider|StageOut[9]~13_combout )) # (!\Div0|auto_generated|divider|divider|selnose [18] & 
// ((\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[9]~13_combout ),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~14 .lut_mask = "aaf0";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~14 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~14 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~14 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~14 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[16]~23 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~23_combout  = ((\Div0|auto_generated|divider|divider|selnose [18] & ((\a~combout [5]))) # (!\Div0|auto_generated|divider|divider|selnose [18] & 
// (\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ),
	.datac(\Div0|auto_generated|divider|divider|selnose [18]),
	.datad(\a~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~23 .lut_mask = "fc0c";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~23 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~23 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~23 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~23 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~23 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [4]),
	.padio(a[4]));
// synopsys translate_off
defparam \a[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout  = \b~combout [0] $ ((\a~combout [4]))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32  = CARRY(((\a~combout [4])) # (!\b~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_68  = CARRY(((\a~combout [4])) # (!\b~combout [0]))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\a~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_68 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .lut_mask = "66dd";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout  = \Div0|auto_generated|divider|divider|StageOut[16]~23_combout  $ (\b~combout [1] $ ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22  = CARRY((\Div0|auto_generated|divider|divider|StageOut[16]~23_combout  & (\b~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[16]~23_combout  & ((\b~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ))))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_70  = CARRY((\Div0|auto_generated|divider|divider|StageOut[16]~23_combout  & (\b~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_68 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[16]~23_combout  & ((\b~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_68 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[16]~23_combout ),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_70 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout  = (((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout ))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_62  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_62 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ff55";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|StageOut[17]~19_combout  $ (\b~combout [2] $ ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((\Div0|auto_generated|divider|divider|StageOut[17]~19_combout  & (\b~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[17]~19_combout  & ((\b~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_64  = CARRY((\Div0|auto_generated|divider|divider|StageOut[17]~19_combout  & (\b~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_62 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[17]~19_combout  & ((\b~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_62 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_64 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = \b~combout [3] $ (\Div0|auto_generated|divider|divider|StageOut[18]~14_combout  $ ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((\b~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[18]~14_combout  & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )) # (!\b~combout [3] & 
// ((\Div0|auto_generated|divider|divider|StageOut[18]~14_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ))))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_66  = CARRY((\b~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[18]~14_combout  & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_64 )) # 
// (!\b~combout [3] & ((\Div0|auto_generated|divider|divider|StageOut[18]~14_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_64 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[18]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_66 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "964d";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxv_lcell \Div0|auto_generated|divider|divider|selnose[27] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [27] = (((\b~combout [4]) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )) # (!\Div0|auto_generated|divider|divider|selnose[36]~0_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|selnose[36]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose [27]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[27] .lut_mask = "ff3f";
defparam \Div0|auto_generated|divider|divider|selnose[27] .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[27] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[27] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[27] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[26]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~20_combout  = ((\Div0|auto_generated|divider|divider|selnose [27] & (\Div0|auto_generated|divider|divider|StageOut[17]~19_combout )) # (!\Div0|auto_generated|divider|divider|selnose [27] & 
// ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.datac(\Div0|auto_generated|divider|divider|selnose [27]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~20 .lut_mask = "cfc0";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~20 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~20 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[25]~24 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~24_combout  = ((\Div0|auto_generated|divider|divider|selnose [27] & (\Div0|auto_generated|divider|divider|StageOut[16]~23_combout )) # (!\Div0|auto_generated|divider|divider|selnose [27] & 
// ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[16]~23_combout ),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|selnose [27]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~24 .lut_mask = "afa0";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~24 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~24 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~24 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~24 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[24]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[24]~27_combout  = ((\Div0|auto_generated|divider|divider|selnose [27] & (\a~combout [4])) # (!\Div0|auto_generated|divider|divider|selnose [27] & 
// ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [4]),
	.datac(\Div0|auto_generated|divider|divider|selnose [27]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[24]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[24]~27 .lut_mask = "cfc0";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~27 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~27 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~27 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~27 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~27 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [3]),
	.padio(a[3]));
// synopsys translate_off
defparam \a[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout  = \b~combout [0] $ ((\a~combout [3]))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37  = CARRY(((\a~combout [3])) # (!\b~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_80  = CARRY(((\a~combout [3])) # (!\b~combout [0]))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\a~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_80 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .lut_mask = "66dd";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout  = \Div0|auto_generated|divider|divider|StageOut[24]~27_combout  $ (\b~combout [1] $ ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27  = CARRY((\Div0|auto_generated|divider|divider|StageOut[24]~27_combout  & (\b~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[24]~27_combout  & ((\b~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_82  = CARRY((\Div0|auto_generated|divider|divider|StageOut[24]~27_combout  & (\b~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_80 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[24]~27_combout  & ((\b~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_80 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[24]~27_combout ),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_82 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout  = (((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout ))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_72  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_72 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ff55";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \Div0|auto_generated|divider|divider|StageOut[25]~24_combout  $ (\b~combout [2] $ ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((\Div0|auto_generated|divider|divider|StageOut[25]~24_combout  & (\b~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[25]~24_combout  & ((\b~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_74  = CARRY((\Div0|auto_generated|divider|divider|StageOut[25]~24_combout  & (\b~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_72 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[25]~24_combout  & ((\b~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_72 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[25]~24_combout ),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_74 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \b~combout [3] $ (\Div0|auto_generated|divider|divider|StageOut[26]~20_combout  $ ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((\b~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[26]~20_combout  & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )) # (!\b~combout [3] & 
// ((\Div0|auto_generated|divider|divider|StageOut[26]~20_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_76  = CARRY((\b~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[26]~20_combout  & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_74 )) # 
// (!\b~combout [3] & ((\Div0|auto_generated|divider|divider|StageOut[26]~20_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_74 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[26]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_76 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "964d";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[27]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~15_combout  = ((\Div0|auto_generated|divider|divider|selnose [27] & (\Div0|auto_generated|divider|divider|StageOut[18]~14_combout )) # (!\Div0|auto_generated|divider|divider|selnose [27] & 
// ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|selnose [27]),
	.datac(\Div0|auto_generated|divider|divider|StageOut[18]~14_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~15 .lut_mask = "f3c0";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~15 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~15 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|StageOut[27]~15_combout  $ (\b~combout [4] $ ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((\Div0|auto_generated|divider|divider|StageOut[27]~15_combout  & (\b~combout [4] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[27]~15_combout  & ((\b~combout [4]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_78  = CARRY((\Div0|auto_generated|divider|divider|StageOut[27]~15_combout  & (\b~combout [4] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_76 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[27]~15_combout  & ((\b~combout [4]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_76 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[27]~15_combout ),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_78 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxv_lcell \Div0|auto_generated|divider|divider|selnose[36] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [36] = (\b~combout [6]) # ((\b~combout [5]) # ((\b~combout [7]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(\b~combout [6]),
	.datab(\b~combout [5]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose [36]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[36] .lut_mask = "ffef";
defparam \Div0|auto_generated|divider|divider|selnose[36] .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[36] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[36] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[36] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[36] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[35]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[35]~21_combout  = ((\Div0|auto_generated|divider|divider|selnose [36] & ((\Div0|auto_generated|divider|divider|StageOut[26]~20_combout ))) # (!\Div0|auto_generated|divider|divider|selnose [36] & 
// (\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datac(\Div0|auto_generated|divider|divider|selnose [36]),
	.datad(\Div0|auto_generated|divider|divider|StageOut[26]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[35]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[35]~21 .lut_mask = "fc0c";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~21 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~21 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~21 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~21 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[34]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[34]~25_combout  = ((\Div0|auto_generated|divider|divider|selnose [36] & (\Div0|auto_generated|divider|divider|StageOut[25]~24_combout )) # (!\Div0|auto_generated|divider|divider|selnose [36] & 
// ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[25]~24_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|selnose [36]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[34]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[34]~25 .lut_mask = "aacc";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~25 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~25 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[33]~28 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~28_combout  = ((\Div0|auto_generated|divider|divider|selnose [36] & ((\Div0|auto_generated|divider|divider|StageOut[24]~27_combout ))) # (!\Div0|auto_generated|divider|divider|selnose [36] & 
// (\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[24]~27_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose [36]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~28 .lut_mask = "f0cc";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~28 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~28 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~28 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~28 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[32]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~30_combout  = ((\Div0|auto_generated|divider|divider|selnose [36] & ((\a~combout [3]))) # (!\Div0|auto_generated|divider|divider|selnose [36] & 
// (\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ),
	.datab(vcc),
	.datac(\a~combout [3]),
	.datad(\Div0|auto_generated|divider|divider|selnose [36]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~30 .lut_mask = "f0aa";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~30 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~30 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~30 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~30 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~30 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a~combout [2]),
	.padio(a[2]));
// synopsys translate_off
defparam \a[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout  = \a~combout [2] $ ((\b~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42  = CARRY((\a~combout [2]) # ((!\b~combout [0])))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_85  = CARRY((\a~combout [2]) # ((!\b~combout [0])))

	.clk(gnd),
	.dataa(\a~combout [2]),
	.datab(\b~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_85 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .lut_mask = "66bb";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout  = \Div0|auto_generated|divider|divider|StageOut[32]~30_combout  $ (\b~combout [1] $ ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32  = CARRY((\Div0|auto_generated|divider|divider|StageOut[32]~30_combout  & (\b~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[32]~30_combout  & ((\b~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ))))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_87  = CARRY((\Div0|auto_generated|divider|divider|StageOut[32]~30_combout  & (\b~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_85 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[32]~30_combout  & ((\b~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_85 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[32]~30_combout ),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_85 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_87 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout  = (((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_77  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_77 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "ff33";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout  = \Div0|auto_generated|divider|divider|StageOut[33]~28_combout  $ (\b~combout [2] $ ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22  = CARRY((\Div0|auto_generated|divider|divider|StageOut[33]~28_combout  & (\b~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[33]~28_combout  & ((\b~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_79  = CARRY((\Div0|auto_generated|divider|divider|StageOut[33]~28_combout  & (\b~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_77 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[33]~28_combout  & ((\b~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_77 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[33]~28_combout ),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_79 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  = \b~combout [3] $ (\Div0|auto_generated|divider|divider|StageOut[34]~25_combout  $ ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  = CARRY((\b~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[34]~25_combout  & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 )) # (!\b~combout [3] & 
// ((\Div0|auto_generated|divider|divider|StageOut[34]~25_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ))))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_81  = CARRY((\b~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[34]~25_combout  & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_79 )) # 
// (!\b~combout [3] & ((\Div0|auto_generated|divider|divider|StageOut[34]~25_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_79 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[34]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_81 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .lut_mask = "964d";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|StageOut[35]~21_combout  $ (\b~combout [4] $ ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((\Div0|auto_generated|divider|divider|StageOut[35]~21_combout  & (\b~combout [4] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_81 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[35]~21_combout  & ((\b~combout [4]) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_81 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[35]~21_combout ),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_81 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[36]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[36]~16_combout  = ((\Div0|auto_generated|divider|divider|selnose [36] & ((\Div0|auto_generated|divider|divider|StageOut[27]~15_combout ))) # (!\Div0|auto_generated|divider|divider|selnose [36] & 
// (\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|StageOut[27]~15_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose [36]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[36]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[36]~16 .lut_mask = "f0aa";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~16 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~16 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~16 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~16 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|StageOut[36]~16_combout  $ (\b~combout [5] $ ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  = CARRY((\Div0|auto_generated|divider|divider|StageOut[36]~16_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ) # (!\b~combout [5]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[36]~16_combout  & (!\b~combout [5] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_83  = CARRY((\Div0|auto_generated|divider|divider|StageOut[36]~16_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ) # (!\b~combout [5]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[36]~16_combout  & (!\b~combout [5] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[36]~16_combout ),
	.datab(\b~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_83 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .lut_mask = "962b";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = ((((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ) # 
// (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_83 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_83 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxv_lcell \Div0|auto_generated|divider|divider|selnose[45] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [45] = ((\b~combout [6]) # ((\b~combout [7]))) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datab(\b~combout [6]),
	.datac(\b~combout [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose [45]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[45] .lut_mask = "fdfd";
defparam \Div0|auto_generated|divider|divider|selnose[45] .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[45] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[45] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[45] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[45] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[43]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[43]~26_combout  = ((\Div0|auto_generated|divider|divider|selnose [45] & (\Div0|auto_generated|divider|divider|StageOut[34]~25_combout )) # (!\Div0|auto_generated|divider|divider|selnose [45] & 
// ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|selnose [45]),
	.datac(\Div0|auto_generated|divider|divider|StageOut[34]~25_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[43]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[43]~26 .lut_mask = "f3c0";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~26 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[42]~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[42]~29_combout  = (\Div0|auto_generated|divider|divider|selnose [45] & (\Div0|auto_generated|divider|divider|StageOut[33]~28_combout )) # (!\Div0|auto_generated|divider|divider|selnose [45] & 
// (((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[33]~28_combout ),
	.datab(\Div0|auto_generated|divider|divider|selnose [45]),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[42]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[42]~29 .lut_mask = "bb88";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~29 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~29 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~29 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~29 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[41]~31 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[41]~31_combout  = ((\Div0|auto_generated|divider|divider|selnose [45] & (\Div0|auto_generated|divider|divider|StageOut[32]~30_combout )) # (!\Div0|auto_generated|divider|divider|selnose [45] & 
// ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[32]~30_combout ),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|selnose [45]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[41]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[41]~31 .lut_mask = "afa0";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~31 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~31 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~31 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~31 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[40]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[40]~32_combout  = (\Div0|auto_generated|divider|divider|selnose [45] & (\a~combout [2])) # (!\Div0|auto_generated|divider|divider|selnose [45] & 
// (((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ))))

	.clk(gnd),
	.dataa(\a~combout [2]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ),
	.datac(\Div0|auto_generated|divider|divider|selnose [45]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[40]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[40]~32 .lut_mask = "acac";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~32 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~32 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~32 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~32 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout  = \a~combout [1] $ ((\b~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47  = CARRY((\a~combout [1]) # ((!\b~combout [0])))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_97  = CARRY((\a~combout [1]) # ((!\b~combout [0])))

	.clk(gnd),
	.dataa(\a~combout [1]),
	.datab(\b~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_97 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .lut_mask = "66bb";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout  = \b~combout [1] $ (\Div0|auto_generated|divider|divider|StageOut[40]~32_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37  = CARRY((\b~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ) # (!\Div0|auto_generated|divider|divider|StageOut[40]~32_combout ))) # (!\b~combout [1] & 
// (!\Div0|auto_generated|divider|divider|StageOut[40]~32_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37COUT1_99  = CARRY((\b~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_97 ) # (!\Div0|auto_generated|divider|divider|StageOut[40]~32_combout ))) # 
// (!\b~combout [1] & (!\Div0|auto_generated|divider|divider|StageOut[40]~32_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_97 )))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[40]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_97 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37COUT1_99 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout  = (((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37COUT1_99 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_87  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_87 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .lut_mask = "ff33";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout  = \b~combout [2] $ (\Div0|auto_generated|divider|divider|StageOut[41]~31_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27  = CARRY((\b~combout [2] & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ) # (!\Div0|auto_generated|divider|divider|StageOut[41]~31_combout ))) # (!\b~combout 
// [2] & (!\Div0|auto_generated|divider|divider|StageOut[41]~31_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_89  = CARRY((\b~combout [2] & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_87 ) # (!\Div0|auto_generated|divider|divider|StageOut[41]~31_combout ))) # 
// (!\b~combout [2] & (!\Div0|auto_generated|divider|divider|StageOut[41]~31_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_87 )))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[41]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_89 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout  = \b~combout [3] $ (\Div0|auto_generated|divider|divider|StageOut[42]~29_combout  $ ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22  = CARRY((\b~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[42]~29_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 )) # (!\b~combout [3] & 
// ((\Div0|auto_generated|divider|divider|StageOut[42]~29_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_91  = CARRY((\b~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[42]~29_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_89 )) # 
// (!\b~combout [3] & ((\Div0|auto_generated|divider|divider|StageOut[42]~29_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_89 ))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[42]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_89 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_91 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .lut_mask = "964d";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout  = \Div0|auto_generated|divider|divider|StageOut[43]~26_combout  $ (\b~combout [4] $ ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  = CARRY((\Div0|auto_generated|divider|divider|StageOut[43]~26_combout  & (\b~combout [4] & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_91 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[43]~26_combout  & ((\b~combout [4]) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_91 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[43]~26_combout ),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_91 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[45]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[45]~17_combout  = ((\Div0|auto_generated|divider|divider|selnose [45] & ((\Div0|auto_generated|divider|divider|StageOut[36]~16_combout ))) # (!\Div0|auto_generated|divider|divider|selnose [45] & 
// (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|StageOut[36]~16_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose [45]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[45]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[45]~17 .lut_mask = "f0aa";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~17 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~17 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~17 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[44]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[44]~22_combout  = (\Div0|auto_generated|divider|divider|selnose [45] & (((\Div0|auto_generated|divider|divider|StageOut[35]~21_combout )))) # (!\Div0|auto_generated|divider|divider|selnose [45] & 
// (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datab(\Div0|auto_generated|divider|divider|selnose [45]),
	.datac(\Div0|auto_generated|divider|divider|StageOut[35]~21_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[44]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[44]~22 .lut_mask = "e2e2";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~22 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~22 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|StageOut[44]~22_combout  $ (\b~combout [5] $ ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12  = CARRY((\Div0|auto_generated|divider|divider|StageOut[44]~22_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ) # (!\b~combout [5]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[44]~22_combout  & (!\b~combout [5] & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_93  = CARRY((\Div0|auto_generated|divider|divider|StageOut[44]~22_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ) # (!\b~combout [5]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[44]~22_combout  & (!\b~combout [5] & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[44]~22_combout ),
	.datab(\b~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_93 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .lut_mask = "962b";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  = \b~combout [6] $ (\Div0|auto_generated|divider|divider|StageOut[45]~17_combout  $ ((!(!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & 
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ) # (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_93 ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  = CARRY((\b~combout [6] & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ) # (!\Div0|auto_generated|divider|divider|StageOut[45]~17_combout ))) # (!\b~combout [6] & 
// (!\Div0|auto_generated|divider|divider|StageOut[45]~17_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_95  = CARRY((\b~combout [6] & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_93 ) # (!\Div0|auto_generated|divider|divider|StageOut[45]~17_combout ))) # 
// (!\b~combout [6] & (!\Div0|auto_generated|divider|divider|StageOut[45]~17_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_93 )))

	.clk(gnd),
	.dataa(\b~combout [6]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[45]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_93 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_95 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  = (((!(!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ) # 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_95 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_95 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[52]~36 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[52]~36_combout  = (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\b~combout [7] & ((\Div0|auto_generated|divider|divider|StageOut[43]~26_combout ))) # (!\b~combout [7] & 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[43]~26_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[43]~26_combout ),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[52]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[52]~36 .lut_mask = "f0b8";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~36 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~36 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~36 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~36 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[51]~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~37_combout  = (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\b~combout [7] & ((\Div0|auto_generated|divider|divider|StageOut[42]~29_combout ))) # (!\b~combout [7] & 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[42]~29_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[42]~29_combout ),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[51]~37 .lut_mask = "f0b8";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~37 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~37 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~37 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~37 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[50]~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~38_combout  = (\b~combout [7] & (((\Div0|auto_generated|divider|divider|StageOut[41]~31_combout )))) # (!\b~combout [7] & ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[41]~31_combout )))))

	.clk(gnd),
	.dataa(\b~combout [7]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[41]~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[50]~38 .lut_mask = "ef40";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~38 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~38 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~38 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~38 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[49]~39 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~39_combout  = (\b~combout [7] & (((\Div0|auto_generated|divider|divider|StageOut[40]~32_combout )))) # (!\b~combout [7] & ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[40]~32_combout )))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout ),
	.datab(\b~combout [7]),
	.datac(\Div0|auto_generated|divider|divider|StageOut[40]~32_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[49]~39 .lut_mask = "e2f0";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~39 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~39 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~39 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~39 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[48]~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[48]~33_combout  = (\b~combout [7] & (\a~combout [1])) # (!\b~combout [7] & ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (\a~combout [1]))))

	.clk(gnd),
	.dataa(\a~combout [1]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ),
	.datac(\b~combout [7]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[48]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[48]~33 .lut_mask = "acaa";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~33 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~33 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~33 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~33 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52_cout0  = CARRY((\a~combout [0]) # ((!\b~combout [0])))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52COUT1_109  = CARRY((\a~combout [0]) # ((!\b~combout [0])))

	.clk(gnd),
	.dataa(\a~combout [0]),
	.datab(\b~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52COUT1_109 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 .lut_mask = "ffbb";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47_cout0  = CARRY((\Div0|auto_generated|divider|divider|StageOut[48]~33_combout  & (\b~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52_cout0 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[48]~33_combout  & ((\b~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47COUT1_111  = CARRY((\Div0|auto_generated|divider|divider|StageOut[48]~33_combout  & (\b~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52COUT1_109 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[48]~33_combout  & ((\b~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52COUT1_109 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[48]~33_combout ),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52COUT1_109 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~45 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47COUT1_111 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .lut_mask = "ff4d";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40_combout  = (((\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47COUT1_111 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37_cout0  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40_combout ))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_97  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_97 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 .lut_mask = "ff55";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32_cout0  = CARRY((\b~combout [2] & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37_cout0 ) # (!\Div0|auto_generated|divider|divider|StageOut[49]~39_combout ))) # 
// (!\b~combout [2] & (!\Div0|auto_generated|divider|divider|StageOut[49]~39_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32COUT1_99  = CARRY((\b~combout [2] & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_97 ) # (!\Div0|auto_generated|divider|divider|StageOut[49]~39_combout ))) # 
// (!\b~combout [2] & (!\Div0|auto_generated|divider|divider|StageOut[49]~39_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_97 )))

	.clk(gnd),
	.dataa(\b~combout [2]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[49]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_97 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32COUT1_99 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .lut_mask = "ff2b";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_cout0  = CARRY((\Div0|auto_generated|divider|divider|StageOut[50]~38_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32_cout0 ) # (!\b~combout [3]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[50]~38_combout  & (!\b~combout [3] & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_101  = CARRY((\Div0|auto_generated|divider|divider|StageOut[50]~38_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32COUT1_99 ) # (!\b~combout [3]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[50]~38_combout  & (!\b~combout [3] & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32COUT1_99 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[50]~38_combout ),
	.datab(\b~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32COUT1_99 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_101 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .lut_mask = "ff2b";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  = CARRY((\Div0|auto_generated|divider|divider|StageOut[51]~37_combout  & (\b~combout [4] & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_cout0 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[51]~37_combout  & ((\b~combout [4]) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_103  = CARRY((\Div0|auto_generated|divider|divider|StageOut[51]~37_combout  & (\b~combout [4] & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_101 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[51]~37_combout  & ((\b~combout [4]) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_101 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[51]~37_combout ),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_101 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_103 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .lut_mask = "ff4d";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[52]~36_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_103 ) # (!\b~combout [5]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[52]~36_combout  & (!\b~combout [5] & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_103 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[52]~36_combout ),
	.datab(\b~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ),
	.regout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .lut_mask = "ff2b";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[54]~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[54]~34_combout  = (\b~combout [7] & (((\Div0|auto_generated|divider|divider|StageOut[45]~17_combout )))) # (!\b~combout [7] & ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[45]~17_combout )))))

	.clk(gnd),
	.dataa(\b~combout [7]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[45]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[54]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[54]~34 .lut_mask = "ef40";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~34 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~34 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~34 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~34 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxv_lcell \Div0|auto_generated|divider|divider|StageOut[53]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[53]~35_combout  = (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\b~combout [7] & (\Div0|auto_generated|divider|divider|StageOut[44]~22_combout )) # (!\b~combout [7] & 
// ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ))))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|StageOut[44]~22_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[44]~22_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[53]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[53]~35 .lut_mask = "aae2";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~35 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~35 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~35 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~35 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0  = CARRY((\Div0|auto_generated|divider|divider|StageOut[53]~35_combout  & (\b~combout [6] & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[53]~35_combout  & ((\b~combout [6]) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout ))))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_105  = CARRY((\Div0|auto_generated|divider|divider|StageOut[53]~35_combout  & (\b~combout [6] & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[53]~35_combout  & ((\b~combout [6]) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[53]~35_combout ),
	.datab(\b~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_105 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .lut_mask = "ff4d";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0  = CARRY((\b~combout [7] & (\Div0|auto_generated|divider|divider|StageOut[54]~34_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 )) # (!\b~combout 
// [7] & ((\Div0|auto_generated|divider|divider|StageOut[54]~34_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_107  = CARRY((\b~combout [7] & (\Div0|auto_generated|divider|divider|StageOut[54]~34_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_105 )) # 
// (!\b~combout [7] & ((\Div0|auto_generated|divider|divider|StageOut[54]~34_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_105 ))))

	.clk(gnd),
	.dataa(\b~combout [7]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[54]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_105 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_107 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .lut_mask = "ff4d";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxv_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = ((((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout  & \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ) # 
// (\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout  & \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_107 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_107 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxv_lcell \Mux15~11 (
// Equation(s):
// \Mux15~11_combout  = (\cmd~combout [1] & (\a~combout [1])) # (!\cmd~combout [1] & (((\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\a~combout [1]),
	.datab(\cmd~combout [1]),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~11 .lut_mask = "bb88";
defparam \Mux15~11 .operation_mode = "normal";
defparam \Mux15~11 .output_mode = "comb_only";
defparam \Mux15~11 .register_cascade_mode = "off";
defparam \Mux15~11 .sum_lutc_input = "datac";
defparam \Mux15~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxv_lcell \Add1~0 (
// Equation(s):
// \Add1~0_combout  = ((!\a~combout [0]))
// \Add1~2  = CARRY(((\a~combout [0])))
// \Add1~2COUT1_82  = CARRY(((\a~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~2 ),
	.cout1(\Add1~2COUT1_82 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = "33cc";
defparam \Add1~0 .operation_mode = "arithmetic";
defparam \Add1~0 .output_mode = "comb_only";
defparam \Add1~0 .register_cascade_mode = "off";
defparam \Add1~0 .sum_lutc_input = "datac";
defparam \Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxv_lcell \Add3~0 (
// Equation(s):
// \Add3~0_combout  = ((!\a~combout [0]))
// \Add3~2  = CARRY(((\a~combout [0])))
// \Add3~2COUT1_82  = CARRY(((\a~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~2 ),
	.cout1(\Add3~2COUT1_82 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = "33cc";
defparam \Add3~0 .operation_mode = "arithmetic";
defparam \Add3~0 .output_mode = "comb_only";
defparam \Add3~0 .register_cascade_mode = "off";
defparam \Add3~0 .sum_lutc_input = "datac";
defparam \Add3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxv_lcell \Mux15~12 (
// Equation(s):
// \Mux15~12_combout  = (\cmd~combout [1] & (((\Add3~0_combout )))) # (!\cmd~combout [1] & (\Add1~0_combout ))

	.clk(gnd),
	.dataa(\cmd~combout [1]),
	.datab(\Add1~0_combout ),
	.datac(\Add3~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~12 .lut_mask = "e4e4";
defparam \Mux15~12 .operation_mode = "normal";
defparam \Mux15~12 .output_mode = "comb_only";
defparam \Mux15~12 .register_cascade_mode = "off";
defparam \Mux15~12 .sum_lutc_input = "datac";
defparam \Mux15~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxv_lcell \Mux15~13 (
// Equation(s):
// \Mux15~13_combout  = (\cmd~combout [2] & ((\Mux15~11_combout ) # ((!\cmd~combout [0])))) # (!\cmd~combout [2] & (((\Mux15~12_combout  & \cmd~combout [0]))))

	.clk(gnd),
	.dataa(\Mux15~11_combout ),
	.datab(\cmd~combout [2]),
	.datac(\Mux15~12_combout ),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~13 .lut_mask = "b8cc";
defparam \Mux15~13 .operation_mode = "normal";
defparam \Mux15~13 .output_mode = "comb_only";
defparam \Mux15~13 .register_cascade_mode = "off";
defparam \Mux15~13 .sum_lutc_input = "datac";
defparam \Mux15~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxv_lcell \Mult0|auto_generated|cs1a[0] (
// Equation(s):
// \Mult0|auto_generated|cs1a [0] = (\b~combout [1])
// \Mult0|auto_generated|cs1a[0]~COUT  = CARRY((\b~combout [1]))
// \Mult0|auto_generated|cs1a[0]~COUTCOUT1_25  = CARRY((\b~combout [1]))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs1a [0]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs1a[0]~COUT ),
	.cout1(\Mult0|auto_generated|cs1a[0]~COUTCOUT1_25 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs1a[0] .lut_mask = "aaaa";
defparam \Mult0|auto_generated|cs1a[0] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs1a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs1a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs1a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|cs1a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxv_lcell \Mult0|auto_generated|cs2a[0] (
// Equation(s):
// \Mult0|auto_generated|cs2a [0] = ((\b~combout [0]))
// \Mult0|auto_generated|cs2a[0]~COUT  = CARRY((\b~combout [1]))
// \Mult0|auto_generated|cs2a[0]~COUTCOUT1_25  = CARRY((\b~combout [1]))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\b~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs2a [0]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs2a[0]~COUT ),
	.cout1(\Mult0|auto_generated|cs2a[0]~COUTCOUT1_25 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[0] .lut_mask = "ccaa";
defparam \Mult0|auto_generated|cs2a[0] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs2a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs2a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs2a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|cs2a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxv_lcell \Mult0|auto_generated|le3a[0] (
// Equation(s):
// \Mult0|auto_generated|le3a [0] = LCELL((\Mult0|auto_generated|cs1a [0] $ (((\a~combout [0] & \Mult0|auto_generated|cs2a [0])))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mult0|auto_generated|cs1a [0]),
	.datac(\a~combout [0]),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[0] .lut_mask = "3ccc";
defparam \Mult0|auto_generated|le3a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxv_lcell \Mult0|auto_generated|op_5~0 (
// Equation(s):
// \Mult0|auto_generated|op_5~0_combout  = \Mult0|auto_generated|le3a [0] $ ((\Mult0|auto_generated|cs1a [0]))
// \Mult0|auto_generated|op_5~2  = CARRY((\Mult0|auto_generated|le3a [0] & (\Mult0|auto_generated|cs1a [0])))
// \Mult0|auto_generated|op_5~2COUT1_142  = CARRY((\Mult0|auto_generated|le3a [0] & (\Mult0|auto_generated|cs1a [0])))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [0]),
	.datab(\Mult0|auto_generated|cs1a [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~2 ),
	.cout1(\Mult0|auto_generated|op_5~2COUT1_142 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~0 .lut_mask = "6688";
defparam \Mult0|auto_generated|op_5~0 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~0 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~0 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~0 .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|op_5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxv_lcell \Mux15~14 (
// Equation(s):
// \Mux15~14_combout  = (\Mux15~10_combout  & (\cmd~combout [0] $ ((!\Mux15~13_combout )))) # (!\Mux15~10_combout  & (\Mux15~13_combout  & ((\cmd~combout [0]) # (\Mult0|auto_generated|op_5~0_combout ))))

	.clk(gnd),
	.dataa(\Mux15~10_combout ),
	.datab(\cmd~combout [0]),
	.datac(\Mux15~13_combout ),
	.datad(\Mult0|auto_generated|op_5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~14 .lut_mask = "d2c2";
defparam \Mux15~14 .operation_mode = "normal";
defparam \Mux15~14 .output_mode = "comb_only";
defparam \Mux15~14 .register_cascade_mode = "off";
defparam \Mux15~14 .sum_lutc_input = "datac";
defparam \Mux15~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxv_lcell \Mux15~8 (
// Equation(s):
// \Mux15~8_combout  = ((\cmd~combout [0] & ((\a~combout [0]))) # (!\cmd~combout [0] & (!\Add0~0_combout )))

	.clk(gnd),
	.dataa(\Add0~0_combout ),
	.datab(vcc),
	.datac(\a~combout [0]),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~8 .lut_mask = "f055";
defparam \Mux15~8 .operation_mode = "normal";
defparam \Mux15~8 .output_mode = "comb_only";
defparam \Mux15~8 .register_cascade_mode = "off";
defparam \Mux15~8 .sum_lutc_input = "datac";
defparam \Mux15~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxv_lcell \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (!\a~combout [7] & (!\a~combout [6] & (!\a~combout [4] & !\a~combout [5])))

	.clk(gnd),
	.dataa(\a~combout [7]),
	.datab(\a~combout [6]),
	.datac(\a~combout [4]),
	.datad(\a~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = "0001";
defparam \WideOr0~0 .operation_mode = "normal";
defparam \WideOr0~0 .output_mode = "comb_only";
defparam \WideOr0~0 .register_cascade_mode = "off";
defparam \WideOr0~0 .sum_lutc_input = "datac";
defparam \WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxv_lcell \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (\a~combout [0]) # ((\a~combout [2]) # ((\a~combout [3]) # (\a~combout [1])))

	.clk(gnd),
	.dataa(\a~combout [0]),
	.datab(\a~combout [2]),
	.datac(\a~combout [3]),
	.datad(\a~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = "fffe";
defparam \Mux15~3 .operation_mode = "normal";
defparam \Mux15~3 .output_mode = "comb_only";
defparam \Mux15~3 .register_cascade_mode = "off";
defparam \Mux15~3 .sum_lutc_input = "datac";
defparam \Mux15~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxv_lcell \Mux15~5 (
// Equation(s):
// \Mux15~5_combout  = (!\b~combout [0] & (((!\b~combout [1] & \Mux15~4_combout ))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(vcc),
	.datac(\b~combout [1]),
	.datad(\Mux15~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~5 .lut_mask = "0500";
defparam \Mux15~5 .operation_mode = "normal";
defparam \Mux15~5 .output_mode = "comb_only";
defparam \Mux15~5 .register_cascade_mode = "off";
defparam \Mux15~5 .sum_lutc_input = "datac";
defparam \Mux15~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxv_lcell \Mux15~6 (
// Equation(s):
// \Mux15~6_combout  = (\cmd~combout [0] & (((\Mux15~3_combout ) # (!\Mux15~5_combout )) # (!\WideOr0~0_combout ))) # (!\cmd~combout [0] & (!\Mux15~5_combout  & ((\Mux15~3_combout ) # (!\WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\WideOr0~0_combout ),
	.datab(\Mux15~3_combout ),
	.datac(\cmd~combout [0]),
	.datad(\Mux15~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~6 .lut_mask = "d0fd";
defparam \Mux15~6 .operation_mode = "normal";
defparam \Mux15~6 .output_mode = "comb_only";
defparam \Mux15~6 .register_cascade_mode = "off";
defparam \Mux15~6 .sum_lutc_input = "datac";
defparam \Mux15~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxv_lcell \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (!\a~combout [3] & (!\a~combout [2] & (\WideOr0~0_combout  & !\a~combout [1])))

	.clk(gnd),
	.dataa(\a~combout [3]),
	.datab(\a~combout [2]),
	.datac(\WideOr0~0_combout ),
	.datad(\a~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = "0010";
defparam \Mux15~1 .operation_mode = "normal";
defparam \Mux15~1 .output_mode = "comb_only";
defparam \Mux15~1 .register_cascade_mode = "off";
defparam \Mux15~1 .sum_lutc_input = "datac";
defparam \Mux15~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxv_lcell \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (\a~combout [0] & (!\b~combout [0] & (\cmd~combout [0]))) # (!\a~combout [0] & (((\cmd~combout [0]) # (\Mux15~1_combout ))))

	.clk(gnd),
	.dataa(\a~combout [0]),
	.datab(\b~combout [0]),
	.datac(\cmd~combout [0]),
	.datad(\Mux15~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = "7570";
defparam \Mux15~2 .operation_mode = "normal";
defparam \Mux15~2 .output_mode = "comb_only";
defparam \Mux15~2 .register_cascade_mode = "off";
defparam \Mux15~2 .sum_lutc_input = "datac";
defparam \Mux15~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxv_lcell \Mux15~7 (
// Equation(s):
// \Mux15~7_combout  = (\cmd~combout [2] & (((\cmd~combout [1])))) # (!\cmd~combout [2] & ((\cmd~combout [1] & ((\Mux15~2_combout ))) # (!\cmd~combout [1] & (\Mux15~6_combout ))))

	.clk(gnd),
	.dataa(\cmd~combout [2]),
	.datab(\Mux15~6_combout ),
	.datac(\cmd~combout [1]),
	.datad(\Mux15~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~7 .lut_mask = "f4a4";
defparam \Mux15~7 .operation_mode = "normal";
defparam \Mux15~7 .output_mode = "comb_only";
defparam \Mux15~7 .register_cascade_mode = "off";
defparam \Mux15~7 .sum_lutc_input = "datac";
defparam \Mux15~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxv_lcell \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\cmd~combout [0] & (\Add0~0_combout )) # (!\cmd~combout [0] & (((!\b~combout [0] & !\a~combout [0]))))

	.clk(gnd),
	.dataa(\Add0~0_combout ),
	.datab(\b~combout [0]),
	.datac(\a~combout [0]),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = "aa03";
defparam \Mux15~0 .operation_mode = "normal";
defparam \Mux15~0 .output_mode = "comb_only";
defparam \Mux15~0 .register_cascade_mode = "off";
defparam \Mux15~0 .sum_lutc_input = "datac";
defparam \Mux15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxv_lcell \Mux15~9 (
// Equation(s):
// \Mux15~9_combout  = (\cmd~combout [2] & ((\Mux15~7_combout  & (\Mux15~8_combout )) # (!\Mux15~7_combout  & ((\Mux15~0_combout ))))) # (!\cmd~combout [2] & (((\Mux15~7_combout ))))

	.clk(gnd),
	.dataa(\Mux15~8_combout ),
	.datab(\cmd~combout [2]),
	.datac(\Mux15~7_combout ),
	.datad(\Mux15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~9 .lut_mask = "bcb0";
defparam \Mux15~9 .operation_mode = "normal";
defparam \Mux15~9 .output_mode = "comb_only";
defparam \Mux15~9 .register_cascade_mode = "off";
defparam \Mux15~9 .sum_lutc_input = "datac";
defparam \Mux15~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxv_lcell \Mux15~15 (
// Equation(s):
// \Mux15~15_combout  = (\cmd~combout [3] & (((\Mux15~9_combout )))) # (!\cmd~combout [3] & (((\Mux15~14_combout ))))

	.clk(gnd),
	.dataa(\cmd~combout [3]),
	.datab(vcc),
	.datac(\Mux15~14_combout ),
	.datad(\Mux15~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~15 .lut_mask = "fa50";
defparam \Mux15~15 .operation_mode = "normal";
defparam \Mux15~15 .output_mode = "comb_only";
defparam \Mux15~15 .register_cascade_mode = "off";
defparam \Mux15~15 .sum_lutc_input = "datac";
defparam \Mux15~15 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \oe~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\oe~combout ),
	.padio(oe));
// synopsys translate_off
defparam \oe~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxv_lcell \Div0|auto_generated|divider|divider|selnose[54] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [54] = (((\b~combout [7]) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b~combout [7]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose [54]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[54] .lut_mask = "f0ff";
defparam \Div0|auto_generated|divider|divider|selnose[54] .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[54] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[54] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[54] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[54] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxv_lcell \Mult0|auto_generated|le3a[1] (
// Equation(s):
// \Mult0|auto_generated|le3a [1] = LCELL((\Mult0|auto_generated|cs2a [0] & (\a~combout [1] $ (((\Mult0|auto_generated|cs1a [0]))))) # (!\Mult0|auto_generated|cs2a [0] & (((!\a~combout [0] & \Mult0|auto_generated|cs1a [0])))))

	.clk(gnd),
	.dataa(\a~combout [1]),
	.datab(\a~combout [0]),
	.datac(\Mult0|auto_generated|cs1a [0]),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[1] .lut_mask = "5a30";
defparam \Mult0|auto_generated|le3a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxv_lcell \Mult0|auto_generated|op_5~5 (
// Equation(s):
// \Mult0|auto_generated|op_5~5_combout  = (\Mult0|auto_generated|le3a [1] $ ((\Mult0|auto_generated|op_5~2 )))
// \Mult0|auto_generated|op_5~7  = CARRY(((!\Mult0|auto_generated|op_5~2 ) # (!\Mult0|auto_generated|le3a [1])))
// \Mult0|auto_generated|op_5~7COUT1_144  = CARRY(((!\Mult0|auto_generated|op_5~2COUT1_142 ) # (!\Mult0|auto_generated|le3a [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mult0|auto_generated|le3a [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_5~2 ),
	.cin1(\Mult0|auto_generated|op_5~2COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~7 ),
	.cout1(\Mult0|auto_generated|op_5~7COUT1_144 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~5 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~5 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~5 .lut_mask = "3c3f";
defparam \Mult0|auto_generated|op_5~5 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~5 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~5 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~5 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxv_lcell \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = (\cmd~combout [1] & (((\cmd~combout [0])))) # (!\cmd~combout [1] & ((\cmd~combout [0] & (!\Div0|auto_generated|divider|divider|selnose [54])) # (!\cmd~combout [0] & ((\Mult0|auto_generated|op_5~5_combout )))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|selnose [54]),
	.datab(\cmd~combout [1]),
	.datac(\Mult0|auto_generated|op_5~5_combout ),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = "dd30";
defparam \Mux14~3 .operation_mode = "normal";
defparam \Mux14~3 .output_mode = "comb_only";
defparam \Mux14~3 .register_cascade_mode = "off";
defparam \Mux14~3 .sum_lutc_input = "datac";
defparam \Mux14~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxv_lcell \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = (\Mux14~3_combout  & (((\a~combout [2]) # (!\cmd~combout [1])))) # (!\Mux14~3_combout  & (\a~combout [0] & ((\cmd~combout [1]))))

	.clk(gnd),
	.dataa(\Mux14~3_combout ),
	.datab(\a~combout [0]),
	.datac(\a~combout [2]),
	.datad(\cmd~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~4 .lut_mask = "e4aa";
defparam \Mux14~4 .operation_mode = "normal";
defparam \Mux14~4 .output_mode = "comb_only";
defparam \Mux14~4 .register_cascade_mode = "off";
defparam \Mux14~4 .sum_lutc_input = "datac";
defparam \Mux14~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxv_lcell \Add1~5 (
// Equation(s):
// \Add1~5_combout  = (\a~combout [1] $ ((\Add1~2 )))
// \Add1~7  = CARRY(((!\Add1~2 ) # (!\a~combout [1])))
// \Add1~7COUT1_84  = CARRY(((!\Add1~2COUT1_82 ) # (!\a~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~2 ),
	.cin1(\Add1~2COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~7 ),
	.cout1(\Add1~7COUT1_84 ));
// synopsys translate_off
defparam \Add1~5 .cin0_used = "true";
defparam \Add1~5 .cin1_used = "true";
defparam \Add1~5 .lut_mask = "3c3f";
defparam \Add1~5 .operation_mode = "arithmetic";
defparam \Add1~5 .output_mode = "comb_only";
defparam \Add1~5 .register_cascade_mode = "off";
defparam \Add1~5 .sum_lutc_input = "cin";
defparam \Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxv_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = \a~combout [1] $ (\b~combout [1] $ ((\Add0~2 )))
// \Add0~7  = CARRY((\a~combout [1] & (!\b~combout [1] & !\Add0~2 )) # (!\a~combout [1] & ((!\Add0~2 ) # (!\b~combout [1]))))
// \Add0~7COUT1_84  = CARRY((\a~combout [1] & (!\b~combout [1] & !\Add0~2COUT1_82 )) # (!\a~combout [1] & ((!\Add0~2COUT1_82 ) # (!\b~combout [1]))))

	.clk(gnd),
	.dataa(\a~combout [1]),
	.datab(\b~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~2 ),
	.cin1(\Add0~2COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~7 ),
	.cout1(\Add0~7COUT1_84 ));
// synopsys translate_off
defparam \Add0~5 .cin0_used = "true";
defparam \Add0~5 .cin1_used = "true";
defparam \Add0~5 .lut_mask = "9617";
defparam \Add0~5 .operation_mode = "arithmetic";
defparam \Add0~5 .output_mode = "comb_only";
defparam \Add0~5 .register_cascade_mode = "off";
defparam \Add0~5 .sum_lutc_input = "cin";
defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxv_lcell \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\cmd~combout [1] & (((\cmd~combout [0])))) # (!\cmd~combout [1] & ((\cmd~combout [0] & (\Add1~5_combout )) # (!\cmd~combout [0] & ((\Add0~5_combout )))))

	.clk(gnd),
	.dataa(\Add1~5_combout ),
	.datab(\Add0~5_combout ),
	.datac(\cmd~combout [1]),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = "fa0c";
defparam \Mux14~1 .operation_mode = "normal";
defparam \Mux14~1 .output_mode = "comb_only";
defparam \Mux14~1 .register_cascade_mode = "off";
defparam \Mux14~1 .sum_lutc_input = "datac";
defparam \Mux14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxv_lcell \Add2~5 (
// Equation(s):
// \Add2~5_combout  = \b~combout [1] $ (\a~combout [1] $ ((!\Add2~2 )))
// \Add2~7  = CARRY((\b~combout [1] & ((!\Add2~2 ) # (!\a~combout [1]))) # (!\b~combout [1] & (!\a~combout [1] & !\Add2~2 )))
// \Add2~7COUT1_84  = CARRY((\b~combout [1] & ((!\Add2~2COUT1_82 ) # (!\a~combout [1]))) # (!\b~combout [1] & (!\a~combout [1] & !\Add2~2COUT1_82 )))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\a~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~2 ),
	.cin1(\Add2~2COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~7 ),
	.cout1(\Add2~7COUT1_84 ));
// synopsys translate_off
defparam \Add2~5 .cin0_used = "true";
defparam \Add2~5 .cin1_used = "true";
defparam \Add2~5 .lut_mask = "692b";
defparam \Add2~5 .operation_mode = "arithmetic";
defparam \Add2~5 .output_mode = "comb_only";
defparam \Add2~5 .register_cascade_mode = "off";
defparam \Add2~5 .sum_lutc_input = "cin";
defparam \Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxv_lcell \Add3~5 (
// Equation(s):
// \Add3~5_combout  = (\a~combout [1] $ ((!\Add3~2 )))
// \Add3~7  = CARRY(((!\a~combout [1] & !\Add3~2 )))
// \Add3~7COUT1_84  = CARRY(((!\a~combout [1] & !\Add3~2COUT1_82 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add3~2 ),
	.cin1(\Add3~2COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~7 ),
	.cout1(\Add3~7COUT1_84 ));
// synopsys translate_off
defparam \Add3~5 .cin0_used = "true";
defparam \Add3~5 .cin1_used = "true";
defparam \Add3~5 .lut_mask = "c303";
defparam \Add3~5 .operation_mode = "arithmetic";
defparam \Add3~5 .output_mode = "comb_only";
defparam \Add3~5 .register_cascade_mode = "off";
defparam \Add3~5 .sum_lutc_input = "cin";
defparam \Add3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxv_lcell \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (\Mux14~1_combout  & (((\Add3~5_combout ) # (!\cmd~combout [1])))) # (!\Mux14~1_combout  & (\Add2~5_combout  & ((\cmd~combout [1]))))

	.clk(gnd),
	.dataa(\Mux14~1_combout ),
	.datab(\Add2~5_combout ),
	.datac(\Add3~5_combout ),
	.datad(\cmd~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = "e4aa";
defparam \Mux14~2 .operation_mode = "normal";
defparam \Mux14~2 .output_mode = "comb_only";
defparam \Mux14~2 .register_cascade_mode = "off";
defparam \Mux14~2 .sum_lutc_input = "datac";
defparam \Mux14~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxv_lcell \Mux14~5 (
// Equation(s):
// \Mux14~5_combout  = (\cmd~combout [2] & ((\Mux14~4_combout ) # ((\cmd~combout [3])))) # (!\cmd~combout [2] & (((\Mux14~2_combout  & !\cmd~combout [3]))))

	.clk(gnd),
	.dataa(\Mux14~4_combout ),
	.datab(\Mux14~2_combout ),
	.datac(\cmd~combout [2]),
	.datad(\cmd~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~5 .lut_mask = "f0ac";
defparam \Mux14~5 .operation_mode = "normal";
defparam \Mux14~5 .output_mode = "comb_only";
defparam \Mux14~5 .register_cascade_mode = "off";
defparam \Mux14~5 .sum_lutc_input = "datac";
defparam \Mux14~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxv_lcell \out~0 (
// Equation(s):
// \out~0_combout  = (((\a~combout [1] & \b~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\a~combout [1]),
	.datad(\b~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\out~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \out~0 .lut_mask = "f000";
defparam \out~0 .operation_mode = "normal";
defparam \out~0 .output_mode = "comb_only";
defparam \out~0 .register_cascade_mode = "off";
defparam \out~0 .sum_lutc_input = "datac";
defparam \out~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxv_lcell \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\b~combout [1] & ((\cmd~combout [1] & (\a~combout [1])) # (!\cmd~combout [1] & (!\a~combout [1] & \cmd~combout [0])))) # (!\b~combout [1] & ((\a~combout [1] $ (!\cmd~combout [0]))))

	.clk(gnd),
	.dataa(\b~combout [1]),
	.datab(\cmd~combout [1]),
	.datac(\a~combout [1]),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = "d285";
defparam \Mux14~0 .operation_mode = "normal";
defparam \Mux14~0 .output_mode = "comb_only";
defparam \Mux14~0 .register_cascade_mode = "off";
defparam \Mux14~0 .sum_lutc_input = "datac";
defparam \Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxv_lcell \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\cmd~combout [3] & ((\cmd~combout [2]) # ((\cmd~combout [1] & \cmd~combout [0]))))

	.clk(gnd),
	.dataa(\cmd~combout [2]),
	.datab(\cmd~combout [1]),
	.datac(\cmd~combout [0]),
	.datad(\cmd~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = "ea00";
defparam \Mux13~0 .operation_mode = "normal";
defparam \Mux13~0 .output_mode = "comb_only";
defparam \Mux13~0 .register_cascade_mode = "off";
defparam \Mux13~0 .sum_lutc_input = "datac";
defparam \Mux13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxv_lcell \Mux14~6 (
// Equation(s):
// \Mux14~6_combout  = (\Mux14~5_combout  & (((\Mux14~0_combout ) # (!\Mux13~0_combout )))) # (!\Mux14~5_combout  & (!\out~0_combout  & ((\Mux13~0_combout ))))

	.clk(gnd),
	.dataa(\Mux14~5_combout ),
	.datab(\out~0_combout ),
	.datac(\Mux14~0_combout ),
	.datad(\Mux13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~6 .lut_mask = "b1aa";
defparam \Mux14~6 .operation_mode = "normal";
defparam \Mux14~6 .output_mode = "comb_only";
defparam \Mux14~6 .register_cascade_mode = "off";
defparam \Mux14~6 .sum_lutc_input = "datac";
defparam \Mux14~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell \Mult0|auto_generated|cs2a[1] (
// Equation(s):
// \Mult0|auto_generated|cs2a [1] = (\b~combout [2] $ ((\Mult0|auto_generated|cs2a[0]~COUT )))
// \Mult0|auto_generated|cs2a[1]~COUT  = CARRY((!\b~combout [3] & ((!\Mult0|auto_generated|cs2a[0]~COUT ) # (!\b~combout [2]))))
// \Mult0|auto_generated|cs2a[1]~COUTCOUT1_27  = CARRY((!\b~combout [3] & ((!\Mult0|auto_generated|cs2a[0]~COUTCOUT1_25 ) # (!\b~combout [2]))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs2a[0]~COUT ),
	.cin1(\Mult0|auto_generated|cs2a[0]~COUTCOUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs2a [1]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs2a[1]~COUT ),
	.cout1(\Mult0|auto_generated|cs2a[1]~COUTCOUT1_27 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[1] .cin0_used = "true";
defparam \Mult0|auto_generated|cs2a[1] .cin1_used = "true";
defparam \Mult0|auto_generated|cs2a[1] .lut_mask = "3c15";
defparam \Mult0|auto_generated|cs2a[1] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs2a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs2a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs2a[1] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs2a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \Mult0|auto_generated|cs1a[1] (
// Equation(s):
// \Mult0|auto_generated|cs1a [1] = \b~combout [3] $ (((\b~combout [2] & (\Mult0|auto_generated|cs1a[0]~COUT ))))
// \Mult0|auto_generated|cs1a[1]~COUT  = CARRY((!\b~combout [3] & ((!\Mult0|auto_generated|cs1a[0]~COUT ) # (!\b~combout [2]))))
// \Mult0|auto_generated|cs1a[1]~COUTCOUT1_27  = CARRY((!\b~combout [3] & ((!\Mult0|auto_generated|cs1a[0]~COUTCOUT1_25 ) # (!\b~combout [2]))))

	.clk(gnd),
	.dataa(\b~combout [3]),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs1a[0]~COUT ),
	.cin1(\Mult0|auto_generated|cs1a[0]~COUTCOUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs1a [1]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs1a[1]~COUT ),
	.cout1(\Mult0|auto_generated|cs1a[1]~COUTCOUT1_27 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs1a[1] .cin0_used = "true";
defparam \Mult0|auto_generated|cs1a[1] .cin1_used = "true";
defparam \Mult0|auto_generated|cs1a[1] .lut_mask = "6a15";
defparam \Mult0|auto_generated|cs1a[1] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs1a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs1a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs1a[1] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs1a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxv_lcell \Mult0|auto_generated|le4a[0] (
// Equation(s):
// \Mult0|auto_generated|le4a [0] = LCELL((\Mult0|auto_generated|cs1a [1] $ (((\Mult0|auto_generated|cs2a [1] & \a~combout [0])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [1]),
	.datab(vcc),
	.datac(\a~combout [0]),
	.datad(\Mult0|auto_generated|cs1a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[0] .lut_mask = "5fa0";
defparam \Mult0|auto_generated|le4a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxv_lcell \Mult0|auto_generated|le3a[2] (
// Equation(s):
// \Mult0|auto_generated|le3a [2] = LCELL((\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] $ (((\a~combout [2]))))) # (!\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] & (!\a~combout [1]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [0]),
	.datab(\a~combout [1]),
	.datac(\a~combout [2]),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[2] .lut_mask = "5a22";
defparam \Mult0|auto_generated|le3a[2] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxv_lcell \Mult0|auto_generated|op_1~0 (
// Equation(s):
// \Mult0|auto_generated|op_1~0_combout  = \Mult0|auto_generated|le3a [2] $ ((\Mult0|auto_generated|cs1a [1]))
// \Mult0|auto_generated|op_1~2  = CARRY((\Mult0|auto_generated|le3a [2] & (\Mult0|auto_generated|cs1a [1])))
// \Mult0|auto_generated|op_1~2COUT1_122  = CARRY((\Mult0|auto_generated|le3a [2] & (\Mult0|auto_generated|cs1a [1])))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [2]),
	.datab(\Mult0|auto_generated|cs1a [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~2 ),
	.cout1(\Mult0|auto_generated|op_1~2COUT1_122 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~0 .lut_mask = "6688";
defparam \Mult0|auto_generated|op_1~0 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~0 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~0 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|op_1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxv_lcell \Mult0|auto_generated|op_5~10 (
// Equation(s):
// \Mult0|auto_generated|op_5~10_combout  = \Mult0|auto_generated|le4a [0] $ (\Mult0|auto_generated|op_1~0_combout  $ ((!\Mult0|auto_generated|op_5~7 )))
// \Mult0|auto_generated|op_5~12  = CARRY((\Mult0|auto_generated|le4a [0] & ((\Mult0|auto_generated|op_1~0_combout ) # (!\Mult0|auto_generated|op_5~7COUT1_144 ))) # (!\Mult0|auto_generated|le4a [0] & (\Mult0|auto_generated|op_1~0_combout  & 
// !\Mult0|auto_generated|op_5~7COUT1_144 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le4a [0]),
	.datab(\Mult0|auto_generated|op_1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_5~7 ),
	.cin1(\Mult0|auto_generated|op_5~7COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~10_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|op_5~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~10 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~10 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~10 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_5~10 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~10 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~10 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~10 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxv_lcell \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = (\cmd~combout [1] & (((\cmd~combout [0])))) # (!\cmd~combout [1] & ((\cmd~combout [0] & (!\Div0|auto_generated|divider|divider|selnose [45])) # (!\cmd~combout [0] & ((\Mult0|auto_generated|op_5~10_combout )))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|selnose [45]),
	.datab(\cmd~combout [1]),
	.datac(\Mult0|auto_generated|op_5~10_combout ),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~4 .lut_mask = "dd30";
defparam \Mux13~4 .operation_mode = "normal";
defparam \Mux13~4 .output_mode = "comb_only";
defparam \Mux13~4 .register_cascade_mode = "off";
defparam \Mux13~4 .sum_lutc_input = "datac";
defparam \Mux13~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxv_lcell \Mux13~5 (
// Equation(s):
// \Mux13~5_combout  = (\Mux13~4_combout  & (((\a~combout [3])) # (!\cmd~combout [1]))) # (!\Mux13~4_combout  & (\cmd~combout [1] & ((\a~combout [1]))))

	.clk(gnd),
	.dataa(\Mux13~4_combout ),
	.datab(\cmd~combout [1]),
	.datac(\a~combout [3]),
	.datad(\a~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~5 .lut_mask = "e6a2";
defparam \Mux13~5 .operation_mode = "normal";
defparam \Mux13~5 .output_mode = "comb_only";
defparam \Mux13~5 .register_cascade_mode = "off";
defparam \Mux13~5 .sum_lutc_input = "datac";
defparam \Mux13~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\a~combout [2] $ ((!\Add1~7 )))
// \Add1~12  = CARRY(((\a~combout [2] & !\Add1~7 )))
// \Add1~12COUT1_86  = CARRY(((\a~combout [2] & !\Add1~7COUT1_84 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~7 ),
	.cin1(\Add1~7COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~12 ),
	.cout1(\Add1~12COUT1_86 ));
// synopsys translate_off
defparam \Add1~10 .cin0_used = "true";
defparam \Add1~10 .cin1_used = "true";
defparam \Add1~10 .lut_mask = "c30c";
defparam \Add1~10 .operation_mode = "arithmetic";
defparam \Add1~10 .output_mode = "comb_only";
defparam \Add1~10 .register_cascade_mode = "off";
defparam \Add1~10 .sum_lutc_input = "cin";
defparam \Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxv_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = \a~combout [2] $ (\b~combout [2] $ ((!\Add0~7 )))
// \Add0~12  = CARRY((\a~combout [2] & ((\b~combout [2]) # (!\Add0~7 ))) # (!\a~combout [2] & (\b~combout [2] & !\Add0~7 )))
// \Add0~12COUT1_86  = CARRY((\a~combout [2] & ((\b~combout [2]) # (!\Add0~7COUT1_84 ))) # (!\a~combout [2] & (\b~combout [2] & !\Add0~7COUT1_84 )))

	.clk(gnd),
	.dataa(\a~combout [2]),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~7 ),
	.cin1(\Add0~7COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~12 ),
	.cout1(\Add0~12COUT1_86 ));
// synopsys translate_off
defparam \Add0~10 .cin0_used = "true";
defparam \Add0~10 .cin1_used = "true";
defparam \Add0~10 .lut_mask = "698e";
defparam \Add0~10 .operation_mode = "arithmetic";
defparam \Add0~10 .output_mode = "comb_only";
defparam \Add0~10 .register_cascade_mode = "off";
defparam \Add0~10 .sum_lutc_input = "cin";
defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxv_lcell \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (\cmd~combout [1] & (((\cmd~combout [0])))) # (!\cmd~combout [1] & ((\cmd~combout [0] & (\Add1~10_combout )) # (!\cmd~combout [0] & ((\Add0~10_combout )))))

	.clk(gnd),
	.dataa(\cmd~combout [1]),
	.datab(\Add1~10_combout ),
	.datac(\Add0~10_combout ),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = "ee50";
defparam \Mux13~2 .operation_mode = "normal";
defparam \Mux13~2 .output_mode = "comb_only";
defparam \Mux13~2 .register_cascade_mode = "off";
defparam \Mux13~2 .sum_lutc_input = "datac";
defparam \Mux13~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxv_lcell \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (\a~combout [2] $ ((\Add3~7 )))
// \Add3~12  = CARRY(((\a~combout [2]) # (!\Add3~7 )))
// \Add3~12COUT1_86  = CARRY(((\a~combout [2]) # (!\Add3~7COUT1_84 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add3~7 ),
	.cin1(\Add3~7COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~12 ),
	.cout1(\Add3~12COUT1_86 ));
// synopsys translate_off
defparam \Add3~10 .cin0_used = "true";
defparam \Add3~10 .cin1_used = "true";
defparam \Add3~10 .lut_mask = "3ccf";
defparam \Add3~10 .operation_mode = "arithmetic";
defparam \Add3~10 .output_mode = "comb_only";
defparam \Add3~10 .register_cascade_mode = "off";
defparam \Add3~10 .sum_lutc_input = "cin";
defparam \Add3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxv_lcell \Add2~10 (
// Equation(s):
// \Add2~10_combout  = \a~combout [2] $ (\b~combout [2] $ ((\Add2~7 )))
// \Add2~12  = CARRY((\a~combout [2] & ((!\Add2~7 ) # (!\b~combout [2]))) # (!\a~combout [2] & (!\b~combout [2] & !\Add2~7 )))
// \Add2~12COUT1_86  = CARRY((\a~combout [2] & ((!\Add2~7COUT1_84 ) # (!\b~combout [2]))) # (!\a~combout [2] & (!\b~combout [2] & !\Add2~7COUT1_84 )))

	.clk(gnd),
	.dataa(\a~combout [2]),
	.datab(\b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~7 ),
	.cin1(\Add2~7COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~12 ),
	.cout1(\Add2~12COUT1_86 ));
// synopsys translate_off
defparam \Add2~10 .cin0_used = "true";
defparam \Add2~10 .cin1_used = "true";
defparam \Add2~10 .lut_mask = "962b";
defparam \Add2~10 .operation_mode = "arithmetic";
defparam \Add2~10 .output_mode = "comb_only";
defparam \Add2~10 .register_cascade_mode = "off";
defparam \Add2~10 .sum_lutc_input = "cin";
defparam \Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxv_lcell \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = (\Mux13~2_combout  & ((\Add3~10_combout ) # ((!\cmd~combout [1])))) # (!\Mux13~2_combout  & (((\Add2~10_combout  & \cmd~combout [1]))))

	.clk(gnd),
	.dataa(\Mux13~2_combout ),
	.datab(\Add3~10_combout ),
	.datac(\Add2~10_combout ),
	.datad(\cmd~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = "d8aa";
defparam \Mux13~3 .operation_mode = "normal";
defparam \Mux13~3 .output_mode = "comb_only";
defparam \Mux13~3 .register_cascade_mode = "off";
defparam \Mux13~3 .sum_lutc_input = "datac";
defparam \Mux13~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxv_lcell \Mux13~6 (
// Equation(s):
// \Mux13~6_combout  = (\cmd~combout [2] & ((\Mux13~5_combout ) # ((\cmd~combout [3])))) # (!\cmd~combout [2] & (((\Mux13~3_combout  & !\cmd~combout [3]))))

	.clk(gnd),
	.dataa(\Mux13~5_combout ),
	.datab(\cmd~combout [2]),
	.datac(\Mux13~3_combout ),
	.datad(\cmd~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~6 .lut_mask = "ccb8";
defparam \Mux13~6 .operation_mode = "normal";
defparam \Mux13~6 .output_mode = "comb_only";
defparam \Mux13~6 .register_cascade_mode = "off";
defparam \Mux13~6 .sum_lutc_input = "datac";
defparam \Mux13~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxv_lcell \out~1 (
// Equation(s):
// \out~1_combout  = (((\a~combout [2] & \b~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\a~combout [2]),
	.datad(\b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\out~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \out~1 .lut_mask = "f000";
defparam \out~1 .operation_mode = "normal";
defparam \out~1 .output_mode = "comb_only";
defparam \out~1 .register_cascade_mode = "off";
defparam \out~1 .sum_lutc_input = "datac";
defparam \out~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxv_lcell \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\b~combout [2] & ((\cmd~combout [1] & ((\a~combout [2]))) # (!\cmd~combout [1] & (\cmd~combout [0] & !\a~combout [2])))) # (!\b~combout [2] & ((\cmd~combout [0] $ (!\a~combout [2]))))

	.clk(gnd),
	.dataa(\cmd~combout [1]),
	.datab(\cmd~combout [0]),
	.datac(\a~combout [2]),
	.datad(\b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = "a4c3";
defparam \Mux13~1 .operation_mode = "normal";
defparam \Mux13~1 .output_mode = "comb_only";
defparam \Mux13~1 .register_cascade_mode = "off";
defparam \Mux13~1 .sum_lutc_input = "datac";
defparam \Mux13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxv_lcell \Mux13~7 (
// Equation(s):
// \Mux13~7_combout  = (\Mux13~6_combout  & (((\Mux13~1_combout ) # (!\Mux13~0_combout )))) # (!\Mux13~6_combout  & (!\out~1_combout  & ((\Mux13~0_combout ))))

	.clk(gnd),
	.dataa(\Mux13~6_combout ),
	.datab(\out~1_combout ),
	.datac(\Mux13~1_combout ),
	.datad(\Mux13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~7 .lut_mask = "b1aa";
defparam \Mux13~7 .operation_mode = "normal";
defparam \Mux13~7 .output_mode = "comb_only";
defparam \Mux13~7 .register_cascade_mode = "off";
defparam \Mux13~7 .sum_lutc_input = "datac";
defparam \Mux13~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxv_lcell \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\b~combout [3] & ((\cmd~combout [1] & ((\a~combout [3]))) # (!\cmd~combout [1] & (\cmd~combout [0] & !\a~combout [3])))) # (!\b~combout [3] & (\cmd~combout [0] $ (((!\a~combout [3])))))

	.clk(gnd),
	.dataa(\cmd~combout [0]),
	.datab(\cmd~combout [1]),
	.datac(\a~combout [3]),
	.datad(\b~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = "c2a5";
defparam \Mux12~0 .operation_mode = "normal";
defparam \Mux12~0 .output_mode = "comb_only";
defparam \Mux12~0 .register_cascade_mode = "off";
defparam \Mux12~0 .sum_lutc_input = "datac";
defparam \Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxv_lcell \out~2 (
// Equation(s):
// \out~2_combout  = (((\a~combout [3] & \b~combout [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\a~combout [3]),
	.datad(\b~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\out~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \out~2 .lut_mask = "f000";
defparam \out~2 .operation_mode = "normal";
defparam \out~2 .output_mode = "comb_only";
defparam \out~2 .register_cascade_mode = "off";
defparam \out~2 .sum_lutc_input = "datac";
defparam \out~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxv_lcell \Mult0|auto_generated|le3a[3] (
// Equation(s):
// \Mult0|auto_generated|le3a [3] = LCELL((\Mult0|auto_generated|cs2a [0] & (\a~combout [3] $ (((\Mult0|auto_generated|cs1a [0]))))) # (!\Mult0|auto_generated|cs2a [0] & (((!\a~combout [2] & \Mult0|auto_generated|cs1a [0])))))

	.clk(gnd),
	.dataa(\a~combout [3]),
	.datab(\Mult0|auto_generated|cs2a [0]),
	.datac(\a~combout [2]),
	.datad(\Mult0|auto_generated|cs1a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[3] .lut_mask = "4788";
defparam \Mult0|auto_generated|le3a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxv_lcell \Mult0|auto_generated|op_1~5 (
// Equation(s):
// \Mult0|auto_generated|op_1~5_combout  = \Mult0|auto_generated|le3a [3] $ ((((\Mult0|auto_generated|op_1~2 ))))
// \Mult0|auto_generated|op_1~7  = CARRY(((!\Mult0|auto_generated|op_1~2COUT1_122 )) # (!\Mult0|auto_generated|le3a [3]))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_1~2 ),
	.cin1(\Mult0|auto_generated|op_1~2COUT1_122 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~5_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|op_1~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~5 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~5 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~5 .lut_mask = "5a5f";
defparam \Mult0|auto_generated|op_1~5 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~5 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~5 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~5 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxv_lcell \Mult0|auto_generated|le4a[1] (
// Equation(s):
// \Mult0|auto_generated|le4a [1] = LCELL((\Mult0|auto_generated|cs2a [1] & (\a~combout [1] $ (((\Mult0|auto_generated|cs1a [1]))))) # (!\Mult0|auto_generated|cs2a [1] & (((!\a~combout [0] & \Mult0|auto_generated|cs1a [1])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [1]),
	.datab(\a~combout [1]),
	.datac(\a~combout [0]),
	.datad(\Mult0|auto_generated|cs1a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[1] .lut_mask = "2788";
defparam \Mult0|auto_generated|le4a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxv_lcell \Mult0|auto_generated|op_5~15 (
// Equation(s):
// \Mult0|auto_generated|op_5~15_combout  = \Mult0|auto_generated|op_1~5_combout  $ (\Mult0|auto_generated|le4a [1] $ ((\Mult0|auto_generated|op_5~12 )))
// \Mult0|auto_generated|op_5~17  = CARRY((\Mult0|auto_generated|op_1~5_combout  & (!\Mult0|auto_generated|le4a [1] & !\Mult0|auto_generated|op_5~12 )) # (!\Mult0|auto_generated|op_1~5_combout  & ((!\Mult0|auto_generated|op_5~12 ) # 
// (!\Mult0|auto_generated|le4a [1]))))
// \Mult0|auto_generated|op_5~17COUT1_146  = CARRY((\Mult0|auto_generated|op_1~5_combout  & (!\Mult0|auto_generated|le4a [1] & !\Mult0|auto_generated|op_5~12 )) # (!\Mult0|auto_generated|op_1~5_combout  & ((!\Mult0|auto_generated|op_5~12 ) # 
// (!\Mult0|auto_generated|le4a [1]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_1~5_combout ),
	.datab(\Mult0|auto_generated|le4a [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~17 ),
	.cout1(\Mult0|auto_generated|op_5~17COUT1_146 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~15 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~15 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_5~15 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~15 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~15 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~15 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxv_lcell \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = (\cmd~combout [0] & ((\cmd~combout [1]) # ((!\Div0|auto_generated|divider|divider|selnose [36])))) # (!\cmd~combout [0] & (!\cmd~combout [1] & (\Mult0|auto_generated|op_5~15_combout )))

	.clk(gnd),
	.dataa(\cmd~combout [0]),
	.datab(\cmd~combout [1]),
	.datac(\Mult0|auto_generated|op_5~15_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose [36]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~3 .lut_mask = "98ba";
defparam \Mux12~3 .operation_mode = "normal";
defparam \Mux12~3 .output_mode = "comb_only";
defparam \Mux12~3 .register_cascade_mode = "off";
defparam \Mux12~3 .sum_lutc_input = "datac";
defparam \Mux12~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxv_lcell \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = (\Mux12~3_combout  & ((\a~combout [4]) # ((!\cmd~combout [1])))) # (!\Mux12~3_combout  & (((\cmd~combout [1] & \a~combout [2]))))

	.clk(gnd),
	.dataa(\Mux12~3_combout ),
	.datab(\a~combout [4]),
	.datac(\cmd~combout [1]),
	.datad(\a~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~4 .lut_mask = "da8a";
defparam \Mux12~4 .operation_mode = "normal";
defparam \Mux12~4 .output_mode = "comb_only";
defparam \Mux12~4 .register_cascade_mode = "off";
defparam \Mux12~4 .sum_lutc_input = "datac";
defparam \Mux12~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxv_lcell \Add1~15 (
// Equation(s):
// \Add1~15_combout  = \a~combout [3] $ ((((\Add1~12 ))))
// \Add1~17  = CARRY(((!\Add1~12 )) # (!\a~combout [3]))
// \Add1~17COUT1_88  = CARRY(((!\Add1~12COUT1_86 )) # (!\a~combout [3]))

	.clk(gnd),
	.dataa(\a~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~12 ),
	.cin1(\Add1~12COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~17 ),
	.cout1(\Add1~17COUT1_88 ));
// synopsys translate_off
defparam \Add1~15 .cin0_used = "true";
defparam \Add1~15 .cin1_used = "true";
defparam \Add1~15 .lut_mask = "5a5f";
defparam \Add1~15 .operation_mode = "arithmetic";
defparam \Add1~15 .output_mode = "comb_only";
defparam \Add1~15 .register_cascade_mode = "off";
defparam \Add1~15 .sum_lutc_input = "cin";
defparam \Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxv_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = \a~combout [3] $ (\b~combout [3] $ ((\Add0~12 )))
// \Add0~17  = CARRY((\a~combout [3] & (!\b~combout [3] & !\Add0~12 )) # (!\a~combout [3] & ((!\Add0~12 ) # (!\b~combout [3]))))
// \Add0~17COUT1_88  = CARRY((\a~combout [3] & (!\b~combout [3] & !\Add0~12COUT1_86 )) # (!\a~combout [3] & ((!\Add0~12COUT1_86 ) # (!\b~combout [3]))))

	.clk(gnd),
	.dataa(\a~combout [3]),
	.datab(\b~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~12 ),
	.cin1(\Add0~12COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~17 ),
	.cout1(\Add0~17COUT1_88 ));
// synopsys translate_off
defparam \Add0~15 .cin0_used = "true";
defparam \Add0~15 .cin1_used = "true";
defparam \Add0~15 .lut_mask = "9617";
defparam \Add0~15 .operation_mode = "arithmetic";
defparam \Add0~15 .output_mode = "comb_only";
defparam \Add0~15 .register_cascade_mode = "off";
defparam \Add0~15 .sum_lutc_input = "cin";
defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxv_lcell \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\cmd~combout [0] & ((\Add1~15_combout ) # ((\cmd~combout [1])))) # (!\cmd~combout [0] & (((\Add0~15_combout  & !\cmd~combout [1]))))

	.clk(gnd),
	.dataa(\Add1~15_combout ),
	.datab(\cmd~combout [0]),
	.datac(\Add0~15_combout ),
	.datad(\cmd~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = "ccb8";
defparam \Mux12~1 .operation_mode = "normal";
defparam \Mux12~1 .output_mode = "comb_only";
defparam \Mux12~1 .register_cascade_mode = "off";
defparam \Mux12~1 .sum_lutc_input = "datac";
defparam \Mux12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxv_lcell \Add3~15 (
// Equation(s):
// \Add3~15_combout  = \a~combout [3] $ ((((!\Add3~12 ))))
// \Add3~17  = CARRY((!\a~combout [3] & ((!\Add3~12 ))))
// \Add3~17COUT1_88  = CARRY((!\a~combout [3] & ((!\Add3~12COUT1_86 ))))

	.clk(gnd),
	.dataa(\a~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add3~12 ),
	.cin1(\Add3~12COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~17 ),
	.cout1(\Add3~17COUT1_88 ));
// synopsys translate_off
defparam \Add3~15 .cin0_used = "true";
defparam \Add3~15 .cin1_used = "true";
defparam \Add3~15 .lut_mask = "a505";
defparam \Add3~15 .operation_mode = "arithmetic";
defparam \Add3~15 .output_mode = "comb_only";
defparam \Add3~15 .register_cascade_mode = "off";
defparam \Add3~15 .sum_lutc_input = "cin";
defparam \Add3~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxv_lcell \Add2~15 (
// Equation(s):
// \Add2~15_combout  = \a~combout [3] $ (\b~combout [3] $ ((!\Add2~12 )))
// \Add2~17  = CARRY((\a~combout [3] & (\b~combout [3] & !\Add2~12 )) # (!\a~combout [3] & ((\b~combout [3]) # (!\Add2~12 ))))
// \Add2~17COUT1_88  = CARRY((\a~combout [3] & (\b~combout [3] & !\Add2~12COUT1_86 )) # (!\a~combout [3] & ((\b~combout [3]) # (!\Add2~12COUT1_86 ))))

	.clk(gnd),
	.dataa(\a~combout [3]),
	.datab(\b~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~12 ),
	.cin1(\Add2~12COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~17 ),
	.cout1(\Add2~17COUT1_88 ));
// synopsys translate_off
defparam \Add2~15 .cin0_used = "true";
defparam \Add2~15 .cin1_used = "true";
defparam \Add2~15 .lut_mask = "694d";
defparam \Add2~15 .operation_mode = "arithmetic";
defparam \Add2~15 .output_mode = "comb_only";
defparam \Add2~15 .register_cascade_mode = "off";
defparam \Add2~15 .sum_lutc_input = "cin";
defparam \Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxv_lcell \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (\Mux12~1_combout  & ((\Add3~15_combout ) # ((!\cmd~combout [1])))) # (!\Mux12~1_combout  & (((\Add2~15_combout  & \cmd~combout [1]))))

	.clk(gnd),
	.dataa(\Mux12~1_combout ),
	.datab(\Add3~15_combout ),
	.datac(\Add2~15_combout ),
	.datad(\cmd~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = "d8aa";
defparam \Mux12~2 .operation_mode = "normal";
defparam \Mux12~2 .output_mode = "comb_only";
defparam \Mux12~2 .register_cascade_mode = "off";
defparam \Mux12~2 .sum_lutc_input = "datac";
defparam \Mux12~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxv_lcell \Mux12~5 (
// Equation(s):
// \Mux12~5_combout  = (\cmd~combout [2] & ((\Mux12~4_combout ) # ((\cmd~combout [3])))) # (!\cmd~combout [2] & (((\Mux12~2_combout  & !\cmd~combout [3]))))

	.clk(gnd),
	.dataa(\Mux12~4_combout ),
	.datab(\cmd~combout [2]),
	.datac(\Mux12~2_combout ),
	.datad(\cmd~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~5 .lut_mask = "ccb8";
defparam \Mux12~5 .operation_mode = "normal";
defparam \Mux12~5 .output_mode = "comb_only";
defparam \Mux12~5 .register_cascade_mode = "off";
defparam \Mux12~5 .sum_lutc_input = "datac";
defparam \Mux12~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \Mux12~6 (
// Equation(s):
// \Mux12~6_combout  = (\Mux13~0_combout  & ((\Mux12~5_combout  & (\Mux12~0_combout )) # (!\Mux12~5_combout  & ((!\out~2_combout ))))) # (!\Mux13~0_combout  & (((\Mux12~5_combout ))))

	.clk(gnd),
	.dataa(\Mux12~0_combout ),
	.datab(\out~2_combout ),
	.datac(\Mux13~0_combout ),
	.datad(\Mux12~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~6 .lut_mask = "af30";
defparam \Mux12~6 .operation_mode = "normal";
defparam \Mux12~6 .output_mode = "comb_only";
defparam \Mux12~6 .register_cascade_mode = "off";
defparam \Mux12~6 .sum_lutc_input = "datac";
defparam \Mux12~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxv_lcell \out~3 (
// Equation(s):
// \out~3_combout  = ((\a~combout [4] & ((\b~combout [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [4]),
	.datac(vcc),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\out~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \out~3 .lut_mask = "cc00";
defparam \out~3 .operation_mode = "normal";
defparam \out~3 .output_mode = "comb_only";
defparam \out~3 .register_cascade_mode = "off";
defparam \out~3 .sum_lutc_input = "datac";
defparam \out~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxv_lcell \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\b~combout [4] & ((\a~combout [4] & ((\cmd~combout [1]))) # (!\a~combout [4] & (\cmd~combout [0] & !\cmd~combout [1])))) # (!\b~combout [4] & (\cmd~combout [0] $ ((!\a~combout [4]))))

	.clk(gnd),
	.dataa(\cmd~combout [0]),
	.datab(\a~combout [4]),
	.datac(\cmd~combout [1]),
	.datad(\b~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = "c299";
defparam \Mux11~0 .operation_mode = "normal";
defparam \Mux11~0 .output_mode = "comb_only";
defparam \Mux11~0 .register_cascade_mode = "off";
defparam \Mux11~0 .sum_lutc_input = "datac";
defparam \Mux11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxv_lcell \Mult0|auto_generated|le3a[4] (
// Equation(s):
// \Mult0|auto_generated|le3a [4] = LCELL((\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] $ (((\a~combout [4]))))) # (!\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] & (!\a~combout [3]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [0]),
	.datab(\Mult0|auto_generated|cs2a [0]),
	.datac(\a~combout [3]),
	.datad(\a~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[4] .lut_mask = "468a";
defparam \Mult0|auto_generated|le3a[4] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[4] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[4] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxv_lcell \Mult0|auto_generated|cs1a[2] (
// Equation(s):
// \Mult0|auto_generated|cs1a [2] = \b~combout [5] $ (((\b~combout [4] & (!\Mult0|auto_generated|cs1a[1]~COUT ))))
// \Mult0|auto_generated|cs1a[2]~COUT  = CARRY((\b~combout [5]) # ((\b~combout [4] & !\Mult0|auto_generated|cs1a[1]~COUT )))
// \Mult0|auto_generated|cs1a[2]~COUTCOUT1_29  = CARRY((\b~combout [5]) # ((\b~combout [4] & !\Mult0|auto_generated|cs1a[1]~COUTCOUT1_27 )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs1a[1]~COUT ),
	.cin1(\Mult0|auto_generated|cs1a[1]~COUTCOUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs1a [2]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs1a[2]~COUT ),
	.cout1(\Mult0|auto_generated|cs1a[2]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs1a[2] .cin0_used = "true";
defparam \Mult0|auto_generated|cs1a[2] .cin1_used = "true";
defparam \Mult0|auto_generated|cs1a[2] .lut_mask = "a6ae";
defparam \Mult0|auto_generated|cs1a[2] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs1a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs1a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs1a[2] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs1a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxv_lcell \Mult0|auto_generated|op_2~0 (
// Equation(s):
// \Mult0|auto_generated|op_2~0_combout  = \Mult0|auto_generated|le3a [4] $ ((\Mult0|auto_generated|cs1a [2]))
// \Mult0|auto_generated|op_2~2  = CARRY((\Mult0|auto_generated|le3a [4] & (\Mult0|auto_generated|cs1a [2])))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [4]),
	.datab(\Mult0|auto_generated|cs1a [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~0_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|op_2~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~0 .lut_mask = "6688";
defparam \Mult0|auto_generated|op_2~0 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~0 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~0 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|op_2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxv_lcell \Mult0|auto_generated|le4a[2] (
// Equation(s):
// \Mult0|auto_generated|le4a [2] = LCELL((\Mult0|auto_generated|cs2a [1] & ((\a~combout [2] $ (\Mult0|auto_generated|cs1a [1])))) # (!\Mult0|auto_generated|cs2a [1] & (!\a~combout [1] & ((\Mult0|auto_generated|cs1a [1])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [1]),
	.datab(\a~combout [1]),
	.datac(\a~combout [2]),
	.datad(\Mult0|auto_generated|cs1a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[2] .lut_mask = "1ba0";
defparam \Mult0|auto_generated|le4a[2] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxv_lcell \Mult0|auto_generated|cs2a[2] (
// Equation(s):
// \Mult0|auto_generated|cs2a [2] = (\b~combout [4] $ ((!\Mult0|auto_generated|cs2a[1]~COUT )))
// \Mult0|auto_generated|cs2a[2]~COUT  = CARRY((\b~combout [5]) # ((\b~combout [4] & !\Mult0|auto_generated|cs2a[1]~COUT )))
// \Mult0|auto_generated|cs2a[2]~COUTCOUT1_29  = CARRY((\b~combout [5]) # ((\b~combout [4] & !\Mult0|auto_generated|cs2a[1]~COUTCOUT1_27 )))

	.clk(gnd),
	.dataa(\b~combout [5]),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs2a[1]~COUT ),
	.cin1(\Mult0|auto_generated|cs2a[1]~COUTCOUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs2a [2]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs2a[2]~COUT ),
	.cout1(\Mult0|auto_generated|cs2a[2]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[2] .cin0_used = "true";
defparam \Mult0|auto_generated|cs2a[2] .cin1_used = "true";
defparam \Mult0|auto_generated|cs2a[2] .lut_mask = "c3ae";
defparam \Mult0|auto_generated|cs2a[2] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs2a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs2a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs2a[2] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs2a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxv_lcell \Mult0|auto_generated|le5a[0] (
// Equation(s):
// \Mult0|auto_generated|le5a [0] = LCELL((\Mult0|auto_generated|cs1a [2] $ (((\Mult0|auto_generated|cs2a [2] & \a~combout [0])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [2]),
	.datab(vcc),
	.datac(\a~combout [0]),
	.datad(\Mult0|auto_generated|cs1a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[0] .lut_mask = "5fa0";
defparam \Mult0|auto_generated|le5a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxv_lcell \Mult0|auto_generated|op_1~10 (
// Equation(s):
// \Mult0|auto_generated|op_1~10_combout  = \Mult0|auto_generated|le4a [2] $ (\Mult0|auto_generated|le5a [0] $ ((!\Mult0|auto_generated|op_1~7 )))
// \Mult0|auto_generated|op_1~12  = CARRY((\Mult0|auto_generated|le4a [2] & ((\Mult0|auto_generated|le5a [0]) # (!\Mult0|auto_generated|op_1~7 ))) # (!\Mult0|auto_generated|le4a [2] & (\Mult0|auto_generated|le5a [0] & !\Mult0|auto_generated|op_1~7 )))
// \Mult0|auto_generated|op_1~12COUT1_124  = CARRY((\Mult0|auto_generated|le4a [2] & ((\Mult0|auto_generated|le5a [0]) # (!\Mult0|auto_generated|op_1~7 ))) # (!\Mult0|auto_generated|le4a [2] & (\Mult0|auto_generated|le5a [0] & !\Mult0|auto_generated|op_1~7 
// )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le4a [2]),
	.datab(\Mult0|auto_generated|le5a [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~12 ),
	.cout1(\Mult0|auto_generated|op_1~12COUT1_124 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~10 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~10 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_1~10 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~10 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~10 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxv_lcell \Mult0|auto_generated|op_5~20 (
// Equation(s):
// \Mult0|auto_generated|op_5~20_combout  = \Mult0|auto_generated|op_2~0_combout  $ (\Mult0|auto_generated|op_1~10_combout  $ ((!(!\Mult0|auto_generated|op_5~12  & \Mult0|auto_generated|op_5~17 ) # (\Mult0|auto_generated|op_5~12  & 
// \Mult0|auto_generated|op_5~17COUT1_146 ))))
// \Mult0|auto_generated|op_5~22  = CARRY((\Mult0|auto_generated|op_2~0_combout  & ((\Mult0|auto_generated|op_1~10_combout ) # (!\Mult0|auto_generated|op_5~17 ))) # (!\Mult0|auto_generated|op_2~0_combout  & (\Mult0|auto_generated|op_1~10_combout  & 
// !\Mult0|auto_generated|op_5~17 )))
// \Mult0|auto_generated|op_5~22COUT1_148  = CARRY((\Mult0|auto_generated|op_2~0_combout  & ((\Mult0|auto_generated|op_1~10_combout ) # (!\Mult0|auto_generated|op_5~17COUT1_146 ))) # (!\Mult0|auto_generated|op_2~0_combout  & 
// (\Mult0|auto_generated|op_1~10_combout  & !\Mult0|auto_generated|op_5~17COUT1_146 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_2~0_combout ),
	.datab(\Mult0|auto_generated|op_1~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~12 ),
	.cin0(\Mult0|auto_generated|op_5~17 ),
	.cin1(\Mult0|auto_generated|op_5~17COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~22 ),
	.cout1(\Mult0|auto_generated|op_5~22COUT1_148 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~20 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~20 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~20 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~20 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_5~20 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~20 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~20 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~20 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxv_lcell \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = (\cmd~combout [0] & ((\cmd~combout [1]) # ((!\Div0|auto_generated|divider|divider|selnose [27])))) # (!\cmd~combout [0] & (!\cmd~combout [1] & (\Mult0|auto_generated|op_5~20_combout )))

	.clk(gnd),
	.dataa(\cmd~combout [0]),
	.datab(\cmd~combout [1]),
	.datac(\Mult0|auto_generated|op_5~20_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~3 .lut_mask = "98ba";
defparam \Mux11~3 .operation_mode = "normal";
defparam \Mux11~3 .output_mode = "comb_only";
defparam \Mux11~3 .register_cascade_mode = "off";
defparam \Mux11~3 .sum_lutc_input = "datac";
defparam \Mux11~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxv_lcell \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = (\Mux11~3_combout  & ((\a~combout [5]) # ((!\cmd~combout [1])))) # (!\Mux11~3_combout  & (((\cmd~combout [1] & \a~combout [3]))))

	.clk(gnd),
	.dataa(\a~combout [5]),
	.datab(\Mux11~3_combout ),
	.datac(\cmd~combout [1]),
	.datad(\a~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~4 .lut_mask = "bc8c";
defparam \Mux11~4 .operation_mode = "normal";
defparam \Mux11~4 .output_mode = "comb_only";
defparam \Mux11~4 .register_cascade_mode = "off";
defparam \Mux11~4 .sum_lutc_input = "datac";
defparam \Mux11~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxv_lcell \Add2~20 (
// Equation(s):
// \Add2~20_combout  = \a~combout [4] $ (\b~combout [4] $ ((\Add2~17 )))
// \Add2~22  = CARRY((\a~combout [4] & ((!\Add2~17COUT1_88 ) # (!\b~combout [4]))) # (!\a~combout [4] & (!\b~combout [4] & !\Add2~17COUT1_88 )))

	.clk(gnd),
	.dataa(\a~combout [4]),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~17 ),
	.cin1(\Add2~17COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~20_combout ),
	.regout(),
	.cout(\Add2~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~20 .cin0_used = "true";
defparam \Add2~20 .cin1_used = "true";
defparam \Add2~20 .lut_mask = "962b";
defparam \Add2~20 .operation_mode = "arithmetic";
defparam \Add2~20 .output_mode = "comb_only";
defparam \Add2~20 .register_cascade_mode = "off";
defparam \Add2~20 .sum_lutc_input = "cin";
defparam \Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxv_lcell \Add3~20 (
// Equation(s):
// \Add3~20_combout  = (\a~combout [4] $ ((\Add3~17 )))
// \Add3~22  = CARRY(((\a~combout [4]) # (!\Add3~17COUT1_88 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add3~17 ),
	.cin1(\Add3~17COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~20_combout ),
	.regout(),
	.cout(\Add3~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~20 .cin0_used = "true";
defparam \Add3~20 .cin1_used = "true";
defparam \Add3~20 .lut_mask = "3ccf";
defparam \Add3~20 .operation_mode = "arithmetic";
defparam \Add3~20 .output_mode = "comb_only";
defparam \Add3~20 .register_cascade_mode = "off";
defparam \Add3~20 .sum_lutc_input = "cin";
defparam \Add3~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxv_lcell \Add3~20_route_through (
// Equation(s):
// \Add3~20_route_through_combout  = (((\Add3~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add3~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~20_route_through_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~20_route_through .lut_mask = "ff00";
defparam \Add3~20_route_through .operation_mode = "normal";
defparam \Add3~20_route_through .output_mode = "comb_only";
defparam \Add3~20_route_through .register_cascade_mode = "off";
defparam \Add3~20_route_through .sum_lutc_input = "datac";
defparam \Add3~20_route_through .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxv_lcell \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (\a~combout [4] $ ((!\Add1~17 )))
// \Add1~22  = CARRY(((\a~combout [4] & !\Add1~17COUT1_88 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~17 ),
	.cin1(\Add1~17COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~20_combout ),
	.regout(),
	.cout(\Add1~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~20 .cin0_used = "true";
defparam \Add1~20 .cin1_used = "true";
defparam \Add1~20 .lut_mask = "c30c";
defparam \Add1~20 .operation_mode = "arithmetic";
defparam \Add1~20 .output_mode = "comb_only";
defparam \Add1~20 .register_cascade_mode = "off";
defparam \Add1~20 .sum_lutc_input = "cin";
defparam \Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxv_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = \a~combout [4] $ (\b~combout [4] $ ((!\Add0~17 )))
// \Add0~22  = CARRY((\a~combout [4] & ((\b~combout [4]) # (!\Add0~17COUT1_88 ))) # (!\a~combout [4] & (\b~combout [4] & !\Add0~17COUT1_88 )))

	.clk(gnd),
	.dataa(\a~combout [4]),
	.datab(\b~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~17 ),
	.cin1(\Add0~17COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(\Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~20 .cin0_used = "true";
defparam \Add0~20 .cin1_used = "true";
defparam \Add0~20 .lut_mask = "698e";
defparam \Add0~20 .operation_mode = "arithmetic";
defparam \Add0~20 .output_mode = "comb_only";
defparam \Add0~20 .register_cascade_mode = "off";
defparam \Add0~20 .sum_lutc_input = "cin";
defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxv_lcell \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\cmd~combout [1] & (((\cmd~combout [0])))) # (!\cmd~combout [1] & ((\cmd~combout [0] & (\Add1~20_combout )) # (!\cmd~combout [0] & ((\Add0~20_combout )))))

	.clk(gnd),
	.dataa(\Add1~20_combout ),
	.datab(\cmd~combout [1]),
	.datac(\cmd~combout [0]),
	.datad(\Add0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = "e3e0";
defparam \Mux11~1 .operation_mode = "normal";
defparam \Mux11~1 .output_mode = "comb_only";
defparam \Mux11~1 .register_cascade_mode = "off";
defparam \Mux11~1 .sum_lutc_input = "datac";
defparam \Mux11~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxv_lcell \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = (\Mux11~1_combout  & (((\Add3~20_route_through_combout ) # (!\cmd~combout [1])))) # (!\Mux11~1_combout  & (\Add2~20_combout  & ((\cmd~combout [1]))))

	.clk(gnd),
	.dataa(\Add2~20_combout ),
	.datab(\Add3~20_route_through_combout ),
	.datac(\Mux11~1_combout ),
	.datad(\cmd~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~2 .lut_mask = "caf0";
defparam \Mux11~2 .operation_mode = "normal";
defparam \Mux11~2 .output_mode = "comb_only";
defparam \Mux11~2 .register_cascade_mode = "off";
defparam \Mux11~2 .sum_lutc_input = "datac";
defparam \Mux11~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxv_lcell \Mux11~5 (
// Equation(s):
// \Mux11~5_combout  = (\cmd~combout [2] & ((\Mux11~4_combout ) # ((\cmd~combout [3])))) # (!\cmd~combout [2] & (((\Mux11~2_combout  & !\cmd~combout [3]))))

	.clk(gnd),
	.dataa(\cmd~combout [2]),
	.datab(\Mux11~4_combout ),
	.datac(\Mux11~2_combout ),
	.datad(\cmd~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~5 .lut_mask = "aad8";
defparam \Mux11~5 .operation_mode = "normal";
defparam \Mux11~5 .output_mode = "comb_only";
defparam \Mux11~5 .register_cascade_mode = "off";
defparam \Mux11~5 .sum_lutc_input = "datac";
defparam \Mux11~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxv_lcell \Mux11~6 (
// Equation(s):
// \Mux11~6_combout  = (\Mux13~0_combout  & ((\Mux11~5_combout  & ((\Mux11~0_combout ))) # (!\Mux11~5_combout  & (!\out~3_combout )))) # (!\Mux13~0_combout  & (((\Mux11~5_combout ))))

	.clk(gnd),
	.dataa(\out~3_combout ),
	.datab(\Mux11~0_combout ),
	.datac(\Mux13~0_combout ),
	.datad(\Mux11~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~6 .lut_mask = "cf50";
defparam \Mux11~6 .operation_mode = "normal";
defparam \Mux11~6 .output_mode = "comb_only";
defparam \Mux11~6 .register_cascade_mode = "off";
defparam \Mux11~6 .sum_lutc_input = "datac";
defparam \Mux11~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxv_lcell \out~4 (
// Equation(s):
// \out~4_combout  = (((\a~combout [5] & \b~combout [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\a~combout [5]),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\out~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \out~4 .lut_mask = "f000";
defparam \out~4 .operation_mode = "normal";
defparam \out~4 .output_mode = "comb_only";
defparam \out~4 .register_cascade_mode = "off";
defparam \out~4 .sum_lutc_input = "datac";
defparam \out~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxv_lcell \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\b~combout [5] & ((\cmd~combout [1] & ((\a~combout [5]))) # (!\cmd~combout [1] & (\cmd~combout [0] & !\a~combout [5])))) # (!\b~combout [5] & (\cmd~combout [0] $ (((!\a~combout [5])))))

	.clk(gnd),
	.dataa(\cmd~combout [0]),
	.datab(\cmd~combout [1]),
	.datac(\a~combout [5]),
	.datad(\b~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = "c2a5";
defparam \Mux10~0 .operation_mode = "normal";
defparam \Mux10~0 .output_mode = "comb_only";
defparam \Mux10~0 .register_cascade_mode = "off";
defparam \Mux10~0 .sum_lutc_input = "datac";
defparam \Mux10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxv_lcell \Mult0|auto_generated|le4a[3] (
// Equation(s):
// \Mult0|auto_generated|le4a [3] = LCELL((\Mult0|auto_generated|cs2a [1] & (\a~combout [3] $ (((\Mult0|auto_generated|cs1a [1]))))) # (!\Mult0|auto_generated|cs2a [1] & (((!\a~combout [2] & \Mult0|auto_generated|cs1a [1])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [1]),
	.datab(\a~combout [3]),
	.datac(\a~combout [2]),
	.datad(\Mult0|auto_generated|cs1a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[3] .lut_mask = "2788";
defparam \Mult0|auto_generated|le4a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxv_lcell \Mult0|auto_generated|le5a[1] (
// Equation(s):
// \Mult0|auto_generated|le5a [1] = LCELL((\Mult0|auto_generated|cs2a [2] & (\a~combout [1] $ ((\Mult0|auto_generated|cs1a [2])))) # (!\Mult0|auto_generated|cs2a [2] & (((\Mult0|auto_generated|cs1a [2] & !\a~combout [0])))))

	.clk(gnd),
	.dataa(\a~combout [1]),
	.datab(\Mult0|auto_generated|cs1a [2]),
	.datac(\a~combout [0]),
	.datad(\Mult0|auto_generated|cs2a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[1] .lut_mask = "660c";
defparam \Mult0|auto_generated|le5a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxv_lcell \Mult0|auto_generated|op_1~15 (
// Equation(s):
// \Mult0|auto_generated|op_1~15_combout  = \Mult0|auto_generated|le4a [3] $ (\Mult0|auto_generated|le5a [1] $ (((!\Mult0|auto_generated|op_1~7  & \Mult0|auto_generated|op_1~12 ) # (\Mult0|auto_generated|op_1~7  & \Mult0|auto_generated|op_1~12COUT1_124 ))))
// \Mult0|auto_generated|op_1~17  = CARRY((\Mult0|auto_generated|le4a [3] & (!\Mult0|auto_generated|le5a [1] & !\Mult0|auto_generated|op_1~12 )) # (!\Mult0|auto_generated|le4a [3] & ((!\Mult0|auto_generated|op_1~12 ) # (!\Mult0|auto_generated|le5a [1]))))
// \Mult0|auto_generated|op_1~17COUT1_126  = CARRY((\Mult0|auto_generated|le4a [3] & (!\Mult0|auto_generated|le5a [1] & !\Mult0|auto_generated|op_1~12COUT1_124 )) # (!\Mult0|auto_generated|le4a [3] & ((!\Mult0|auto_generated|op_1~12COUT1_124 ) # 
// (!\Mult0|auto_generated|le5a [1]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le4a [3]),
	.datab(\Mult0|auto_generated|le5a [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~7 ),
	.cin0(\Mult0|auto_generated|op_1~12 ),
	.cin1(\Mult0|auto_generated|op_1~12COUT1_124 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~17 ),
	.cout1(\Mult0|auto_generated|op_1~17COUT1_126 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~15 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~15 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~15 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~15 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_1~15 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~15 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~15 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~15 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxv_lcell \Mult0|auto_generated|le3a[5] (
// Equation(s):
// \Mult0|auto_generated|le3a [5] = LCELL((\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] $ ((\a~combout [5])))) # (!\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] & ((!\a~combout [4])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [0]),
	.datab(\Mult0|auto_generated|cs2a [0]),
	.datac(\a~combout [5]),
	.datad(\a~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[5] .lut_mask = "486a";
defparam \Mult0|auto_generated|le3a[5] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[5] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[5] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxv_lcell \Mult0|auto_generated|op_2~5 (
// Equation(s):
// \Mult0|auto_generated|op_2~5_combout  = (\Mult0|auto_generated|le3a [5] $ ((\Mult0|auto_generated|op_2~2 )))
// \Mult0|auto_generated|op_2~7  = CARRY(((!\Mult0|auto_generated|op_2~2 ) # (!\Mult0|auto_generated|le3a [5])))
// \Mult0|auto_generated|op_2~7COUT1_102  = CARRY(((!\Mult0|auto_generated|op_2~2 ) # (!\Mult0|auto_generated|le3a [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mult0|auto_generated|le3a [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_2~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_2~7 ),
	.cout1(\Mult0|auto_generated|op_2~7COUT1_102 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~5 .cin_used = "true";
defparam \Mult0|auto_generated|op_2~5 .lut_mask = "3c3f";
defparam \Mult0|auto_generated|op_2~5 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~5 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~5 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~5 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxv_lcell \Mult0|auto_generated|op_5~25 (
// Equation(s):
// \Mult0|auto_generated|op_5~25_combout  = \Mult0|auto_generated|op_1~15_combout  $ (\Mult0|auto_generated|op_2~5_combout  $ (((!\Mult0|auto_generated|op_5~12  & \Mult0|auto_generated|op_5~22 ) # (\Mult0|auto_generated|op_5~12  & 
// \Mult0|auto_generated|op_5~22COUT1_148 ))))
// \Mult0|auto_generated|op_5~27  = CARRY((\Mult0|auto_generated|op_1~15_combout  & (!\Mult0|auto_generated|op_2~5_combout  & !\Mult0|auto_generated|op_5~22 )) # (!\Mult0|auto_generated|op_1~15_combout  & ((!\Mult0|auto_generated|op_5~22 ) # 
// (!\Mult0|auto_generated|op_2~5_combout ))))
// \Mult0|auto_generated|op_5~27COUT1_150  = CARRY((\Mult0|auto_generated|op_1~15_combout  & (!\Mult0|auto_generated|op_2~5_combout  & !\Mult0|auto_generated|op_5~22COUT1_148 )) # (!\Mult0|auto_generated|op_1~15_combout  & 
// ((!\Mult0|auto_generated|op_5~22COUT1_148 ) # (!\Mult0|auto_generated|op_2~5_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_1~15_combout ),
	.datab(\Mult0|auto_generated|op_2~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~12 ),
	.cin0(\Mult0|auto_generated|op_5~22 ),
	.cin1(\Mult0|auto_generated|op_5~22COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~27 ),
	.cout1(\Mult0|auto_generated|op_5~27COUT1_150 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~25 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~25 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~25 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~25 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_5~25 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~25 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~25 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~25 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxv_lcell \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = (\cmd~combout [1] & (((\cmd~combout [0])))) # (!\cmd~combout [1] & ((\cmd~combout [0] & (!\Div0|auto_generated|divider|divider|selnose [18])) # (!\cmd~combout [0] & ((\Mult0|auto_generated|op_5~25_combout )))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|selnose [18]),
	.datab(\cmd~combout [1]),
	.datac(\Mult0|auto_generated|op_5~25_combout ),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~3 .lut_mask = "dd30";
defparam \Mux10~3 .operation_mode = "normal";
defparam \Mux10~3 .output_mode = "comb_only";
defparam \Mux10~3 .register_cascade_mode = "off";
defparam \Mux10~3 .sum_lutc_input = "datac";
defparam \Mux10~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxv_lcell \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = (\cmd~combout [1] & ((\Mux10~3_combout  & (\a~combout [6])) # (!\Mux10~3_combout  & ((\a~combout [4]))))) # (!\cmd~combout [1] & (((\Mux10~3_combout ))))

	.clk(gnd),
	.dataa(\a~combout [6]),
	.datab(\cmd~combout [1]),
	.datac(\a~combout [4]),
	.datad(\Mux10~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~4 .lut_mask = "bbc0";
defparam \Mux10~4 .operation_mode = "normal";
defparam \Mux10~4 .output_mode = "comb_only";
defparam \Mux10~4 .register_cascade_mode = "off";
defparam \Mux10~4 .sum_lutc_input = "datac";
defparam \Mux10~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxv_lcell \Add3~25 (
// Equation(s):
// \Add3~25_combout  = \a~combout [5] $ ((((!\Add3~22 ))))
// \Add3~27  = CARRY((!\a~combout [5] & ((!\Add3~22 ))))
// \Add3~27COUT1_90  = CARRY((!\a~combout [5] & ((!\Add3~22 ))))

	.clk(gnd),
	.dataa(\a~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~27 ),
	.cout1(\Add3~27COUT1_90 ));
// synopsys translate_off
defparam \Add3~25 .cin_used = "true";
defparam \Add3~25 .lut_mask = "a505";
defparam \Add3~25 .operation_mode = "arithmetic";
defparam \Add3~25 .output_mode = "comb_only";
defparam \Add3~25 .register_cascade_mode = "off";
defparam \Add3~25 .sum_lutc_input = "cin";
defparam \Add3~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxv_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = \a~combout [5] $ (\b~combout [5] $ ((\Add0~22 )))
// \Add0~27  = CARRY((\a~combout [5] & (!\b~combout [5] & !\Add0~22 )) # (!\a~combout [5] & ((!\Add0~22 ) # (!\b~combout [5]))))
// \Add0~27COUT1_90  = CARRY((\a~combout [5] & (!\b~combout [5] & !\Add0~22 )) # (!\a~combout [5] & ((!\Add0~22 ) # (!\b~combout [5]))))

	.clk(gnd),
	.dataa(\a~combout [5]),
	.datab(\b~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~27 ),
	.cout1(\Add0~27COUT1_90 ));
// synopsys translate_off
defparam \Add0~25 .cin_used = "true";
defparam \Add0~25 .lut_mask = "9617";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxv_lcell \Add1~25 (
// Equation(s):
// \Add1~25_combout  = \a~combout [5] $ ((((\Add1~22 ))))
// \Add1~27  = CARRY(((!\Add1~22 )) # (!\a~combout [5]))
// \Add1~27COUT1_90  = CARRY(((!\Add1~22 )) # (!\a~combout [5]))

	.clk(gnd),
	.dataa(\a~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~27 ),
	.cout1(\Add1~27COUT1_90 ));
// synopsys translate_off
defparam \Add1~25 .cin_used = "true";
defparam \Add1~25 .lut_mask = "5a5f";
defparam \Add1~25 .operation_mode = "arithmetic";
defparam \Add1~25 .output_mode = "comb_only";
defparam \Add1~25 .register_cascade_mode = "off";
defparam \Add1~25 .sum_lutc_input = "cin";
defparam \Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxv_lcell \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\cmd~combout [1] & (((\cmd~combout [0])))) # (!\cmd~combout [1] & ((\cmd~combout [0] & ((\Add1~25_combout ))) # (!\cmd~combout [0] & (\Add0~25_combout ))))

	.clk(gnd),
	.dataa(\Add0~25_combout ),
	.datab(\cmd~combout [1]),
	.datac(\Add1~25_combout ),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = "fc22";
defparam \Mux10~1 .operation_mode = "normal";
defparam \Mux10~1 .output_mode = "comb_only";
defparam \Mux10~1 .register_cascade_mode = "off";
defparam \Mux10~1 .sum_lutc_input = "datac";
defparam \Mux10~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxv_lcell \Add2~25 (
// Equation(s):
// \Add2~25_combout  = \a~combout [5] $ (\b~combout [5] $ ((!\Add2~22 )))
// \Add2~27  = CARRY((\a~combout [5] & (\b~combout [5] & !\Add2~22 )) # (!\a~combout [5] & ((\b~combout [5]) # (!\Add2~22 ))))
// \Add2~27COUT1_90  = CARRY((\a~combout [5] & (\b~combout [5] & !\Add2~22 )) # (!\a~combout [5] & ((\b~combout [5]) # (!\Add2~22 ))))

	.clk(gnd),
	.dataa(\a~combout [5]),
	.datab(\b~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~27 ),
	.cout1(\Add2~27COUT1_90 ));
// synopsys translate_off
defparam \Add2~25 .cin_used = "true";
defparam \Add2~25 .lut_mask = "694d";
defparam \Add2~25 .operation_mode = "arithmetic";
defparam \Add2~25 .output_mode = "comb_only";
defparam \Add2~25 .register_cascade_mode = "off";
defparam \Add2~25 .sum_lutc_input = "cin";
defparam \Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxv_lcell \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = (\Mux10~1_combout  & ((\Add3~25_combout ) # ((!\cmd~combout [1])))) # (!\Mux10~1_combout  & (((\Add2~25_combout  & \cmd~combout [1]))))

	.clk(gnd),
	.dataa(\Add3~25_combout ),
	.datab(\Mux10~1_combout ),
	.datac(\Add2~25_combout ),
	.datad(\cmd~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~2 .lut_mask = "b8cc";
defparam \Mux10~2 .operation_mode = "normal";
defparam \Mux10~2 .output_mode = "comb_only";
defparam \Mux10~2 .register_cascade_mode = "off";
defparam \Mux10~2 .sum_lutc_input = "datac";
defparam \Mux10~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxv_lcell \Mux10~5 (
// Equation(s):
// \Mux10~5_combout  = (\cmd~combout [3] & (((\cmd~combout [2])))) # (!\cmd~combout [3] & ((\cmd~combout [2] & (\Mux10~4_combout )) # (!\cmd~combout [2] & ((\Mux10~2_combout )))))

	.clk(gnd),
	.dataa(\Mux10~4_combout ),
	.datab(\cmd~combout [3]),
	.datac(\cmd~combout [2]),
	.datad(\Mux10~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~5 .lut_mask = "e3e0";
defparam \Mux10~5 .operation_mode = "normal";
defparam \Mux10~5 .output_mode = "comb_only";
defparam \Mux10~5 .register_cascade_mode = "off";
defparam \Mux10~5 .sum_lutc_input = "datac";
defparam \Mux10~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxv_lcell \Mux10~6 (
// Equation(s):
// \Mux10~6_combout  = (\Mux10~5_combout  & (((\Mux10~0_combout ) # (!\Mux13~0_combout )))) # (!\Mux10~5_combout  & (!\out~4_combout  & ((\Mux13~0_combout ))))

	.clk(gnd),
	.dataa(\out~4_combout ),
	.datab(\Mux10~0_combout ),
	.datac(\Mux10~5_combout ),
	.datad(\Mux13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~6 .lut_mask = "c5f0";
defparam \Mux10~6 .operation_mode = "normal";
defparam \Mux10~6 .output_mode = "comb_only";
defparam \Mux10~6 .register_cascade_mode = "off";
defparam \Mux10~6 .sum_lutc_input = "datac";
defparam \Mux10~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxv_lcell \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\b~combout [6] & ((\cmd~combout [1] & (\a~combout [6])) # (!\cmd~combout [1] & (!\a~combout [6] & \cmd~combout [0])))) # (!\b~combout [6] & ((\a~combout [6] $ (!\cmd~combout [0]))))

	.clk(gnd),
	.dataa(\b~combout [6]),
	.datab(\cmd~combout [1]),
	.datac(\a~combout [6]),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = "d285";
defparam \Mux9~0 .operation_mode = "normal";
defparam \Mux9~0 .output_mode = "comb_only";
defparam \Mux9~0 .register_cascade_mode = "off";
defparam \Mux9~0 .sum_lutc_input = "datac";
defparam \Mux9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxv_lcell \Add1~30 (
// Equation(s):
// \Add1~30_combout  = \a~combout [6] $ ((((!(!\Add1~22  & \Add1~27 ) # (\Add1~22  & \Add1~27COUT1_90 )))))
// \Add1~32  = CARRY((\a~combout [6] & ((!\Add1~27 ))))
// \Add1~32COUT1_92  = CARRY((\a~combout [6] & ((!\Add1~27COUT1_90 ))))

	.clk(gnd),
	.dataa(\a~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~22 ),
	.cin0(\Add1~27 ),
	.cin1(\Add1~27COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~32 ),
	.cout1(\Add1~32COUT1_92 ));
// synopsys translate_off
defparam \Add1~30 .cin0_used = "true";
defparam \Add1~30 .cin1_used = "true";
defparam \Add1~30 .cin_used = "true";
defparam \Add1~30 .lut_mask = "a50a";
defparam \Add1~30 .operation_mode = "arithmetic";
defparam \Add1~30 .output_mode = "comb_only";
defparam \Add1~30 .register_cascade_mode = "off";
defparam \Add1~30 .sum_lutc_input = "cin";
defparam \Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxv_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = \a~combout [6] $ (\b~combout [6] $ ((!(!\Add0~22  & \Add0~27 ) # (\Add0~22  & \Add0~27COUT1_90 ))))
// \Add0~32  = CARRY((\a~combout [6] & ((\b~combout [6]) # (!\Add0~27 ))) # (!\a~combout [6] & (\b~combout [6] & !\Add0~27 )))
// \Add0~32COUT1_92  = CARRY((\a~combout [6] & ((\b~combout [6]) # (!\Add0~27COUT1_90 ))) # (!\a~combout [6] & (\b~combout [6] & !\Add0~27COUT1_90 )))

	.clk(gnd),
	.dataa(\a~combout [6]),
	.datab(\b~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~27 ),
	.cin1(\Add0~27COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~32 ),
	.cout1(\Add0~32COUT1_92 ));
// synopsys translate_off
defparam \Add0~30 .cin0_used = "true";
defparam \Add0~30 .cin1_used = "true";
defparam \Add0~30 .cin_used = "true";
defparam \Add0~30 .lut_mask = "698e";
defparam \Add0~30 .operation_mode = "arithmetic";
defparam \Add0~30 .output_mode = "comb_only";
defparam \Add0~30 .register_cascade_mode = "off";
defparam \Add0~30 .sum_lutc_input = "cin";
defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxv_lcell \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\cmd~combout [1] & (((\cmd~combout [0])))) # (!\cmd~combout [1] & ((\cmd~combout [0] & (\Add1~30_combout )) # (!\cmd~combout [0] & ((\Add0~30_combout )))))

	.clk(gnd),
	.dataa(\Add1~30_combout ),
	.datab(\cmd~combout [1]),
	.datac(\Add0~30_combout ),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = "ee30";
defparam \Mux9~1 .operation_mode = "normal";
defparam \Mux9~1 .output_mode = "comb_only";
defparam \Mux9~1 .register_cascade_mode = "off";
defparam \Mux9~1 .sum_lutc_input = "datac";
defparam \Mux9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxv_lcell \Add2~30 (
// Equation(s):
// \Add2~30_combout  = \a~combout [6] $ (\b~combout [6] $ (((!\Add2~22  & \Add2~27 ) # (\Add2~22  & \Add2~27COUT1_90 ))))
// \Add2~32  = CARRY((\a~combout [6] & ((!\Add2~27 ) # (!\b~combout [6]))) # (!\a~combout [6] & (!\b~combout [6] & !\Add2~27 )))
// \Add2~32COUT1_92  = CARRY((\a~combout [6] & ((!\Add2~27COUT1_90 ) # (!\b~combout [6]))) # (!\a~combout [6] & (!\b~combout [6] & !\Add2~27COUT1_90 )))

	.clk(gnd),
	.dataa(\a~combout [6]),
	.datab(\b~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~22 ),
	.cin0(\Add2~27 ),
	.cin1(\Add2~27COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~32 ),
	.cout1(\Add2~32COUT1_92 ));
// synopsys translate_off
defparam \Add2~30 .cin0_used = "true";
defparam \Add2~30 .cin1_used = "true";
defparam \Add2~30 .cin_used = "true";
defparam \Add2~30 .lut_mask = "962b";
defparam \Add2~30 .operation_mode = "arithmetic";
defparam \Add2~30 .output_mode = "comb_only";
defparam \Add2~30 .register_cascade_mode = "off";
defparam \Add2~30 .sum_lutc_input = "cin";
defparam \Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxv_lcell \Add3~30 (
// Equation(s):
// \Add3~30_combout  = \a~combout [6] $ (((((!\Add3~22  & \Add3~27 ) # (\Add3~22  & \Add3~27COUT1_90 )))))
// \Add3~32  = CARRY((\a~combout [6]) # ((!\Add3~27 )))
// \Add3~32COUT1_92  = CARRY((\a~combout [6]) # ((!\Add3~27COUT1_90 )))

	.clk(gnd),
	.dataa(\a~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~22 ),
	.cin0(\Add3~27 ),
	.cin1(\Add3~27COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~32 ),
	.cout1(\Add3~32COUT1_92 ));
// synopsys translate_off
defparam \Add3~30 .cin0_used = "true";
defparam \Add3~30 .cin1_used = "true";
defparam \Add3~30 .cin_used = "true";
defparam \Add3~30 .lut_mask = "5aaf";
defparam \Add3~30 .operation_mode = "arithmetic";
defparam \Add3~30 .output_mode = "comb_only";
defparam \Add3~30 .register_cascade_mode = "off";
defparam \Add3~30 .sum_lutc_input = "cin";
defparam \Add3~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxv_lcell \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (\Mux9~1_combout  & (((\Add3~30_combout ) # (!\cmd~combout [1])))) # (!\Mux9~1_combout  & (\Add2~30_combout  & ((\cmd~combout [1]))))

	.clk(gnd),
	.dataa(\Mux9~1_combout ),
	.datab(\Add2~30_combout ),
	.datac(\Add3~30_combout ),
	.datad(\cmd~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = "e4aa";
defparam \Mux9~2 .operation_mode = "normal";
defparam \Mux9~2 .output_mode = "comb_only";
defparam \Mux9~2 .register_cascade_mode = "off";
defparam \Mux9~2 .sum_lutc_input = "datac";
defparam \Mux9~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxv_lcell \Div0|auto_generated|divider|divider|selnose[9]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose[9]~2_combout  = (\Div0|auto_generated|divider|divider|selnose[9]~1_combout ) # (((\b~combout [0] & !\a~combout [6])) # (!\Mux15~4_combout ))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\Div0|auto_generated|divider|divider|selnose[9]~1_combout ),
	.datac(\a~combout [6]),
	.datad(\Mux15~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose[9]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[9]~2 .lut_mask = "ceff";
defparam \Div0|auto_generated|divider|divider|selnose[9]~2 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[9]~2 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[9]~2 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[9]~2 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[9]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxv_lcell \Mult0|auto_generated|le3a[6] (
// Equation(s):
// \Mult0|auto_generated|le3a [6] = LCELL((\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] $ ((\a~combout [6])))) # (!\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] & ((!\a~combout [5])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [0]),
	.datab(\a~combout [6]),
	.datac(\a~combout [5]),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[6] .lut_mask = "660a";
defparam \Mult0|auto_generated|le3a[6] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[6] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[6] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[6] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxv_lcell \Mult0|auto_generated|le4a[4] (
// Equation(s):
// \Mult0|auto_generated|le4a [4] = LCELL((\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] $ (((\a~combout [4]))))) # (!\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] & (!\a~combout [3]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [1]),
	.datab(\Mult0|auto_generated|cs1a [1]),
	.datac(\a~combout [3]),
	.datad(\a~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[4] .lut_mask = "268c";
defparam \Mult0|auto_generated|le4a[4] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[4] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[4] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxv_lcell \Mult0|auto_generated|op_2~10 (
// Equation(s):
// \Mult0|auto_generated|op_2~10_combout  = \Mult0|auto_generated|le3a [6] $ (\Mult0|auto_generated|le4a [4] $ ((!(!\Mult0|auto_generated|op_2~2  & \Mult0|auto_generated|op_2~7 ) # (\Mult0|auto_generated|op_2~2  & \Mult0|auto_generated|op_2~7COUT1_102 ))))
// \Mult0|auto_generated|op_2~12  = CARRY((\Mult0|auto_generated|le3a [6] & ((\Mult0|auto_generated|le4a [4]) # (!\Mult0|auto_generated|op_2~7 ))) # (!\Mult0|auto_generated|le3a [6] & (\Mult0|auto_generated|le4a [4] & !\Mult0|auto_generated|op_2~7 )))
// \Mult0|auto_generated|op_2~12COUT1_104  = CARRY((\Mult0|auto_generated|le3a [6] & ((\Mult0|auto_generated|le4a [4]) # (!\Mult0|auto_generated|op_2~7COUT1_102 ))) # (!\Mult0|auto_generated|le3a [6] & (\Mult0|auto_generated|le4a [4] & 
// !\Mult0|auto_generated|op_2~7COUT1_102 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [6]),
	.datab(\Mult0|auto_generated|le4a [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_2~2 ),
	.cin0(\Mult0|auto_generated|op_2~7 ),
	.cin1(\Mult0|auto_generated|op_2~7COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_2~12 ),
	.cout1(\Mult0|auto_generated|op_2~12COUT1_104 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~10 .cin0_used = "true";
defparam \Mult0|auto_generated|op_2~10 .cin1_used = "true";
defparam \Mult0|auto_generated|op_2~10 .cin_used = "true";
defparam \Mult0|auto_generated|op_2~10 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_2~10 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~10 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~10 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \Mult0|auto_generated|cs2a[3] (
// Equation(s):
// \Mult0|auto_generated|cs2a [3] = ((\Mult0|auto_generated|cs2a[2]~COUT  $ (\b~combout [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs2a[2]~COUT ),
	.cin1(\Mult0|auto_generated|cs2a[2]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs2a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[3] .cin0_used = "true";
defparam \Mult0|auto_generated|cs2a[3] .cin1_used = "true";
defparam \Mult0|auto_generated|cs2a[3] .lut_mask = "0ff0";
defparam \Mult0|auto_generated|cs2a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|cs2a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs2a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs2a[3] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs2a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxv_lcell \Mult0|auto_generated|le6a[0] (
// Equation(s):
// \Mult0|auto_generated|le6a [0] = LCELL((((\a~combout [0] & \Mult0|auto_generated|cs2a [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\a~combout [0]),
	.datad(\Mult0|auto_generated|cs2a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le6a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le6a[0] .lut_mask = "f000";
defparam \Mult0|auto_generated|le6a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le6a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le6a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le6a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le6a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxv_lcell \Mult0|auto_generated|le5a[2] (
// Equation(s):
// \Mult0|auto_generated|le5a [2] = LCELL((\Mult0|auto_generated|cs2a [2] & (\a~combout [2] $ (((\Mult0|auto_generated|cs1a [2]))))) # (!\Mult0|auto_generated|cs2a [2] & (((!\a~combout [1] & \Mult0|auto_generated|cs1a [2])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [2]),
	.datab(\a~combout [2]),
	.datac(\a~combout [1]),
	.datad(\Mult0|auto_generated|cs1a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[2] .lut_mask = "2788";
defparam \Mult0|auto_generated|le5a[2] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxv_lcell \Mult0|auto_generated|op_1~20 (
// Equation(s):
// \Mult0|auto_generated|op_1~20_combout  = \Mult0|auto_generated|le6a [0] $ (\Mult0|auto_generated|le5a [2] $ ((!(!\Mult0|auto_generated|op_1~7  & \Mult0|auto_generated|op_1~17 ) # (\Mult0|auto_generated|op_1~7  & \Mult0|auto_generated|op_1~17COUT1_126 ))))
// \Mult0|auto_generated|op_1~22  = CARRY((\Mult0|auto_generated|le6a [0] & ((\Mult0|auto_generated|le5a [2]) # (!\Mult0|auto_generated|op_1~17 ))) # (!\Mult0|auto_generated|le6a [0] & (\Mult0|auto_generated|le5a [2] & !\Mult0|auto_generated|op_1~17 )))
// \Mult0|auto_generated|op_1~22COUT1_128  = CARRY((\Mult0|auto_generated|le6a [0] & ((\Mult0|auto_generated|le5a [2]) # (!\Mult0|auto_generated|op_1~17COUT1_126 ))) # (!\Mult0|auto_generated|le6a [0] & (\Mult0|auto_generated|le5a [2] & 
// !\Mult0|auto_generated|op_1~17COUT1_126 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le6a [0]),
	.datab(\Mult0|auto_generated|le5a [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~7 ),
	.cin0(\Mult0|auto_generated|op_1~17 ),
	.cin1(\Mult0|auto_generated|op_1~17COUT1_126 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~22 ),
	.cout1(\Mult0|auto_generated|op_1~22COUT1_128 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~20 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~20 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~20 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~20 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_1~20 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~20 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~20 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxv_lcell \Mult0|auto_generated|op_5~30 (
// Equation(s):
// \Mult0|auto_generated|op_5~30_combout  = \Mult0|auto_generated|op_2~10_combout  $ (\Mult0|auto_generated|op_1~20_combout  $ ((!(!\Mult0|auto_generated|op_5~12  & \Mult0|auto_generated|op_5~27 ) # (\Mult0|auto_generated|op_5~12  & 
// \Mult0|auto_generated|op_5~27COUT1_150 ))))
// \Mult0|auto_generated|op_5~32  = CARRY((\Mult0|auto_generated|op_2~10_combout  & ((\Mult0|auto_generated|op_1~20_combout ) # (!\Mult0|auto_generated|op_5~27 ))) # (!\Mult0|auto_generated|op_2~10_combout  & (\Mult0|auto_generated|op_1~20_combout  & 
// !\Mult0|auto_generated|op_5~27 )))
// \Mult0|auto_generated|op_5~32COUT1_152  = CARRY((\Mult0|auto_generated|op_2~10_combout  & ((\Mult0|auto_generated|op_1~20_combout ) # (!\Mult0|auto_generated|op_5~27COUT1_150 ))) # (!\Mult0|auto_generated|op_2~10_combout  & 
// (\Mult0|auto_generated|op_1~20_combout  & !\Mult0|auto_generated|op_5~27COUT1_150 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_2~10_combout ),
	.datab(\Mult0|auto_generated|op_1~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~12 ),
	.cin0(\Mult0|auto_generated|op_5~27 ),
	.cin1(\Mult0|auto_generated|op_5~27COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~32 ),
	.cout1(\Mult0|auto_generated|op_5~32COUT1_152 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~30 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~30 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~30 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~30 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_5~30 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~30 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~30 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~30 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxv_lcell \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = (\cmd~combout [1] & (((\cmd~combout [0])))) # (!\cmd~combout [1] & ((\cmd~combout [0] & (!\Div0|auto_generated|divider|divider|selnose[9]~2_combout )) # (!\cmd~combout [0] & ((\Mult0|auto_generated|op_5~30_combout )))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|selnose[9]~2_combout ),
	.datab(\cmd~combout [1]),
	.datac(\Mult0|auto_generated|op_5~30_combout ),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = "dd30";
defparam \Mux9~3 .operation_mode = "normal";
defparam \Mux9~3 .output_mode = "comb_only";
defparam \Mux9~3 .register_cascade_mode = "off";
defparam \Mux9~3 .sum_lutc_input = "datac";
defparam \Mux9~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxv_lcell \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = (\cmd~combout [1] & ((\Mux9~3_combout  & ((\a~combout [7]))) # (!\Mux9~3_combout  & (\a~combout [5])))) # (!\cmd~combout [1] & (((\Mux9~3_combout ))))

	.clk(gnd),
	.dataa(\a~combout [5]),
	.datab(\cmd~combout [1]),
	.datac(\Mux9~3_combout ),
	.datad(\a~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~4 .lut_mask = "f838";
defparam \Mux9~4 .operation_mode = "normal";
defparam \Mux9~4 .output_mode = "comb_only";
defparam \Mux9~4 .register_cascade_mode = "off";
defparam \Mux9~4 .sum_lutc_input = "datac";
defparam \Mux9~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxv_lcell \Mux9~5 (
// Equation(s):
// \Mux9~5_combout  = (\cmd~combout [2] & (((\Mux9~4_combout ) # (\cmd~combout [3])))) # (!\cmd~combout [2] & (\Mux9~2_combout  & ((!\cmd~combout [3]))))

	.clk(gnd),
	.dataa(\Mux9~2_combout ),
	.datab(\Mux9~4_combout ),
	.datac(\cmd~combout [2]),
	.datad(\cmd~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~5 .lut_mask = "f0ca";
defparam \Mux9~5 .operation_mode = "normal";
defparam \Mux9~5 .output_mode = "comb_only";
defparam \Mux9~5 .register_cascade_mode = "off";
defparam \Mux9~5 .sum_lutc_input = "datac";
defparam \Mux9~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxv_lcell \out~5 (
// Equation(s):
// \out~5_combout  = (((\a~combout [6] & \b~combout [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\a~combout [6]),
	.datad(\b~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\out~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \out~5 .lut_mask = "f000";
defparam \out~5 .operation_mode = "normal";
defparam \out~5 .output_mode = "comb_only";
defparam \out~5 .register_cascade_mode = "off";
defparam \out~5 .sum_lutc_input = "datac";
defparam \out~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxv_lcell \Mux9~6 (
// Equation(s):
// \Mux9~6_combout  = (\Mux13~0_combout  & ((\Mux9~5_combout  & (\Mux9~0_combout )) # (!\Mux9~5_combout  & ((!\out~5_combout ))))) # (!\Mux13~0_combout  & (((\Mux9~5_combout ))))

	.clk(gnd),
	.dataa(\Mux13~0_combout ),
	.datab(\Mux9~0_combout ),
	.datac(\Mux9~5_combout ),
	.datad(\out~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~6 .lut_mask = "d0da";
defparam \Mux9~6 .operation_mode = "normal";
defparam \Mux9~6 .output_mode = "comb_only";
defparam \Mux9~6 .register_cascade_mode = "off";
defparam \Mux9~6 .sum_lutc_input = "datac";
defparam \Mux9~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxv_lcell \Add0~35 (
// Equation(s):
// \Add0~35_combout  = \a~combout [7] $ (\b~combout [7] $ (((!\Add0~22  & \Add0~32 ) # (\Add0~22  & \Add0~32COUT1_92 ))))
// \Add0~37  = CARRY((\a~combout [7] & (!\b~combout [7] & !\Add0~32 )) # (!\a~combout [7] & ((!\Add0~32 ) # (!\b~combout [7]))))
// \Add0~37COUT1_94  = CARRY((\a~combout [7] & (!\b~combout [7] & !\Add0~32COUT1_92 )) # (!\a~combout [7] & ((!\Add0~32COUT1_92 ) # (!\b~combout [7]))))

	.clk(gnd),
	.dataa(\a~combout [7]),
	.datab(\b~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~32 ),
	.cin1(\Add0~32COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~37 ),
	.cout1(\Add0~37COUT1_94 ));
// synopsys translate_off
defparam \Add0~35 .cin0_used = "true";
defparam \Add0~35 .cin1_used = "true";
defparam \Add0~35 .cin_used = "true";
defparam \Add0~35 .lut_mask = "9617";
defparam \Add0~35 .operation_mode = "arithmetic";
defparam \Add0~35 .output_mode = "comb_only";
defparam \Add0~35 .register_cascade_mode = "off";
defparam \Add0~35 .sum_lutc_input = "cin";
defparam \Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxv_lcell \Add1~35 (
// Equation(s):
// \Add1~35_combout  = (\a~combout [7] $ (((!\Add1~22  & \Add1~32 ) # (\Add1~22  & \Add1~32COUT1_92 ))))
// \Add1~37  = CARRY(((!\Add1~32 ) # (!\a~combout [7])))
// \Add1~37COUT1_94  = CARRY(((!\Add1~32COUT1_92 ) # (!\a~combout [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~22 ),
	.cin0(\Add1~32 ),
	.cin1(\Add1~32COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~37 ),
	.cout1(\Add1~37COUT1_94 ));
// synopsys translate_off
defparam \Add1~35 .cin0_used = "true";
defparam \Add1~35 .cin1_used = "true";
defparam \Add1~35 .cin_used = "true";
defparam \Add1~35 .lut_mask = "3c3f";
defparam \Add1~35 .operation_mode = "arithmetic";
defparam \Add1~35 .output_mode = "comb_only";
defparam \Add1~35 .register_cascade_mode = "off";
defparam \Add1~35 .sum_lutc_input = "cin";
defparam \Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxv_lcell \Mux15~19 (
// Equation(s):
// \Mux15~19_combout  = ((\cmd~combout [0] & ((\Add1~35_combout ))) # (!\cmd~combout [0] & (\Add0~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add0~35_combout ),
	.datac(\Add1~35_combout ),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~19 .lut_mask = "f0cc";
defparam \Mux15~19 .operation_mode = "normal";
defparam \Mux15~19 .output_mode = "comb_only";
defparam \Mux15~19 .register_cascade_mode = "off";
defparam \Mux15~19 .sum_lutc_input = "datac";
defparam \Mux15~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxv_lcell \Add2~35 (
// Equation(s):
// \Add2~35_combout  = \a~combout [7] $ (\b~combout [7] $ ((!(!\Add2~22  & \Add2~32 ) # (\Add2~22  & \Add2~32COUT1_92 ))))
// \Add2~37  = CARRY((\a~combout [7] & (\b~combout [7] & !\Add2~32 )) # (!\a~combout [7] & ((\b~combout [7]) # (!\Add2~32 ))))
// \Add2~37COUT1_94  = CARRY((\a~combout [7] & (\b~combout [7] & !\Add2~32COUT1_92 )) # (!\a~combout [7] & ((\b~combout [7]) # (!\Add2~32COUT1_92 ))))

	.clk(gnd),
	.dataa(\a~combout [7]),
	.datab(\b~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~22 ),
	.cin0(\Add2~32 ),
	.cin1(\Add2~32COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~37 ),
	.cout1(\Add2~37COUT1_94 ));
// synopsys translate_off
defparam \Add2~35 .cin0_used = "true";
defparam \Add2~35 .cin1_used = "true";
defparam \Add2~35 .cin_used = "true";
defparam \Add2~35 .lut_mask = "694d";
defparam \Add2~35 .operation_mode = "arithmetic";
defparam \Add2~35 .output_mode = "comb_only";
defparam \Add2~35 .register_cascade_mode = "off";
defparam \Add2~35 .sum_lutc_input = "cin";
defparam \Add2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxv_lcell \Add3~35 (
// Equation(s):
// \Add3~35_combout  = \a~combout [7] $ ((((!(!\Add3~22  & \Add3~32 ) # (\Add3~22  & \Add3~32COUT1_92 )))))
// \Add3~37  = CARRY((!\a~combout [7] & ((!\Add3~32 ))))
// \Add3~37COUT1_94  = CARRY((!\a~combout [7] & ((!\Add3~32COUT1_92 ))))

	.clk(gnd),
	.dataa(\a~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~22 ),
	.cin0(\Add3~32 ),
	.cin1(\Add3~32COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~37 ),
	.cout1(\Add3~37COUT1_94 ));
// synopsys translate_off
defparam \Add3~35 .cin0_used = "true";
defparam \Add3~35 .cin1_used = "true";
defparam \Add3~35 .cin_used = "true";
defparam \Add3~35 .lut_mask = "a505";
defparam \Add3~35 .operation_mode = "arithmetic";
defparam \Add3~35 .output_mode = "comb_only";
defparam \Add3~35 .register_cascade_mode = "off";
defparam \Add3~35 .sum_lutc_input = "cin";
defparam \Add3~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxv_lcell \Mux15~18 (
// Equation(s):
// \Mux15~18_combout  = ((\cmd~combout [0] & ((\Add3~35_combout ))) # (!\cmd~combout [0] & (\Add2~35_combout )))

	.clk(gnd),
	.dataa(\Add2~35_combout ),
	.datab(vcc),
	.datac(\cmd~combout [0]),
	.datad(\Add3~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~18 .lut_mask = "fa0a";
defparam \Mux15~18 .operation_mode = "normal";
defparam \Mux15~18 .output_mode = "comb_only";
defparam \Mux15~18 .register_cascade_mode = "off";
defparam \Mux15~18 .sum_lutc_input = "datac";
defparam \Mux15~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxv_lcell \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = (\cmd~combout [2] & (((\cmd~combout [1])))) # (!\cmd~combout [2] & ((\cmd~combout [1] & ((\Mux15~18_combout ))) # (!\cmd~combout [1] & (\Mux15~19_combout ))))

	.clk(gnd),
	.dataa(\Mux15~19_combout ),
	.datab(\cmd~combout [2]),
	.datac(\Mux15~18_combout ),
	.datad(\cmd~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = "fc22";
defparam \Mux8~2 .operation_mode = "normal";
defparam \Mux8~2 .output_mode = "comb_only";
defparam \Mux8~2 .register_cascade_mode = "off";
defparam \Mux8~2 .sum_lutc_input = "datac";
defparam \Mux8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxv_lcell \Mux15~20 (
// Equation(s):
// \Mux15~20_combout  = (!\cmd~combout [0] & (((\a~combout [6]))))

	.clk(gnd),
	.dataa(\cmd~combout [0]),
	.datab(vcc),
	.datac(\a~combout [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~20 .lut_mask = "5050";
defparam \Mux15~20 .operation_mode = "normal";
defparam \Mux15~20 .output_mode = "comb_only";
defparam \Mux15~20 .register_cascade_mode = "off";
defparam \Mux15~20 .sum_lutc_input = "datac";
defparam \Mux15~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxv_lcell \Mult0|auto_generated|le4a[5] (
// Equation(s):
// \Mult0|auto_generated|le4a [5] = LCELL((\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] $ ((\a~combout [5])))) # (!\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] & ((!\a~combout [4])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [1]),
	.datab(\Mult0|auto_generated|cs1a [1]),
	.datac(\a~combout [5]),
	.datad(\a~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[5] .lut_mask = "286c";
defparam \Mult0|auto_generated|le4a[5] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[5] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[5] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxv_lcell \Mult0|auto_generated|le3a[7] (
// Equation(s):
// \Mult0|auto_generated|le3a [7] = LCELL((\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] $ (((\a~combout [7]))))) # (!\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] & (!\a~combout [6]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [0]),
	.datab(\a~combout [6]),
	.datac(\a~combout [7]),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[7] .lut_mask = "5a22";
defparam \Mult0|auto_generated|le3a[7] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[7] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[7] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[7] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxv_lcell \Mult0|auto_generated|add20_result[0]~0 (
// Equation(s):
// \Mult0|auto_generated|add20_result[0]~0_combout  = \Mult0|auto_generated|le4a [5] $ ((\Mult0|auto_generated|le3a [7]))
// \Mult0|auto_generated|add20_result[0]~2  = CARRY((\Mult0|auto_generated|le4a [5] & (\Mult0|auto_generated|le3a [7])))
// \Mult0|auto_generated|add20_result[0]~2COUT1_62  = CARRY((\Mult0|auto_generated|le4a [5] & (\Mult0|auto_generated|le3a [7])))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le4a [5]),
	.datab(\Mult0|auto_generated|le3a [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|add20_result[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|add20_result[0]~2 ),
	.cout1(\Mult0|auto_generated|add20_result[0]~2COUT1_62 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add20_result[0]~0 .lut_mask = "6688";
defparam \Mult0|auto_generated|add20_result[0]~0 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|add20_result[0]~0 .output_mode = "comb_only";
defparam \Mult0|auto_generated|add20_result[0]~0 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|add20_result[0]~0 .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|add20_result[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxv_lcell \Mult0|auto_generated|le7a[0] (
// Equation(s):
// \Mult0|auto_generated|le7a [0] = LCELL((((\a~combout [0] & \b~combout [7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\a~combout [0]),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le7a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le7a[0] .lut_mask = "f000";
defparam \Mult0|auto_generated|le7a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le7a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le7a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le7a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le7a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxv_lcell \Mult0|auto_generated|op_1~25 (
// Equation(s):
// \Mult0|auto_generated|op_1~25_combout  = \Mult0|auto_generated|add20_result[0]~0_combout  $ (\Mult0|auto_generated|le7a [0] $ (((!\Mult0|auto_generated|op_1~7  & \Mult0|auto_generated|op_1~22 ) # (\Mult0|auto_generated|op_1~7  & 
// \Mult0|auto_generated|op_1~22COUT1_128 ))))
// \Mult0|auto_generated|op_1~27  = CARRY((\Mult0|auto_generated|add20_result[0]~0_combout  & (!\Mult0|auto_generated|le7a [0] & !\Mult0|auto_generated|op_1~22 )) # (!\Mult0|auto_generated|add20_result[0]~0_combout  & ((!\Mult0|auto_generated|op_1~22 ) # 
// (!\Mult0|auto_generated|le7a [0]))))
// \Mult0|auto_generated|op_1~27COUT1_130  = CARRY((\Mult0|auto_generated|add20_result[0]~0_combout  & (!\Mult0|auto_generated|le7a [0] & !\Mult0|auto_generated|op_1~22COUT1_128 )) # (!\Mult0|auto_generated|add20_result[0]~0_combout  & 
// ((!\Mult0|auto_generated|op_1~22COUT1_128 ) # (!\Mult0|auto_generated|le7a [0]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|add20_result[0]~0_combout ),
	.datab(\Mult0|auto_generated|le7a [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~7 ),
	.cin0(\Mult0|auto_generated|op_1~22 ),
	.cin1(\Mult0|auto_generated|op_1~22COUT1_128 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~27 ),
	.cout1(\Mult0|auto_generated|op_1~27COUT1_130 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~25 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~25 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~25 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~25 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_1~25 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~25 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~25 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~25 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \Mult0|auto_generated|cs1a[3] (
// Equation(s):
// \Mult0|auto_generated|cs1a [3] = (((\Mult0|auto_generated|cs1a[2]~COUT  & \b~combout [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs1a[2]~COUT ),
	.cin1(\Mult0|auto_generated|cs1a[2]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs1a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|cs1a[3] .cin0_used = "true";
defparam \Mult0|auto_generated|cs1a[3] .cin1_used = "true";
defparam \Mult0|auto_generated|cs1a[3] .lut_mask = "f000";
defparam \Mult0|auto_generated|cs1a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|cs1a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs1a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs1a[3] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs1a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxv_lcell \Mult0|auto_generated|le6a[1] (
// Equation(s):
// \Mult0|auto_generated|le6a [1] = LCELL((\Mult0|auto_generated|cs1a [3] & ((\a~combout [0]) # ((\a~combout [1] & \Mult0|auto_generated|cs2a [3])))) # (!\Mult0|auto_generated|cs1a [3] & (\a~combout [1] & ((\Mult0|auto_generated|cs2a [3])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [3]),
	.datab(\a~combout [1]),
	.datac(\a~combout [0]),
	.datad(\Mult0|auto_generated|cs2a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le6a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le6a[1] .lut_mask = "eca0";
defparam \Mult0|auto_generated|le6a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le6a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le6a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le6a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le6a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxv_lcell \Mult0|auto_generated|le5a[3] (
// Equation(s):
// \Mult0|auto_generated|le5a [3] = LCELL((\Mult0|auto_generated|cs2a [2] & (\a~combout [3] $ (((\Mult0|auto_generated|cs1a [2]))))) # (!\Mult0|auto_generated|cs2a [2] & (((!\a~combout [2] & \Mult0|auto_generated|cs1a [2])))))

	.clk(gnd),
	.dataa(\a~combout [3]),
	.datab(\Mult0|auto_generated|cs2a [2]),
	.datac(\a~combout [2]),
	.datad(\Mult0|auto_generated|cs1a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[3] .lut_mask = "4788";
defparam \Mult0|auto_generated|le5a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxv_lcell \Mult0|auto_generated|op_2~15 (
// Equation(s):
// \Mult0|auto_generated|op_2~15_combout  = \Mult0|auto_generated|le6a [1] $ (\Mult0|auto_generated|le5a [3] $ (((!\Mult0|auto_generated|op_2~2  & \Mult0|auto_generated|op_2~12 ) # (\Mult0|auto_generated|op_2~2  & \Mult0|auto_generated|op_2~12COUT1_104 ))))
// \Mult0|auto_generated|op_2~17  = CARRY((\Mult0|auto_generated|le6a [1] & (!\Mult0|auto_generated|le5a [3] & !\Mult0|auto_generated|op_2~12 )) # (!\Mult0|auto_generated|le6a [1] & ((!\Mult0|auto_generated|op_2~12 ) # (!\Mult0|auto_generated|le5a [3]))))
// \Mult0|auto_generated|op_2~17COUT1_106  = CARRY((\Mult0|auto_generated|le6a [1] & (!\Mult0|auto_generated|le5a [3] & !\Mult0|auto_generated|op_2~12COUT1_104 )) # (!\Mult0|auto_generated|le6a [1] & ((!\Mult0|auto_generated|op_2~12COUT1_104 ) # 
// (!\Mult0|auto_generated|le5a [3]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le6a [1]),
	.datab(\Mult0|auto_generated|le5a [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_2~2 ),
	.cin0(\Mult0|auto_generated|op_2~12 ),
	.cin1(\Mult0|auto_generated|op_2~12COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_2~17 ),
	.cout1(\Mult0|auto_generated|op_2~17COUT1_106 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~15 .cin0_used = "true";
defparam \Mult0|auto_generated|op_2~15 .cin1_used = "true";
defparam \Mult0|auto_generated|op_2~15 .cin_used = "true";
defparam \Mult0|auto_generated|op_2~15 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_2~15 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~15 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~15 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~15 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxv_lcell \Mult0|auto_generated|op_5~35 (
// Equation(s):
// \Mult0|auto_generated|op_5~35_combout  = \Mult0|auto_generated|op_1~25_combout  $ (\Mult0|auto_generated|op_2~15_combout  $ (((!\Mult0|auto_generated|op_5~12  & \Mult0|auto_generated|op_5~32 ) # (\Mult0|auto_generated|op_5~12  & 
// \Mult0|auto_generated|op_5~32COUT1_152 ))))
// \Mult0|auto_generated|op_5~37  = CARRY((\Mult0|auto_generated|op_1~25_combout  & (!\Mult0|auto_generated|op_2~15_combout  & !\Mult0|auto_generated|op_5~32COUT1_152 )) # (!\Mult0|auto_generated|op_1~25_combout  & ((!\Mult0|auto_generated|op_5~32COUT1_152 ) 
// # (!\Mult0|auto_generated|op_2~15_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_1~25_combout ),
	.datab(\Mult0|auto_generated|op_2~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~12 ),
	.cin0(\Mult0|auto_generated|op_5~32 ),
	.cin1(\Mult0|auto_generated|op_5~32COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~35_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|op_5~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~35 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~35 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~35 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~35 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_5~35 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~35 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~35 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~35 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxv_lcell \Mux15~16 (
// Equation(s):
// \Mux15~16_combout  = (!\b~combout [1] & (\cmd~combout [0] & ((\a~combout [7]) # (!\b~combout [0]))))

	.clk(gnd),
	.dataa(\b~combout [0]),
	.datab(\b~combout [1]),
	.datac(\cmd~combout [0]),
	.datad(\a~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~16 .lut_mask = "3010";
defparam \Mux15~16 .operation_mode = "normal";
defparam \Mux15~16 .output_mode = "comb_only";
defparam \Mux15~16 .register_cascade_mode = "off";
defparam \Mux15~16 .sum_lutc_input = "datac";
defparam \Mux15~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxv_lcell \Mux15~17 (
// Equation(s):
// \Mux15~17_combout  = (\cmd~combout [0] & (((\Mux15~16_combout  & \Mux15~4_combout )))) # (!\cmd~combout [0] & ((\Mult0|auto_generated|op_5~35_combout ) # ((\Mux15~16_combout  & \Mux15~4_combout ))))

	.clk(gnd),
	.dataa(\cmd~combout [0]),
	.datab(\Mult0|auto_generated|op_5~35_combout ),
	.datac(\Mux15~16_combout ),
	.datad(\Mux15~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~17 .lut_mask = "f444";
defparam \Mux15~17 .operation_mode = "normal";
defparam \Mux15~17 .output_mode = "comb_only";
defparam \Mux15~17 .register_cascade_mode = "off";
defparam \Mux15~17 .sum_lutc_input = "datac";
defparam \Mux15~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxv_lcell \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = (\Mux8~2_combout  & (((\Mux15~20_combout )) # (!\cmd~combout [2]))) # (!\Mux8~2_combout  & (\cmd~combout [2] & ((\Mux15~17_combout ))))

	.clk(gnd),
	.dataa(\Mux8~2_combout ),
	.datab(\cmd~combout [2]),
	.datac(\Mux15~20_combout ),
	.datad(\Mux15~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~3 .lut_mask = "e6a2";
defparam \Mux8~3 .operation_mode = "normal";
defparam \Mux8~3 .output_mode = "comb_only";
defparam \Mux8~3 .register_cascade_mode = "off";
defparam \Mux8~3 .sum_lutc_input = "datac";
defparam \Mux8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxv_lcell \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ((!\cmd~combout [2] & (\cmd~combout [0] & \cmd~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cmd~combout [2]),
	.datac(\cmd~combout [0]),
	.datad(\cmd~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = "3000";
defparam \Mux7~0 .operation_mode = "normal";
defparam \Mux7~0 .output_mode = "comb_only";
defparam \Mux7~0 .register_cascade_mode = "off";
defparam \Mux7~0 .sum_lutc_input = "datac";
defparam \Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxv_lcell \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\b~combout [7] & ((\cmd~combout [1] & ((\a~combout [7]))) # (!\cmd~combout [1] & (\cmd~combout [0] & !\a~combout [7])))) # (!\b~combout [7] & (\cmd~combout [0] $ (((!\a~combout [7])))))

	.clk(gnd),
	.dataa(\cmd~combout [0]),
	.datab(\cmd~combout [1]),
	.datac(\a~combout [7]),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = "c2a5";
defparam \Mux8~0 .operation_mode = "normal";
defparam \Mux8~0 .output_mode = "comb_only";
defparam \Mux8~0 .register_cascade_mode = "off";
defparam \Mux8~0 .sum_lutc_input = "datac";
defparam \Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxv_lcell \Mult0|auto_generated|le7a[7] (
// Equation(s):
// \Mult0|auto_generated|le7a [7] = LCELL((((\a~combout [7] & \b~combout [7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\a~combout [7]),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le7a [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le7a[7] .lut_mask = "f000";
defparam \Mult0|auto_generated|le7a[7] .operation_mode = "normal";
defparam \Mult0|auto_generated|le7a[7] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le7a[7] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le7a[7] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le7a[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxv_lcell \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\Mux7~0_combout  & (((\Mux8~0_combout  & \cmd~combout [2])) # (!\Mult0|auto_generated|le7a [7]))) # (!\Mux7~0_combout  & (\Mux8~0_combout  & ((\cmd~combout [2]))))

	.clk(gnd),
	.dataa(\Mux7~0_combout ),
	.datab(\Mux8~0_combout ),
	.datac(\Mult0|auto_generated|le7a [7]),
	.datad(\cmd~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = "ce0a";
defparam \Mux8~1 .operation_mode = "normal";
defparam \Mux8~1 .output_mode = "comb_only";
defparam \Mux8~1 .register_cascade_mode = "off";
defparam \Mux8~1 .sum_lutc_input = "datac";
defparam \Mux8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxv_lcell \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = ((\cmd~combout [3] & ((\Mux8~1_combout ))) # (!\cmd~combout [3] & (\Mux8~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux8~3_combout ),
	.datac(\cmd~combout [3]),
	.datad(\Mux8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~4 .lut_mask = "fc0c";
defparam \Mux8~4 .operation_mode = "normal";
defparam \Mux8~4 .output_mode = "comb_only";
defparam \Mux8~4 .register_cascade_mode = "off";
defparam \Mux8~4 .sum_lutc_input = "datac";
defparam \Mux8~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxv_lcell \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (((\cmd~combout [2] & !\cmd~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd~combout [2]),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = "00f0";
defparam \Mux6~0 .operation_mode = "normal";
defparam \Mux6~0 .output_mode = "comb_only";
defparam \Mux6~0 .register_cascade_mode = "off";
defparam \Mux6~0 .sum_lutc_input = "datac";
defparam \Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxv_lcell \Add3~40 (
// Equation(s):
// \Add3~40_combout  = ((((!\Add3~22  & \Add3~37 ) # (\Add3~22  & \Add3~37COUT1_94 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~22 ),
	.cin0(\Add3~37 ),
	.cin1(\Add3~37COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~40 .cin0_used = "true";
defparam \Add3~40 .cin1_used = "true";
defparam \Add3~40 .cin_used = "true";
defparam \Add3~40 .lut_mask = "f0f0";
defparam \Add3~40 .operation_mode = "normal";
defparam \Add3~40 .output_mode = "comb_only";
defparam \Add3~40 .register_cascade_mode = "off";
defparam \Add3~40 .sum_lutc_input = "cin";
defparam \Add3~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxv_lcell \Add1~40 (
// Equation(s):
// \Add1~40_combout  = (((!(!\Add1~22  & \Add1~37 ) # (\Add1~22  & \Add1~37COUT1_94 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~22 ),
	.cin0(\Add1~37 ),
	.cin1(\Add1~37COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~40 .cin0_used = "true";
defparam \Add1~40 .cin1_used = "true";
defparam \Add1~40 .cin_used = "true";
defparam \Add1~40 .lut_mask = "0f0f";
defparam \Add1~40 .operation_mode = "normal";
defparam \Add1~40 .output_mode = "comb_only";
defparam \Add1~40 .register_cascade_mode = "off";
defparam \Add1~40 .sum_lutc_input = "cin";
defparam \Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxv_lcell \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\cmd~combout [0] & ((\cmd~combout [1] & (\Add3~40_combout )) # (!\cmd~combout [1] & ((\Add1~40_combout )))))

	.clk(gnd),
	.dataa(\Add3~40_combout ),
	.datab(\Add1~40_combout ),
	.datac(\cmd~combout [1]),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = "ac00";
defparam \Mux7~2 .operation_mode = "normal";
defparam \Mux7~2 .output_mode = "comb_only";
defparam \Mux7~2 .register_cascade_mode = "off";
defparam \Mux7~2 .sum_lutc_input = "datac";
defparam \Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxv_lcell \Mult0|auto_generated|le7a[1] (
// Equation(s):
// \Mult0|auto_generated|le7a [1] = LCELL(((\a~combout [1] & ((\b~combout [7])))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [1]),
	.datac(vcc),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le7a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le7a[1] .lut_mask = "cc00";
defparam \Mult0|auto_generated|le7a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le7a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le7a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le7a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le7a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxv_lcell \Mult0|auto_generated|le3a[8] (
// Equation(s):
// \Mult0|auto_generated|le3a [8] = LCELL((\Mult0|auto_generated|cs1a [0] & (((\Mult0|auto_generated|cs2a [0]) # (!\a~combout [7])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [0]),
	.datab(vcc),
	.datac(\a~combout [7]),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[8] .lut_mask = "aa0a";
defparam \Mult0|auto_generated|le3a[8] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[8] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[8] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[8] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxv_lcell \Mult0|auto_generated|le4a[6] (
// Equation(s):
// \Mult0|auto_generated|le4a [6] = LCELL((\Mult0|auto_generated|cs2a [1] & ((\Mult0|auto_generated|cs1a [1] $ (\a~combout [6])))) # (!\Mult0|auto_generated|cs2a [1] & (!\a~combout [5] & (\Mult0|auto_generated|cs1a [1]))))

	.clk(gnd),
	.dataa(\a~combout [5]),
	.datab(\Mult0|auto_generated|cs1a [1]),
	.datac(\a~combout [6]),
	.datad(\Mult0|auto_generated|cs2a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[6] .lut_mask = "3c44";
defparam \Mult0|auto_generated|le4a[6] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[6] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[6] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[6] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxv_lcell \Mult0|auto_generated|add20_result[1]~5 (
// Equation(s):
// \Mult0|auto_generated|add20_result[1]~5_combout  = \Mult0|auto_generated|le3a [8] $ (\Mult0|auto_generated|le4a [6] $ ((\Mult0|auto_generated|add20_result[0]~2 )))
// \Mult0|auto_generated|add20_result[1]~7  = CARRY((\Mult0|auto_generated|le3a [8] & (!\Mult0|auto_generated|le4a [6] & !\Mult0|auto_generated|add20_result[0]~2 )) # (!\Mult0|auto_generated|le3a [8] & ((!\Mult0|auto_generated|add20_result[0]~2 ) # 
// (!\Mult0|auto_generated|le4a [6]))))
// \Mult0|auto_generated|add20_result[1]~7COUT1_64  = CARRY((\Mult0|auto_generated|le3a [8] & (!\Mult0|auto_generated|le4a [6] & !\Mult0|auto_generated|add20_result[0]~2COUT1_62 )) # (!\Mult0|auto_generated|le3a [8] & 
// ((!\Mult0|auto_generated|add20_result[0]~2COUT1_62 ) # (!\Mult0|auto_generated|le4a [6]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [8]),
	.datab(\Mult0|auto_generated|le4a [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|add20_result[0]~2 ),
	.cin1(\Mult0|auto_generated|add20_result[0]~2COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|add20_result[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|add20_result[1]~7 ),
	.cout1(\Mult0|auto_generated|add20_result[1]~7COUT1_64 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add20_result[1]~5 .cin0_used = "true";
defparam \Mult0|auto_generated|add20_result[1]~5 .cin1_used = "true";
defparam \Mult0|auto_generated|add20_result[1]~5 .lut_mask = "9617";
defparam \Mult0|auto_generated|add20_result[1]~5 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|add20_result[1]~5 .output_mode = "comb_only";
defparam \Mult0|auto_generated|add20_result[1]~5 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|add20_result[1]~5 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|add20_result[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxv_lcell \Mult0|auto_generated|op_1~30 (
// Equation(s):
// \Mult0|auto_generated|op_1~30_combout  = \Mult0|auto_generated|le7a [1] $ (\Mult0|auto_generated|add20_result[1]~5_combout  $ ((!(!\Mult0|auto_generated|op_1~7  & \Mult0|auto_generated|op_1~27 ) # (\Mult0|auto_generated|op_1~7  & 
// \Mult0|auto_generated|op_1~27COUT1_130 ))))
// \Mult0|auto_generated|op_1~32  = CARRY((\Mult0|auto_generated|le7a [1] & ((\Mult0|auto_generated|add20_result[1]~5_combout ) # (!\Mult0|auto_generated|op_1~27COUT1_130 ))) # (!\Mult0|auto_generated|le7a [1] & 
// (\Mult0|auto_generated|add20_result[1]~5_combout  & !\Mult0|auto_generated|op_1~27COUT1_130 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le7a [1]),
	.datab(\Mult0|auto_generated|add20_result[1]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~7 ),
	.cin0(\Mult0|auto_generated|op_1~27 ),
	.cin1(\Mult0|auto_generated|op_1~27COUT1_130 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~30_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|op_1~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~30 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~30 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~30 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~30 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_1~30 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~30 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~30 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxv_lcell \Mult0|auto_generated|le5a[4] (
// Equation(s):
// \Mult0|auto_generated|le5a [4] = LCELL((\Mult0|auto_generated|cs2a [2] & (\Mult0|auto_generated|cs1a [2] $ (((\a~combout [4]))))) # (!\Mult0|auto_generated|cs2a [2] & (\Mult0|auto_generated|cs1a [2] & (!\a~combout [3]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [2]),
	.datab(\Mult0|auto_generated|cs2a [2]),
	.datac(\a~combout [3]),
	.datad(\a~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[4] .lut_mask = "468a";
defparam \Mult0|auto_generated|le5a[4] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[4] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[4] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[4] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxv_lcell \Mult0|auto_generated|le6a[2] (
// Equation(s):
// \Mult0|auto_generated|le6a [2] = LCELL((\Mult0|auto_generated|cs1a [3] & ((\a~combout [1]) # ((\a~combout [2] & \Mult0|auto_generated|cs2a [3])))) # (!\Mult0|auto_generated|cs1a [3] & (((\a~combout [2] & \Mult0|auto_generated|cs2a [3])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [3]),
	.datab(\a~combout [1]),
	.datac(\a~combout [2]),
	.datad(\Mult0|auto_generated|cs2a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le6a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le6a[2] .lut_mask = "f888";
defparam \Mult0|auto_generated|le6a[2] .operation_mode = "normal";
defparam \Mult0|auto_generated|le6a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le6a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le6a[2] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le6a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxv_lcell \Mult0|auto_generated|op_2~20 (
// Equation(s):
// \Mult0|auto_generated|op_2~20_combout  = \Mult0|auto_generated|le5a [4] $ (\Mult0|auto_generated|le6a [2] $ ((!(!\Mult0|auto_generated|op_2~2  & \Mult0|auto_generated|op_2~17 ) # (\Mult0|auto_generated|op_2~2  & \Mult0|auto_generated|op_2~17COUT1_106 ))))
// \Mult0|auto_generated|op_2~22  = CARRY((\Mult0|auto_generated|le5a [4] & ((\Mult0|auto_generated|le6a [2]) # (!\Mult0|auto_generated|op_2~17 ))) # (!\Mult0|auto_generated|le5a [4] & (\Mult0|auto_generated|le6a [2] & !\Mult0|auto_generated|op_2~17 )))
// \Mult0|auto_generated|op_2~22COUT1_108  = CARRY((\Mult0|auto_generated|le5a [4] & ((\Mult0|auto_generated|le6a [2]) # (!\Mult0|auto_generated|op_2~17COUT1_106 ))) # (!\Mult0|auto_generated|le5a [4] & (\Mult0|auto_generated|le6a [2] & 
// !\Mult0|auto_generated|op_2~17COUT1_106 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le5a [4]),
	.datab(\Mult0|auto_generated|le6a [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_2~2 ),
	.cin0(\Mult0|auto_generated|op_2~17 ),
	.cin1(\Mult0|auto_generated|op_2~17COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_2~22 ),
	.cout1(\Mult0|auto_generated|op_2~22COUT1_108 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~20 .cin0_used = "true";
defparam \Mult0|auto_generated|op_2~20 .cin1_used = "true";
defparam \Mult0|auto_generated|op_2~20 .cin_used = "true";
defparam \Mult0|auto_generated|op_2~20 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_2~20 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~20 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~20 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~20 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxv_lcell \Mult0|auto_generated|op_5~40 (
// Equation(s):
// \Mult0|auto_generated|op_5~40_combout  = \Mult0|auto_generated|op_1~30_combout  $ (\Mult0|auto_generated|op_2~20_combout  $ ((!\Mult0|auto_generated|op_5~37 )))
// \Mult0|auto_generated|op_5~42  = CARRY((\Mult0|auto_generated|op_1~30_combout  & ((\Mult0|auto_generated|op_2~20_combout ) # (!\Mult0|auto_generated|op_5~37 ))) # (!\Mult0|auto_generated|op_1~30_combout  & (\Mult0|auto_generated|op_2~20_combout  & 
// !\Mult0|auto_generated|op_5~37 )))
// \Mult0|auto_generated|op_5~42COUT1_154  = CARRY((\Mult0|auto_generated|op_1~30_combout  & ((\Mult0|auto_generated|op_2~20_combout ) # (!\Mult0|auto_generated|op_5~37 ))) # (!\Mult0|auto_generated|op_1~30_combout  & (\Mult0|auto_generated|op_2~20_combout  
// & !\Mult0|auto_generated|op_5~37 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_1~30_combout ),
	.datab(\Mult0|auto_generated|op_2~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~42 ),
	.cout1(\Mult0|auto_generated|op_5~42COUT1_154 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~40 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~40 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_5~40 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~40 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~40 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~40 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxv_lcell \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux6~0_combout  & ((\cmd~combout [1] & ((\a~combout [7]))) # (!\cmd~combout [1] & (\Mult0|auto_generated|op_5~40_combout ))))

	.clk(gnd),
	.dataa(\Mux6~0_combout ),
	.datab(\Mult0|auto_generated|op_5~40_combout ),
	.datac(\cmd~combout [1]),
	.datad(\a~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = "a808";
defparam \Mux7~1 .operation_mode = "normal";
defparam \Mux7~1 .output_mode = "comb_only";
defparam \Mux7~1 .register_cascade_mode = "off";
defparam \Mux7~1 .sum_lutc_input = "datac";
defparam \Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxv_lcell \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (((!(!\Add0~22  & \Add0~37 ) # (\Add0~22  & \Add0~37COUT1_94 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~37 ),
	.cin1(\Add0~37COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~40 .cin0_used = "true";
defparam \Add0~40 .cin1_used = "true";
defparam \Add0~40 .cin_used = "true";
defparam \Add0~40 .lut_mask = "0f0f";
defparam \Add0~40 .operation_mode = "normal";
defparam \Add0~40 .output_mode = "comb_only";
defparam \Add0~40 .register_cascade_mode = "off";
defparam \Add0~40 .sum_lutc_input = "cin";
defparam \Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxv_lcell \Add2~40 (
// Equation(s):
// \Add2~40_combout  = ((((!\Add2~22  & \Add2~37 ) # (\Add2~22  & \Add2~37COUT1_94 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~22 ),
	.cin0(\Add2~37 ),
	.cin1(\Add2~37COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~40 .cin0_used = "true";
defparam \Add2~40 .cin1_used = "true";
defparam \Add2~40 .cin_used = "true";
defparam \Add2~40 .lut_mask = "f0f0";
defparam \Add2~40 .operation_mode = "normal";
defparam \Add2~40 .output_mode = "comb_only";
defparam \Add2~40 .register_cascade_mode = "off";
defparam \Add2~40 .sum_lutc_input = "cin";
defparam \Add2~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxv_lcell \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (!\cmd~combout [0] & ((\cmd~combout [1] & ((\Add2~40_combout ))) # (!\cmd~combout [1] & (\Add0~40_combout ))))

	.clk(gnd),
	.dataa(\cmd~combout [1]),
	.datab(\Add0~40_combout ),
	.datac(\Add2~40_combout ),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = "00e4";
defparam \Mux7~3 .operation_mode = "normal";
defparam \Mux7~3 .output_mode = "comb_only";
defparam \Mux7~3 .register_cascade_mode = "off";
defparam \Mux7~3 .sum_lutc_input = "datac";
defparam \Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxv_lcell \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = (\Mux7~1_combout ) # ((!\cmd~combout [2] & ((\Mux7~2_combout ) # (\Mux7~3_combout ))))

	.clk(gnd),
	.dataa(\Mux7~2_combout ),
	.datab(\Mux7~1_combout ),
	.datac(\cmd~combout [2]),
	.datad(\Mux7~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~4 .lut_mask = "cfce";
defparam \Mux7~4 .operation_mode = "normal";
defparam \Mux7~4 .output_mode = "comb_only";
defparam \Mux7~4 .register_cascade_mode = "off";
defparam \Mux7~4 .sum_lutc_input = "datac";
defparam \Mux7~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxv_lcell \Mux7~5 (
// Equation(s):
// \Mux7~5_combout  = (\cmd~combout [3] & ((\Mux6~0_combout ) # ((\Mux7~0_combout )))) # (!\cmd~combout [3] & (((\Mux7~4_combout ))))

	.clk(gnd),
	.dataa(\Mux6~0_combout ),
	.datab(\Mux7~0_combout ),
	.datac(\Mux7~4_combout ),
	.datad(\cmd~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~5 .lut_mask = "eef0";
defparam \Mux7~5 .operation_mode = "normal";
defparam \Mux7~5 .output_mode = "comb_only";
defparam \Mux7~5 .register_cascade_mode = "off";
defparam \Mux7~5 .sum_lutc_input = "datac";
defparam \Mux7~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxv_lcell \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (!\cmd~combout [3] & ((\cmd~combout [1] & (!\cmd~combout [2])) # (!\cmd~combout [1] & (\cmd~combout [2] & !\cmd~combout [0]))))

	.clk(gnd),
	.dataa(\cmd~combout [1]),
	.datab(\cmd~combout [3]),
	.datac(\cmd~combout [2]),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = "0212";
defparam \Mux6~1 .operation_mode = "normal";
defparam \Mux6~1 .output_mode = "comb_only";
defparam \Mux6~1 .register_cascade_mode = "off";
defparam \Mux6~1 .sum_lutc_input = "datac";
defparam \Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxv_lcell \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = ((\cmd~combout [0] & (\Add3~40_combout )) # (!\cmd~combout [0] & ((\Add2~40_combout ))))

	.clk(gnd),
	.dataa(\Add3~40_combout ),
	.datab(vcc),
	.datac(\Add2~40_combout ),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = "aaf0";
defparam \Mux6~2 .operation_mode = "normal";
defparam \Mux6~2 .output_mode = "comb_only";
defparam \Mux6~2 .register_cascade_mode = "off";
defparam \Mux6~2 .sum_lutc_input = "datac";
defparam \Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxv_lcell \Mult0|auto_generated|le6a[3] (
// Equation(s):
// \Mult0|auto_generated|le6a [3] = LCELL((\a~combout [3] & ((\Mult0|auto_generated|cs2a [3]) # ((\a~combout [2] & \Mult0|auto_generated|cs1a [3])))) # (!\a~combout [3] & (\a~combout [2] & (\Mult0|auto_generated|cs1a [3]))))

	.clk(gnd),
	.dataa(\a~combout [3]),
	.datab(\a~combout [2]),
	.datac(\Mult0|auto_generated|cs1a [3]),
	.datad(\Mult0|auto_generated|cs2a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le6a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le6a[3] .lut_mask = "eac0";
defparam \Mult0|auto_generated|le6a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|le6a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le6a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le6a[3] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le6a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxv_lcell \Mult0|auto_generated|le3a[9] (
// Equation(s):
// \Mult0|auto_generated|le3a [9] = LCELL((((\Mult0|auto_generated|cs1a [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|cs1a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [9]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[9] .lut_mask = "ff00";
defparam \Mult0|auto_generated|le3a[9] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[9] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[9] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[9] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxv_lcell \Mult0|auto_generated|op_2~25 (
// Equation(s):
// \Mult0|auto_generated|op_2~25_combout  = \Mult0|auto_generated|le6a [3] $ (\Mult0|auto_generated|le3a [9] $ (((!\Mult0|auto_generated|op_2~2  & \Mult0|auto_generated|op_2~22 ) # (\Mult0|auto_generated|op_2~2  & \Mult0|auto_generated|op_2~22COUT1_108 ))))
// \Mult0|auto_generated|op_2~27  = CARRY((\Mult0|auto_generated|le6a [3] & (!\Mult0|auto_generated|le3a [9] & !\Mult0|auto_generated|op_2~22COUT1_108 )) # (!\Mult0|auto_generated|le6a [3] & ((!\Mult0|auto_generated|op_2~22COUT1_108 ) # 
// (!\Mult0|auto_generated|le3a [9]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le6a [3]),
	.datab(\Mult0|auto_generated|le3a [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_2~2 ),
	.cin0(\Mult0|auto_generated|op_2~22 ),
	.cin1(\Mult0|auto_generated|op_2~22COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~25_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|op_2~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~25 .cin0_used = "true";
defparam \Mult0|auto_generated|op_2~25 .cin1_used = "true";
defparam \Mult0|auto_generated|op_2~25 .cin_used = "true";
defparam \Mult0|auto_generated|op_2~25 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_2~25 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~25 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~25 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~25 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxv_lcell \Mult0|auto_generated|le4a[7] (
// Equation(s):
// \Mult0|auto_generated|le4a [7] = LCELL((\Mult0|auto_generated|cs2a [1] & (\a~combout [7] $ ((\Mult0|auto_generated|cs1a [1])))) # (!\Mult0|auto_generated|cs2a [1] & (((\Mult0|auto_generated|cs1a [1] & !\a~combout [6])))))

	.clk(gnd),
	.dataa(\a~combout [7]),
	.datab(\Mult0|auto_generated|cs1a [1]),
	.datac(\a~combout [6]),
	.datad(\Mult0|auto_generated|cs2a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[7] .lut_mask = "660c";
defparam \Mult0|auto_generated|le4a[7] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[7] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[7] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[7] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxv_lcell \Mult0|auto_generated|le5a[5] (
// Equation(s):
// \Mult0|auto_generated|le5a [5] = LCELL((\Mult0|auto_generated|cs2a [2] & (\Mult0|auto_generated|cs1a [2] $ ((\a~combout [5])))) # (!\Mult0|auto_generated|cs2a [2] & (\Mult0|auto_generated|cs1a [2] & ((!\a~combout [4])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [2]),
	.datab(\a~combout [5]),
	.datac(\Mult0|auto_generated|cs2a [2]),
	.datad(\a~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[5] .lut_mask = "606a";
defparam \Mult0|auto_generated|le5a[5] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[5] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[5] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[5] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxv_lcell \Mult0|auto_generated|add20_result[2]~10 (
// Equation(s):
// \Mult0|auto_generated|add20_result[2]~10_combout  = \Mult0|auto_generated|le4a [7] $ (\Mult0|auto_generated|le5a [5] $ ((!\Mult0|auto_generated|add20_result[1]~7 )))
// \Mult0|auto_generated|add20_result[2]~12  = CARRY((\Mult0|auto_generated|le4a [7] & ((\Mult0|auto_generated|le5a [5]) # (!\Mult0|auto_generated|add20_result[1]~7 ))) # (!\Mult0|auto_generated|le4a [7] & (\Mult0|auto_generated|le5a [5] & 
// !\Mult0|auto_generated|add20_result[1]~7 )))
// \Mult0|auto_generated|add20_result[2]~12COUT1_66  = CARRY((\Mult0|auto_generated|le4a [7] & ((\Mult0|auto_generated|le5a [5]) # (!\Mult0|auto_generated|add20_result[1]~7COUT1_64 ))) # (!\Mult0|auto_generated|le4a [7] & (\Mult0|auto_generated|le5a [5] & 
// !\Mult0|auto_generated|add20_result[1]~7COUT1_64 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le4a [7]),
	.datab(\Mult0|auto_generated|le5a [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|add20_result[1]~7 ),
	.cin1(\Mult0|auto_generated|add20_result[1]~7COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|add20_result[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|add20_result[2]~12 ),
	.cout1(\Mult0|auto_generated|add20_result[2]~12COUT1_66 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add20_result[2]~10 .cin0_used = "true";
defparam \Mult0|auto_generated|add20_result[2]~10 .cin1_used = "true";
defparam \Mult0|auto_generated|add20_result[2]~10 .lut_mask = "698e";
defparam \Mult0|auto_generated|add20_result[2]~10 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|add20_result[2]~10 .output_mode = "comb_only";
defparam \Mult0|auto_generated|add20_result[2]~10 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|add20_result[2]~10 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|add20_result[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxv_lcell \Mult0|auto_generated|le7a[2] (
// Equation(s):
// \Mult0|auto_generated|le7a [2] = LCELL(((\a~combout [2] & ((\b~combout [7])))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [2]),
	.datac(vcc),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le7a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le7a[2] .lut_mask = "cc00";
defparam \Mult0|auto_generated|le7a[2] .operation_mode = "normal";
defparam \Mult0|auto_generated|le7a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le7a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le7a[2] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le7a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxv_lcell \Mult0|auto_generated|op_1~35 (
// Equation(s):
// \Mult0|auto_generated|op_1~35_combout  = \Mult0|auto_generated|add20_result[2]~10_combout  $ (\Mult0|auto_generated|le7a [2] $ ((\Mult0|auto_generated|op_1~32 )))
// \Mult0|auto_generated|op_1~37  = CARRY((\Mult0|auto_generated|add20_result[2]~10_combout  & (!\Mult0|auto_generated|le7a [2] & !\Mult0|auto_generated|op_1~32 )) # (!\Mult0|auto_generated|add20_result[2]~10_combout  & ((!\Mult0|auto_generated|op_1~32 ) # 
// (!\Mult0|auto_generated|le7a [2]))))
// \Mult0|auto_generated|op_1~37COUT1_132  = CARRY((\Mult0|auto_generated|add20_result[2]~10_combout  & (!\Mult0|auto_generated|le7a [2] & !\Mult0|auto_generated|op_1~32 )) # (!\Mult0|auto_generated|add20_result[2]~10_combout  & 
// ((!\Mult0|auto_generated|op_1~32 ) # (!\Mult0|auto_generated|le7a [2]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|add20_result[2]~10_combout ),
	.datab(\Mult0|auto_generated|le7a [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~37 ),
	.cout1(\Mult0|auto_generated|op_1~37COUT1_132 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~35 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~35 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_1~35 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~35 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~35 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~35 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxv_lcell \Mult0|auto_generated|op_5~45 (
// Equation(s):
// \Mult0|auto_generated|op_5~45_combout  = \Mult0|auto_generated|op_2~25_combout  $ (\Mult0|auto_generated|op_1~35_combout  $ (((!\Mult0|auto_generated|op_5~37  & \Mult0|auto_generated|op_5~42 ) # (\Mult0|auto_generated|op_5~37  & 
// \Mult0|auto_generated|op_5~42COUT1_154 ))))
// \Mult0|auto_generated|op_5~47  = CARRY((\Mult0|auto_generated|op_2~25_combout  & (!\Mult0|auto_generated|op_1~35_combout  & !\Mult0|auto_generated|op_5~42 )) # (!\Mult0|auto_generated|op_2~25_combout  & ((!\Mult0|auto_generated|op_5~42 ) # 
// (!\Mult0|auto_generated|op_1~35_combout ))))
// \Mult0|auto_generated|op_5~47COUT1_156  = CARRY((\Mult0|auto_generated|op_2~25_combout  & (!\Mult0|auto_generated|op_1~35_combout  & !\Mult0|auto_generated|op_5~42COUT1_154 )) # (!\Mult0|auto_generated|op_2~25_combout  & 
// ((!\Mult0|auto_generated|op_5~42COUT1_154 ) # (!\Mult0|auto_generated|op_1~35_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_2~25_combout ),
	.datab(\Mult0|auto_generated|op_1~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~37 ),
	.cin0(\Mult0|auto_generated|op_5~42 ),
	.cin1(\Mult0|auto_generated|op_5~42COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~47 ),
	.cout1(\Mult0|auto_generated|op_5~47COUT1_156 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~45 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~45 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~45 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~45 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_5~45 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~45 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~45 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~45 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxv_lcell \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\Mux6~1_combout  & ((\cmd~combout [2] & ((\Mult0|auto_generated|op_5~45_combout ))) # (!\cmd~combout [2] & (\Mux6~2_combout ))))

	.clk(gnd),
	.dataa(\Mux6~1_combout ),
	.datab(\Mux6~2_combout ),
	.datac(\Mult0|auto_generated|op_5~45_combout ),
	.datad(\cmd~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = "a088";
defparam \Mux6~3 .operation_mode = "normal";
defparam \Mux6~3 .output_mode = "comb_only";
defparam \Mux6~3 .register_cascade_mode = "off";
defparam \Mux6~3 .sum_lutc_input = "datac";
defparam \Mux6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxv_lcell \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = (\Mux6~3_combout ) # ((\cmd~combout [3] & ((\Mux7~0_combout ) # (\Mux6~0_combout ))))

	.clk(gnd),
	.dataa(\Mux7~0_combout ),
	.datab(\Mux6~0_combout ),
	.datac(\Mux6~3_combout ),
	.datad(\cmd~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = "fef0";
defparam \Mux6~4 .operation_mode = "normal";
defparam \Mux6~4 .output_mode = "comb_only";
defparam \Mux6~4 .register_cascade_mode = "off";
defparam \Mux6~4 .sum_lutc_input = "datac";
defparam \Mux6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxv_lcell \Mult0|auto_generated|le6a[4] (
// Equation(s):
// \Mult0|auto_generated|le6a [4] = LCELL((\Mult0|auto_generated|cs1a [3] & ((\a~combout [3]) # ((\Mult0|auto_generated|cs2a [3] & \a~combout [4])))) # (!\Mult0|auto_generated|cs1a [3] & (\Mult0|auto_generated|cs2a [3] & ((\a~combout [4])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [3]),
	.datab(\Mult0|auto_generated|cs2a [3]),
	.datac(\a~combout [3]),
	.datad(\a~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le6a [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le6a[4] .lut_mask = "eca0";
defparam \Mult0|auto_generated|le6a[4] .operation_mode = "normal";
defparam \Mult0|auto_generated|le6a[4] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le6a[4] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le6a[4] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le6a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxv_lcell \Mult0|auto_generated|op_2~30 (
// Equation(s):
// \Mult0|auto_generated|op_2~30_combout  = \Mult0|auto_generated|le3a [9] $ (\Mult0|auto_generated|le6a [4] $ ((!\Mult0|auto_generated|op_2~27 )))
// \Mult0|auto_generated|op_2~32  = CARRY((\Mult0|auto_generated|le3a [9] & ((\Mult0|auto_generated|le6a [4]) # (!\Mult0|auto_generated|op_2~27 ))) # (!\Mult0|auto_generated|le3a [9] & (\Mult0|auto_generated|le6a [4] & !\Mult0|auto_generated|op_2~27 )))
// \Mult0|auto_generated|op_2~32COUT1_110  = CARRY((\Mult0|auto_generated|le3a [9] & ((\Mult0|auto_generated|le6a [4]) # (!\Mult0|auto_generated|op_2~27 ))) # (!\Mult0|auto_generated|le3a [9] & (\Mult0|auto_generated|le6a [4] & !\Mult0|auto_generated|op_2~27 
// )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [9]),
	.datab(\Mult0|auto_generated|le6a [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_2~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_2~32 ),
	.cout1(\Mult0|auto_generated|op_2~32COUT1_110 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~30 .cin_used = "true";
defparam \Mult0|auto_generated|op_2~30 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_2~30 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~30 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~30 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~30 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxv_lcell \Mult0|auto_generated|le5a[6] (
// Equation(s):
// \Mult0|auto_generated|le5a [6] = LCELL((\Mult0|auto_generated|cs2a [2] & (\Mult0|auto_generated|cs1a [2] $ ((\a~combout [6])))) # (!\Mult0|auto_generated|cs2a [2] & (\Mult0|auto_generated|cs1a [2] & ((!\a~combout [5])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [2]),
	.datab(\a~combout [6]),
	.datac(\Mult0|auto_generated|cs2a [2]),
	.datad(\a~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[6] .lut_mask = "606a";
defparam \Mult0|auto_generated|le5a[6] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[6] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[6] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[6] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxv_lcell \Mult0|auto_generated|le4a[8] (
// Equation(s):
// \Mult0|auto_generated|le4a [8] = LCELL(((\Mult0|auto_generated|cs1a [1] & ((\Mult0|auto_generated|cs2a [1]) # (!\a~combout [7])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [1]),
	.datab(vcc),
	.datac(\a~combout [7]),
	.datad(\Mult0|auto_generated|cs1a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[8] .lut_mask = "af00";
defparam \Mult0|auto_generated|le4a[8] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[8] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[8] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[8] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxv_lcell \Mult0|auto_generated|add20_result[3]~15 (
// Equation(s):
// \Mult0|auto_generated|add20_result[3]~15_combout  = \Mult0|auto_generated|le5a [6] $ (\Mult0|auto_generated|le4a [8] $ ((\Mult0|auto_generated|add20_result[2]~12 )))
// \Mult0|auto_generated|add20_result[3]~17  = CARRY((\Mult0|auto_generated|le5a [6] & (!\Mult0|auto_generated|le4a [8] & !\Mult0|auto_generated|add20_result[2]~12COUT1_66 )) # (!\Mult0|auto_generated|le5a [6] & 
// ((!\Mult0|auto_generated|add20_result[2]~12COUT1_66 ) # (!\Mult0|auto_generated|le4a [8]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le5a [6]),
	.datab(\Mult0|auto_generated|le4a [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|add20_result[2]~12 ),
	.cin1(\Mult0|auto_generated|add20_result[2]~12COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|add20_result[3]~15_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|add20_result[3]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|add20_result[3]~15 .cin0_used = "true";
defparam \Mult0|auto_generated|add20_result[3]~15 .cin1_used = "true";
defparam \Mult0|auto_generated|add20_result[3]~15 .lut_mask = "9617";
defparam \Mult0|auto_generated|add20_result[3]~15 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|add20_result[3]~15 .output_mode = "comb_only";
defparam \Mult0|auto_generated|add20_result[3]~15 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|add20_result[3]~15 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|add20_result[3]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxv_lcell \Mult0|auto_generated|le7a[3] (
// Equation(s):
// \Mult0|auto_generated|le7a [3] = LCELL(((\a~combout [3] & ((\b~combout [7])))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [3]),
	.datac(vcc),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le7a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le7a[3] .lut_mask = "cc00";
defparam \Mult0|auto_generated|le7a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|le7a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le7a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le7a[3] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le7a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxv_lcell \Mult0|auto_generated|op_1~40 (
// Equation(s):
// \Mult0|auto_generated|op_1~40_combout  = \Mult0|auto_generated|add20_result[3]~15_combout  $ (\Mult0|auto_generated|le7a [3] $ ((!(!\Mult0|auto_generated|op_1~32  & \Mult0|auto_generated|op_1~37 ) # (\Mult0|auto_generated|op_1~32  & 
// \Mult0|auto_generated|op_1~37COUT1_132 ))))
// \Mult0|auto_generated|op_1~42  = CARRY((\Mult0|auto_generated|add20_result[3]~15_combout  & ((\Mult0|auto_generated|le7a [3]) # (!\Mult0|auto_generated|op_1~37 ))) # (!\Mult0|auto_generated|add20_result[3]~15_combout  & (\Mult0|auto_generated|le7a [3] & 
// !\Mult0|auto_generated|op_1~37 )))
// \Mult0|auto_generated|op_1~42COUT1_134  = CARRY((\Mult0|auto_generated|add20_result[3]~15_combout  & ((\Mult0|auto_generated|le7a [3]) # (!\Mult0|auto_generated|op_1~37COUT1_132 ))) # (!\Mult0|auto_generated|add20_result[3]~15_combout  & 
// (\Mult0|auto_generated|le7a [3] & !\Mult0|auto_generated|op_1~37COUT1_132 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|add20_result[3]~15_combout ),
	.datab(\Mult0|auto_generated|le7a [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~32 ),
	.cin0(\Mult0|auto_generated|op_1~37 ),
	.cin1(\Mult0|auto_generated|op_1~37COUT1_132 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~42 ),
	.cout1(\Mult0|auto_generated|op_1~42COUT1_134 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~40 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~40 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~40 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~40 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_1~40 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~40 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~40 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~40 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxv_lcell \Mult0|auto_generated|op_5~50 (
// Equation(s):
// \Mult0|auto_generated|op_5~50_combout  = \Mult0|auto_generated|op_2~30_combout  $ (\Mult0|auto_generated|op_1~40_combout  $ ((!(!\Mult0|auto_generated|op_5~37  & \Mult0|auto_generated|op_5~47 ) # (\Mult0|auto_generated|op_5~37  & 
// \Mult0|auto_generated|op_5~47COUT1_156 ))))
// \Mult0|auto_generated|op_5~52  = CARRY((\Mult0|auto_generated|op_2~30_combout  & ((\Mult0|auto_generated|op_1~40_combout ) # (!\Mult0|auto_generated|op_5~47 ))) # (!\Mult0|auto_generated|op_2~30_combout  & (\Mult0|auto_generated|op_1~40_combout  & 
// !\Mult0|auto_generated|op_5~47 )))
// \Mult0|auto_generated|op_5~52COUT1_158  = CARRY((\Mult0|auto_generated|op_2~30_combout  & ((\Mult0|auto_generated|op_1~40_combout ) # (!\Mult0|auto_generated|op_5~47COUT1_156 ))) # (!\Mult0|auto_generated|op_2~30_combout  & 
// (\Mult0|auto_generated|op_1~40_combout  & !\Mult0|auto_generated|op_5~47COUT1_156 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_2~30_combout ),
	.datab(\Mult0|auto_generated|op_1~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~37 ),
	.cin0(\Mult0|auto_generated|op_5~47 ),
	.cin1(\Mult0|auto_generated|op_5~47COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~52 ),
	.cout1(\Mult0|auto_generated|op_5~52COUT1_158 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~50 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~50 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~50 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~50 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_5~50 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~50 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~50 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~50 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxv_lcell \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\Mux6~1_combout  & ((\cmd~combout [2] & (\Mult0|auto_generated|op_5~50_combout )) # (!\cmd~combout [2] & ((\Mux6~2_combout )))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_5~50_combout ),
	.datab(\Mux6~2_combout ),
	.datac(\cmd~combout [2]),
	.datad(\Mux6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = "ac00";
defparam \Mux5~0 .operation_mode = "normal";
defparam \Mux5~0 .output_mode = "comb_only";
defparam \Mux5~0 .register_cascade_mode = "off";
defparam \Mux5~0 .sum_lutc_input = "datac";
defparam \Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxv_lcell \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\Mux5~0_combout ) # ((\cmd~combout [3] & ((\Mux6~0_combout ) # (\Mux7~0_combout ))))

	.clk(gnd),
	.dataa(\Mux6~0_combout ),
	.datab(\Mux7~0_combout ),
	.datac(\Mux5~0_combout ),
	.datad(\cmd~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = "fef0";
defparam \Mux5~1 .operation_mode = "normal";
defparam \Mux5~1 .output_mode = "comb_only";
defparam \Mux5~1 .register_cascade_mode = "off";
defparam \Mux5~1 .sum_lutc_input = "datac";
defparam \Mux5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxv_lcell \Mult0|auto_generated|le4a[9] (
// Equation(s):
// \Mult0|auto_generated|le4a [9] = LCELL((((\Mult0|auto_generated|cs1a [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|cs1a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [9]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[9] .lut_mask = "ff00";
defparam \Mult0|auto_generated|le4a[9] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[9] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[9] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[9] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxv_lcell \Mult0|auto_generated|le5a[7] (
// Equation(s):
// \Mult0|auto_generated|le5a [7] = LCELL((\Mult0|auto_generated|cs2a [2] & (\a~combout [7] $ (((\Mult0|auto_generated|cs1a [2]))))) # (!\Mult0|auto_generated|cs2a [2] & (((!\a~combout [6] & \Mult0|auto_generated|cs1a [2])))))

	.clk(gnd),
	.dataa(\a~combout [7]),
	.datab(\a~combout [6]),
	.datac(\Mult0|auto_generated|cs2a [2]),
	.datad(\Mult0|auto_generated|cs1a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[7] .lut_mask = "53a0";
defparam \Mult0|auto_generated|le5a[7] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[7] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[7] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[7] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxv_lcell \Mult0|auto_generated|add20_result[4]~20 (
// Equation(s):
// \Mult0|auto_generated|add20_result[4]~20_combout  = \Mult0|auto_generated|le4a [9] $ (\Mult0|auto_generated|le5a [7] $ ((\Mult0|auto_generated|add20_result[3]~17 )))
// \Mult0|auto_generated|add20_result[4]~22  = CARRY((\Mult0|auto_generated|le4a [9] & (\Mult0|auto_generated|le5a [7] & !\Mult0|auto_generated|add20_result[3]~17 )) # (!\Mult0|auto_generated|le4a [9] & ((\Mult0|auto_generated|le5a [7]) # 
// (!\Mult0|auto_generated|add20_result[3]~17 ))))
// \Mult0|auto_generated|add20_result[4]~22COUT1_68  = CARRY((\Mult0|auto_generated|le4a [9] & (\Mult0|auto_generated|le5a [7] & !\Mult0|auto_generated|add20_result[3]~17 )) # (!\Mult0|auto_generated|le4a [9] & ((\Mult0|auto_generated|le5a [7]) # 
// (!\Mult0|auto_generated|add20_result[3]~17 ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le4a [9]),
	.datab(\Mult0|auto_generated|le5a [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|add20_result[3]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|add20_result[4]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|add20_result[4]~22 ),
	.cout1(\Mult0|auto_generated|add20_result[4]~22COUT1_68 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add20_result[4]~20 .cin_used = "true";
defparam \Mult0|auto_generated|add20_result[4]~20 .lut_mask = "964d";
defparam \Mult0|auto_generated|add20_result[4]~20 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|add20_result[4]~20 .output_mode = "comb_only";
defparam \Mult0|auto_generated|add20_result[4]~20 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|add20_result[4]~20 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|add20_result[4]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxv_lcell \Mult0|auto_generated|le7a[4] (
// Equation(s):
// \Mult0|auto_generated|le7a [4] = LCELL((((\a~combout [4] & \b~combout [7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\a~combout [4]),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le7a [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le7a[4] .lut_mask = "f000";
defparam \Mult0|auto_generated|le7a[4] .operation_mode = "normal";
defparam \Mult0|auto_generated|le7a[4] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le7a[4] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le7a[4] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le7a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxv_lcell \Mult0|auto_generated|op_1~45 (
// Equation(s):
// \Mult0|auto_generated|op_1~45_combout  = \Mult0|auto_generated|add20_result[4]~20_combout  $ (\Mult0|auto_generated|le7a [4] $ (((!\Mult0|auto_generated|op_1~32  & \Mult0|auto_generated|op_1~42 ) # (\Mult0|auto_generated|op_1~32  & 
// \Mult0|auto_generated|op_1~42COUT1_134 ))))
// \Mult0|auto_generated|op_1~47  = CARRY((\Mult0|auto_generated|add20_result[4]~20_combout  & (!\Mult0|auto_generated|le7a [4] & !\Mult0|auto_generated|op_1~42 )) # (!\Mult0|auto_generated|add20_result[4]~20_combout  & ((!\Mult0|auto_generated|op_1~42 ) # 
// (!\Mult0|auto_generated|le7a [4]))))
// \Mult0|auto_generated|op_1~47COUT1_136  = CARRY((\Mult0|auto_generated|add20_result[4]~20_combout  & (!\Mult0|auto_generated|le7a [4] & !\Mult0|auto_generated|op_1~42COUT1_134 )) # (!\Mult0|auto_generated|add20_result[4]~20_combout  & 
// ((!\Mult0|auto_generated|op_1~42COUT1_134 ) # (!\Mult0|auto_generated|le7a [4]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|add20_result[4]~20_combout ),
	.datab(\Mult0|auto_generated|le7a [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~32 ),
	.cin0(\Mult0|auto_generated|op_1~42 ),
	.cin1(\Mult0|auto_generated|op_1~42COUT1_134 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~47 ),
	.cout1(\Mult0|auto_generated|op_1~47COUT1_136 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~45 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~45 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~45 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~45 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_1~45 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~45 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~45 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~45 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxv_lcell \Mult0|auto_generated|le6a[5] (
// Equation(s):
// \Mult0|auto_generated|le6a [5] = LCELL((\Mult0|auto_generated|cs1a [3] & ((\a~combout [4]) # ((\a~combout [5] & \Mult0|auto_generated|cs2a [3])))) # (!\Mult0|auto_generated|cs1a [3] & (\a~combout [5] & (\Mult0|auto_generated|cs2a [3]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [3]),
	.datab(\a~combout [5]),
	.datac(\Mult0|auto_generated|cs2a [3]),
	.datad(\a~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le6a [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le6a[5] .lut_mask = "eac0";
defparam \Mult0|auto_generated|le6a[5] .operation_mode = "normal";
defparam \Mult0|auto_generated|le6a[5] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le6a[5] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le6a[5] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le6a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxv_lcell \Mult0|auto_generated|op_2~35 (
// Equation(s):
// \Mult0|auto_generated|op_2~35_combout  = \Mult0|auto_generated|le3a [9] $ (\Mult0|auto_generated|le6a [5] $ ((!(!\Mult0|auto_generated|op_2~27  & \Mult0|auto_generated|op_2~32 ) # (\Mult0|auto_generated|op_2~27  & \Mult0|auto_generated|op_2~32COUT1_110 
// ))))
// \Mult0|auto_generated|op_2~37  = CARRY((\Mult0|auto_generated|le3a [9] & ((!\Mult0|auto_generated|op_2~32 ) # (!\Mult0|auto_generated|le6a [5]))) # (!\Mult0|auto_generated|le3a [9] & (!\Mult0|auto_generated|le6a [5] & !\Mult0|auto_generated|op_2~32 )))
// \Mult0|auto_generated|op_2~37COUT1_112  = CARRY((\Mult0|auto_generated|le3a [9] & ((!\Mult0|auto_generated|op_2~32COUT1_110 ) # (!\Mult0|auto_generated|le6a [5]))) # (!\Mult0|auto_generated|le3a [9] & (!\Mult0|auto_generated|le6a [5] & 
// !\Mult0|auto_generated|op_2~32COUT1_110 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [9]),
	.datab(\Mult0|auto_generated|le6a [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_2~27 ),
	.cin0(\Mult0|auto_generated|op_2~32 ),
	.cin1(\Mult0|auto_generated|op_2~32COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_2~37 ),
	.cout1(\Mult0|auto_generated|op_2~37COUT1_112 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~35 .cin0_used = "true";
defparam \Mult0|auto_generated|op_2~35 .cin1_used = "true";
defparam \Mult0|auto_generated|op_2~35 .cin_used = "true";
defparam \Mult0|auto_generated|op_2~35 .lut_mask = "692b";
defparam \Mult0|auto_generated|op_2~35 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~35 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~35 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~35 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxv_lcell \Mult0|auto_generated|op_5~55 (
// Equation(s):
// \Mult0|auto_generated|op_5~55_combout  = \Mult0|auto_generated|op_1~45_combout  $ (\Mult0|auto_generated|op_2~35_combout  $ (((!\Mult0|auto_generated|op_5~37  & \Mult0|auto_generated|op_5~52 ) # (\Mult0|auto_generated|op_5~37  & 
// \Mult0|auto_generated|op_5~52COUT1_158 ))))
// \Mult0|auto_generated|op_5~57  = CARRY((\Mult0|auto_generated|op_1~45_combout  & (!\Mult0|auto_generated|op_2~35_combout  & !\Mult0|auto_generated|op_5~52 )) # (!\Mult0|auto_generated|op_1~45_combout  & ((!\Mult0|auto_generated|op_5~52 ) # 
// (!\Mult0|auto_generated|op_2~35_combout ))))
// \Mult0|auto_generated|op_5~57COUT1_160  = CARRY((\Mult0|auto_generated|op_1~45_combout  & (!\Mult0|auto_generated|op_2~35_combout  & !\Mult0|auto_generated|op_5~52COUT1_158 )) # (!\Mult0|auto_generated|op_1~45_combout  & 
// ((!\Mult0|auto_generated|op_5~52COUT1_158 ) # (!\Mult0|auto_generated|op_2~35_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_1~45_combout ),
	.datab(\Mult0|auto_generated|op_2~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~37 ),
	.cin0(\Mult0|auto_generated|op_5~52 ),
	.cin1(\Mult0|auto_generated|op_5~52COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~57 ),
	.cout1(\Mult0|auto_generated|op_5~57COUT1_160 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~55 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~55 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~55 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~55 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_5~55 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~55 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~55 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~55 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxv_lcell \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\Mux6~1_combout  & ((\cmd~combout [2] & ((\Mult0|auto_generated|op_5~55_combout ))) # (!\cmd~combout [2] & (\Mux6~2_combout ))))

	.clk(gnd),
	.dataa(\Mux6~1_combout ),
	.datab(\Mux6~2_combout ),
	.datac(\Mult0|auto_generated|op_5~55_combout ),
	.datad(\cmd~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = "a088";
defparam \Mux4~0 .operation_mode = "normal";
defparam \Mux4~0 .output_mode = "comb_only";
defparam \Mux4~0 .register_cascade_mode = "off";
defparam \Mux4~0 .sum_lutc_input = "datac";
defparam \Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxv_lcell \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Mux4~0_combout ) # ((\cmd~combout [3] & ((\Mux6~0_combout ) # (\Mux7~0_combout ))))

	.clk(gnd),
	.dataa(\Mux4~0_combout ),
	.datab(\Mux6~0_combout ),
	.datac(\Mux7~0_combout ),
	.datad(\cmd~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = "feaa";
defparam \Mux4~1 .operation_mode = "normal";
defparam \Mux4~1 .output_mode = "comb_only";
defparam \Mux4~1 .register_cascade_mode = "off";
defparam \Mux4~1 .sum_lutc_input = "datac";
defparam \Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxv_lcell \Mult0|auto_generated|le7a[5] (
// Equation(s):
// \Mult0|auto_generated|le7a [5] = LCELL(((\a~combout [5] & ((\b~combout [7])))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [5]),
	.datac(vcc),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le7a [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le7a[5] .lut_mask = "cc00";
defparam \Mult0|auto_generated|le7a[5] .operation_mode = "normal";
defparam \Mult0|auto_generated|le7a[5] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le7a[5] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le7a[5] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le7a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxv_lcell \Mult0|auto_generated|add20_result[5]~25 (
// Equation(s):
// \Mult0|auto_generated|add20_result[5]~25_combout  = (((!(!\Mult0|auto_generated|add20_result[3]~17  & \Mult0|auto_generated|add20_result[4]~22 ) # (\Mult0|auto_generated|add20_result[3]~17  & \Mult0|auto_generated|add20_result[4]~22COUT1_68 ))))
// \Mult0|auto_generated|add20_result[5]~27  = CARRY(((!\Mult0|auto_generated|add20_result[4]~22 )))
// \Mult0|auto_generated|add20_result[5]~27COUT1_70  = CARRY(((!\Mult0|auto_generated|add20_result[4]~22COUT1_68 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|add20_result[3]~17 ),
	.cin0(\Mult0|auto_generated|add20_result[4]~22 ),
	.cin1(\Mult0|auto_generated|add20_result[4]~22COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|add20_result[5]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|add20_result[5]~27 ),
	.cout1(\Mult0|auto_generated|add20_result[5]~27COUT1_70 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add20_result[5]~25 .cin0_used = "true";
defparam \Mult0|auto_generated|add20_result[5]~25 .cin1_used = "true";
defparam \Mult0|auto_generated|add20_result[5]~25 .cin_used = "true";
defparam \Mult0|auto_generated|add20_result[5]~25 .lut_mask = "0f0f";
defparam \Mult0|auto_generated|add20_result[5]~25 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|add20_result[5]~25 .output_mode = "comb_only";
defparam \Mult0|auto_generated|add20_result[5]~25 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|add20_result[5]~25 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|add20_result[5]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxv_lcell \Mult0|auto_generated|op_1~50 (
// Equation(s):
// \Mult0|auto_generated|op_1~50_combout  = \Mult0|auto_generated|le7a [5] $ (\Mult0|auto_generated|add20_result[5]~25_combout  $ ((!(!\Mult0|auto_generated|op_1~32  & \Mult0|auto_generated|op_1~47 ) # (\Mult0|auto_generated|op_1~32  & 
// \Mult0|auto_generated|op_1~47COUT1_136 ))))
// \Mult0|auto_generated|op_1~52  = CARRY((\Mult0|auto_generated|le7a [5] & ((\Mult0|auto_generated|add20_result[5]~25_combout ) # (!\Mult0|auto_generated|op_1~47 ))) # (!\Mult0|auto_generated|le7a [5] & (\Mult0|auto_generated|add20_result[5]~25_combout  & 
// !\Mult0|auto_generated|op_1~47 )))
// \Mult0|auto_generated|op_1~52COUT1_138  = CARRY((\Mult0|auto_generated|le7a [5] & ((\Mult0|auto_generated|add20_result[5]~25_combout ) # (!\Mult0|auto_generated|op_1~47COUT1_136 ))) # (!\Mult0|auto_generated|le7a [5] & 
// (\Mult0|auto_generated|add20_result[5]~25_combout  & !\Mult0|auto_generated|op_1~47COUT1_136 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le7a [5]),
	.datab(\Mult0|auto_generated|add20_result[5]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~32 ),
	.cin0(\Mult0|auto_generated|op_1~47 ),
	.cin1(\Mult0|auto_generated|op_1~47COUT1_136 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~52 ),
	.cout1(\Mult0|auto_generated|op_1~52COUT1_138 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~50 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~50 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~50 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~50 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_1~50 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~50 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~50 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~50 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxv_lcell \Mult0|auto_generated|le5a[8] (
// Equation(s):
// \Mult0|auto_generated|le5a [8] = LCELL(((\Mult0|auto_generated|cs1a [2] & ((\Mult0|auto_generated|cs2a [2]) # (!\a~combout [7])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [2]),
	.datab(\a~combout [7]),
	.datac(vcc),
	.datad(\Mult0|auto_generated|cs1a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[8] .lut_mask = "bb00";
defparam \Mult0|auto_generated|le5a[8] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[8] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[8] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[8] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxv_lcell \Mult0|auto_generated|le6a[6] (
// Equation(s):
// \Mult0|auto_generated|le6a [6] = LCELL((\Mult0|auto_generated|cs1a [3] & ((\a~combout [5]) # ((\Mult0|auto_generated|cs2a [3] & \a~combout [6])))) # (!\Mult0|auto_generated|cs1a [3] & (\Mult0|auto_generated|cs2a [3] & (\a~combout [6]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [3]),
	.datab(\Mult0|auto_generated|cs2a [3]),
	.datac(\a~combout [6]),
	.datad(\a~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le6a [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le6a[6] .lut_mask = "eac0";
defparam \Mult0|auto_generated|le6a[6] .operation_mode = "normal";
defparam \Mult0|auto_generated|le6a[6] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le6a[6] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le6a[6] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le6a[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxv_lcell \Mult0|auto_generated|op_2~40 (
// Equation(s):
// \Mult0|auto_generated|op_2~40_combout  = \Mult0|auto_generated|le5a [8] $ (\Mult0|auto_generated|le6a [6] $ ((!(!\Mult0|auto_generated|op_2~27  & \Mult0|auto_generated|op_2~37 ) # (\Mult0|auto_generated|op_2~27  & \Mult0|auto_generated|op_2~37COUT1_112 
// ))))
// \Mult0|auto_generated|op_2~42  = CARRY((\Mult0|auto_generated|le5a [8] & ((\Mult0|auto_generated|le6a [6]) # (!\Mult0|auto_generated|op_2~37 ))) # (!\Mult0|auto_generated|le5a [8] & (\Mult0|auto_generated|le6a [6] & !\Mult0|auto_generated|op_2~37 )))
// \Mult0|auto_generated|op_2~42COUT1_114  = CARRY((\Mult0|auto_generated|le5a [8] & ((\Mult0|auto_generated|le6a [6]) # (!\Mult0|auto_generated|op_2~37COUT1_112 ))) # (!\Mult0|auto_generated|le5a [8] & (\Mult0|auto_generated|le6a [6] & 
// !\Mult0|auto_generated|op_2~37COUT1_112 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le5a [8]),
	.datab(\Mult0|auto_generated|le6a [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_2~27 ),
	.cin0(\Mult0|auto_generated|op_2~37 ),
	.cin1(\Mult0|auto_generated|op_2~37COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_2~42 ),
	.cout1(\Mult0|auto_generated|op_2~42COUT1_114 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~40 .cin0_used = "true";
defparam \Mult0|auto_generated|op_2~40 .cin1_used = "true";
defparam \Mult0|auto_generated|op_2~40 .cin_used = "true";
defparam \Mult0|auto_generated|op_2~40 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_2~40 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~40 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~40 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~40 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxv_lcell \Mult0|auto_generated|op_5~60 (
// Equation(s):
// \Mult0|auto_generated|op_5~60_combout  = \Mult0|auto_generated|op_1~50_combout  $ (\Mult0|auto_generated|op_2~40_combout  $ ((!(!\Mult0|auto_generated|op_5~37  & \Mult0|auto_generated|op_5~57 ) # (\Mult0|auto_generated|op_5~37  & 
// \Mult0|auto_generated|op_5~57COUT1_160 ))))
// \Mult0|auto_generated|op_5~62  = CARRY((\Mult0|auto_generated|op_1~50_combout  & ((\Mult0|auto_generated|op_2~40_combout ) # (!\Mult0|auto_generated|op_5~57COUT1_160 ))) # (!\Mult0|auto_generated|op_1~50_combout  & (\Mult0|auto_generated|op_2~40_combout  
// & !\Mult0|auto_generated|op_5~57COUT1_160 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_1~50_combout ),
	.datab(\Mult0|auto_generated|op_2~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~37 ),
	.cin0(\Mult0|auto_generated|op_5~57 ),
	.cin1(\Mult0|auto_generated|op_5~57COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~60_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|op_5~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~60 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~60 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~60 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~60 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_5~60 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~60 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~60 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~60 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxv_lcell \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\Mux6~1_combout  & ((\cmd~combout [2] & ((\Mult0|auto_generated|op_5~60_combout ))) # (!\cmd~combout [2] & (\Mux6~2_combout ))))

	.clk(gnd),
	.dataa(\cmd~combout [2]),
	.datab(\Mux6~2_combout ),
	.datac(\Mult0|auto_generated|op_5~60_combout ),
	.datad(\Mux6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = "e400";
defparam \Mux3~0 .operation_mode = "normal";
defparam \Mux3~0 .output_mode = "comb_only";
defparam \Mux3~0 .register_cascade_mode = "off";
defparam \Mux3~0 .sum_lutc_input = "datac";
defparam \Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxv_lcell \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux3~0_combout ) # ((\cmd~combout [3] & ((\Mux6~0_combout ) # (\Mux7~0_combout ))))

	.clk(gnd),
	.dataa(\Mux6~0_combout ),
	.datab(\Mux7~0_combout ),
	.datac(\Mux3~0_combout ),
	.datad(\cmd~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = "fef0";
defparam \Mux3~1 .operation_mode = "normal";
defparam \Mux3~1 .output_mode = "comb_only";
defparam \Mux3~1 .register_cascade_mode = "off";
defparam \Mux3~1 .sum_lutc_input = "datac";
defparam \Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxv_lcell \Mult0|auto_generated|le6a[7] (
// Equation(s):
// \Mult0|auto_generated|le6a [7] = LCELL((\Mult0|auto_generated|cs1a [3] & ((\a~combout [6]) # ((\a~combout [7] & \Mult0|auto_generated|cs2a [3])))) # (!\Mult0|auto_generated|cs1a [3] & (((\a~combout [7] & \Mult0|auto_generated|cs2a [3])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [3]),
	.datab(\a~combout [6]),
	.datac(\a~combout [7]),
	.datad(\Mult0|auto_generated|cs2a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le6a [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le6a[7] .lut_mask = "f888";
defparam \Mult0|auto_generated|le6a[7] .operation_mode = "normal";
defparam \Mult0|auto_generated|le6a[7] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le6a[7] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le6a[7] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le6a[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxv_lcell \Mult0|auto_generated|le7a[6] (
// Equation(s):
// \Mult0|auto_generated|le7a [6] = LCELL(((\a~combout [6] & ((\b~combout [7])))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a~combout [6]),
	.datac(vcc),
	.datad(\b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le7a [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le7a[6] .lut_mask = "cc00";
defparam \Mult0|auto_generated|le7a[6] .operation_mode = "normal";
defparam \Mult0|auto_generated|le7a[6] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le7a[6] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le7a[6] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le7a[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxv_lcell \Mult0|auto_generated|op_1~55 (
// Equation(s):
// \Mult0|auto_generated|op_1~55_combout  = \Mult0|auto_generated|le6a [7] $ (\Mult0|auto_generated|le7a [6] $ (((!\Mult0|auto_generated|op_1~32  & \Mult0|auto_generated|op_1~52 ) # (\Mult0|auto_generated|op_1~32  & \Mult0|auto_generated|op_1~52COUT1_138 
// ))))
// \Mult0|auto_generated|op_1~57  = CARRY((\Mult0|auto_generated|le6a [7] & (!\Mult0|auto_generated|le7a [6] & !\Mult0|auto_generated|op_1~52COUT1_138 )) # (!\Mult0|auto_generated|le6a [7] & ((!\Mult0|auto_generated|op_1~52COUT1_138 ) # 
// (!\Mult0|auto_generated|le7a [6]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le6a [7]),
	.datab(\Mult0|auto_generated|le7a [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~32 ),
	.cin0(\Mult0|auto_generated|op_1~52 ),
	.cin1(\Mult0|auto_generated|op_1~52COUT1_138 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~55_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|op_1~57 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~55 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~55 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~55 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~55 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_1~55 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~55 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~55 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~55 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxv_lcell \Mult0|auto_generated|le5a[9] (
// Equation(s):
// \Mult0|auto_generated|le5a [9] = LCELL((((\Mult0|auto_generated|cs1a [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|cs1a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [9]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[9] .lut_mask = "ff00";
defparam \Mult0|auto_generated|le5a[9] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[9] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[9] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[9] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxv_lcell \Mult0|auto_generated|add20_result[6]~30 (
// Equation(s):
// \Mult0|auto_generated|add20_result[6]~30_combout  = (((!(!\Mult0|auto_generated|add20_result[3]~17  & \Mult0|auto_generated|add20_result[5]~27 ) # (\Mult0|auto_generated|add20_result[3]~17  & \Mult0|auto_generated|add20_result[5]~27COUT1_70 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|add20_result[3]~17 ),
	.cin0(\Mult0|auto_generated|add20_result[5]~27 ),
	.cin1(\Mult0|auto_generated|add20_result[5]~27COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|add20_result[6]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|add20_result[6]~30 .cin0_used = "true";
defparam \Mult0|auto_generated|add20_result[6]~30 .cin1_used = "true";
defparam \Mult0|auto_generated|add20_result[6]~30 .cin_used = "true";
defparam \Mult0|auto_generated|add20_result[6]~30 .lut_mask = "0f0f";
defparam \Mult0|auto_generated|add20_result[6]~30 .operation_mode = "normal";
defparam \Mult0|auto_generated|add20_result[6]~30 .output_mode = "comb_only";
defparam \Mult0|auto_generated|add20_result[6]~30 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|add20_result[6]~30 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|add20_result[6]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxv_lcell \Mult0|auto_generated|op_2~45 (
// Equation(s):
// \Mult0|auto_generated|op_2~45_combout  = \Mult0|auto_generated|le5a [9] $ (\Mult0|auto_generated|add20_result[6]~30_combout  $ ((!(!\Mult0|auto_generated|op_2~27  & \Mult0|auto_generated|op_2~42 ) # (\Mult0|auto_generated|op_2~27  & 
// \Mult0|auto_generated|op_2~42COUT1_114 ))))
// \Mult0|auto_generated|op_2~47  = CARRY((\Mult0|auto_generated|le5a [9] & ((!\Mult0|auto_generated|op_2~42 ) # (!\Mult0|auto_generated|add20_result[6]~30_combout ))) # (!\Mult0|auto_generated|le5a [9] & (!\Mult0|auto_generated|add20_result[6]~30_combout  & 
// !\Mult0|auto_generated|op_2~42 )))
// \Mult0|auto_generated|op_2~47COUT1_116  = CARRY((\Mult0|auto_generated|le5a [9] & ((!\Mult0|auto_generated|op_2~42COUT1_114 ) # (!\Mult0|auto_generated|add20_result[6]~30_combout ))) # (!\Mult0|auto_generated|le5a [9] & 
// (!\Mult0|auto_generated|add20_result[6]~30_combout  & !\Mult0|auto_generated|op_2~42COUT1_114 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le5a [9]),
	.datab(\Mult0|auto_generated|add20_result[6]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_2~27 ),
	.cin0(\Mult0|auto_generated|op_2~42 ),
	.cin1(\Mult0|auto_generated|op_2~42COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_2~47 ),
	.cout1(\Mult0|auto_generated|op_2~47COUT1_116 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~45 .cin0_used = "true";
defparam \Mult0|auto_generated|op_2~45 .cin1_used = "true";
defparam \Mult0|auto_generated|op_2~45 .cin_used = "true";
defparam \Mult0|auto_generated|op_2~45 .lut_mask = "692b";
defparam \Mult0|auto_generated|op_2~45 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~45 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~45 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~45 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxv_lcell \Mult0|auto_generated|op_5~65 (
// Equation(s):
// \Mult0|auto_generated|op_5~65_combout  = \Mult0|auto_generated|op_1~55_combout  $ (\Mult0|auto_generated|op_2~45_combout  $ ((\Mult0|auto_generated|op_5~62 )))
// \Mult0|auto_generated|op_5~67  = CARRY((\Mult0|auto_generated|op_1~55_combout  & (!\Mult0|auto_generated|op_2~45_combout  & !\Mult0|auto_generated|op_5~62 )) # (!\Mult0|auto_generated|op_1~55_combout  & ((!\Mult0|auto_generated|op_5~62 ) # 
// (!\Mult0|auto_generated|op_2~45_combout ))))
// \Mult0|auto_generated|op_5~67COUT1_162  = CARRY((\Mult0|auto_generated|op_1~55_combout  & (!\Mult0|auto_generated|op_2~45_combout  & !\Mult0|auto_generated|op_5~62 )) # (!\Mult0|auto_generated|op_1~55_combout  & ((!\Mult0|auto_generated|op_5~62 ) # 
// (!\Mult0|auto_generated|op_2~45_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_1~55_combout ),
	.datab(\Mult0|auto_generated|op_2~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~67 ),
	.cout1(\Mult0|auto_generated|op_5~67COUT1_162 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~65 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~65 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_5~65 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~65 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~65 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~65 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxv_lcell \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\Mux6~1_combout  & ((\cmd~combout [2] & ((\Mult0|auto_generated|op_5~65_combout ))) # (!\cmd~combout [2] & (\Mux6~2_combout ))))

	.clk(gnd),
	.dataa(\Mux6~1_combout ),
	.datab(\Mux6~2_combout ),
	.datac(\Mult0|auto_generated|op_5~65_combout ),
	.datad(\cmd~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = "a088";
defparam \Mux2~0 .operation_mode = "normal";
defparam \Mux2~0 .output_mode = "comb_only";
defparam \Mux2~0 .register_cascade_mode = "off";
defparam \Mux2~0 .sum_lutc_input = "datac";
defparam \Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxv_lcell \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\Mux2~0_combout ) # ((\cmd~combout [3] & ((\Mux7~0_combout ) # (\Mux6~0_combout ))))

	.clk(gnd),
	.dataa(\Mux7~0_combout ),
	.datab(\Mux6~0_combout ),
	.datac(\Mux2~0_combout ),
	.datad(\cmd~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = "fef0";
defparam \Mux2~1 .operation_mode = "normal";
defparam \Mux2~1 .output_mode = "comb_only";
defparam \Mux2~1 .register_cascade_mode = "off";
defparam \Mux2~1 .sum_lutc_input = "datac";
defparam \Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxv_lcell \Mult0|auto_generated|op_2~50 (
// Equation(s):
// \Mult0|auto_generated|op_2~50_combout  = ((((!\Mult0|auto_generated|op_2~27  & \Mult0|auto_generated|op_2~47 ) # (\Mult0|auto_generated|op_2~27  & \Mult0|auto_generated|op_2~47COUT1_116 ))))
// \Mult0|auto_generated|op_2~52  = CARRY(((!\Mult0|auto_generated|op_2~47COUT1_116 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_2~27 ),
	.cin0(\Mult0|auto_generated|op_2~47 ),
	.cin1(\Mult0|auto_generated|op_2~47COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~50_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|op_2~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~50 .cin0_used = "true";
defparam \Mult0|auto_generated|op_2~50 .cin1_used = "true";
defparam \Mult0|auto_generated|op_2~50 .cin_used = "true";
defparam \Mult0|auto_generated|op_2~50 .lut_mask = "f00f";
defparam \Mult0|auto_generated|op_2~50 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~50 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~50 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~50 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxv_lcell \Mult0|auto_generated|le6a[8] (
// Equation(s):
// \Mult0|auto_generated|le6a [8] = LCELL((((\a~combout [7] & \Mult0|auto_generated|cs1a [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\a~combout [7]),
	.datad(\Mult0|auto_generated|cs1a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le6a [8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le6a[8] .lut_mask = "f000";
defparam \Mult0|auto_generated|le6a[8] .operation_mode = "normal";
defparam \Mult0|auto_generated|le6a[8] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le6a[8] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le6a[8] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le6a[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxv_lcell \Mult0|auto_generated|op_1~60 (
// Equation(s):
// \Mult0|auto_generated|op_1~60_combout  = \Mult0|auto_generated|le6a [8] $ (\Mult0|auto_generated|le7a [7] $ ((!\Mult0|auto_generated|op_1~57 )))
// \Mult0|auto_generated|op_1~62  = CARRY((\Mult0|auto_generated|le6a [8] & ((\Mult0|auto_generated|le7a [7]) # (!\Mult0|auto_generated|op_1~57 ))) # (!\Mult0|auto_generated|le6a [8] & (\Mult0|auto_generated|le7a [7] & !\Mult0|auto_generated|op_1~57 )))
// \Mult0|auto_generated|op_1~62COUT1_140  = CARRY((\Mult0|auto_generated|le6a [8] & ((\Mult0|auto_generated|le7a [7]) # (!\Mult0|auto_generated|op_1~57 ))) # (!\Mult0|auto_generated|le6a [8] & (\Mult0|auto_generated|le7a [7] & !\Mult0|auto_generated|op_1~57 
// )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le6a [8]),
	.datab(\Mult0|auto_generated|le7a [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~57 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~62 ),
	.cout1(\Mult0|auto_generated|op_1~62COUT1_140 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~60 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~60 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_1~60 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~60 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~60 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~60 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxv_lcell \Mult0|auto_generated|op_5~70 (
// Equation(s):
// \Mult0|auto_generated|op_5~70_combout  = \Mult0|auto_generated|op_2~50_combout  $ (\Mult0|auto_generated|op_1~60_combout  $ ((!(!\Mult0|auto_generated|op_5~62  & \Mult0|auto_generated|op_5~67 ) # (\Mult0|auto_generated|op_5~62  & 
// \Mult0|auto_generated|op_5~67COUT1_162 ))))
// \Mult0|auto_generated|op_5~72  = CARRY((\Mult0|auto_generated|op_2~50_combout  & ((\Mult0|auto_generated|op_1~60_combout ) # (!\Mult0|auto_generated|op_5~67 ))) # (!\Mult0|auto_generated|op_2~50_combout  & (\Mult0|auto_generated|op_1~60_combout  & 
// !\Mult0|auto_generated|op_5~67 )))
// \Mult0|auto_generated|op_5~72COUT1_164  = CARRY((\Mult0|auto_generated|op_2~50_combout  & ((\Mult0|auto_generated|op_1~60_combout ) # (!\Mult0|auto_generated|op_5~67COUT1_162 ))) # (!\Mult0|auto_generated|op_2~50_combout  & 
// (\Mult0|auto_generated|op_1~60_combout  & !\Mult0|auto_generated|op_5~67COUT1_162 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_2~50_combout ),
	.datab(\Mult0|auto_generated|op_1~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~62 ),
	.cin0(\Mult0|auto_generated|op_5~67 ),
	.cin1(\Mult0|auto_generated|op_5~67COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~72 ),
	.cout1(\Mult0|auto_generated|op_5~72COUT1_164 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~70 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~70 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~70 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~70 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_5~70 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~70 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~70 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~70 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxv_lcell \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\Mux6~1_combout  & ((\cmd~combout [2] & ((\Mult0|auto_generated|op_5~70_combout ))) # (!\cmd~combout [2] & (\Mux6~2_combout ))))

	.clk(gnd),
	.dataa(\Mux6~1_combout ),
	.datab(\Mux6~2_combout ),
	.datac(\Mult0|auto_generated|op_5~70_combout ),
	.datad(\cmd~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = "a088";
defparam \Mux1~0 .operation_mode = "normal";
defparam \Mux1~0 .output_mode = "comb_only";
defparam \Mux1~0 .register_cascade_mode = "off";
defparam \Mux1~0 .sum_lutc_input = "datac";
defparam \Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxv_lcell \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux1~0_combout ) # ((\cmd~combout [3] & ((\Mux7~0_combout ) # (\Mux6~0_combout ))))

	.clk(gnd),
	.dataa(\Mux7~0_combout ),
	.datab(\Mux6~0_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\cmd~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = "fef0";
defparam \Mux1~1 .operation_mode = "normal";
defparam \Mux1~1 .output_mode = "comb_only";
defparam \Mux1~1 .register_cascade_mode = "off";
defparam \Mux1~1 .sum_lutc_input = "datac";
defparam \Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxv_lcell \Mult0|auto_generated|le7a[8] (
// Equation(s):
// \Mult0|auto_generated|le7a [8] = LCELL(GND)

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le7a [8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le7a[8] .lut_mask = "0000";
defparam \Mult0|auto_generated|le7a[8] .operation_mode = "normal";
defparam \Mult0|auto_generated|le7a[8] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le7a[8] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le7a[8] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le7a[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxv_lcell \Mult0|auto_generated|le6a[9] (
// Equation(s):
// \Mult0|auto_generated|le6a [9] = LCELL(GND)

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le6a [9]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le6a[9] .lut_mask = "0000";
defparam \Mult0|auto_generated|le6a[9] .operation_mode = "normal";
defparam \Mult0|auto_generated|le6a[9] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le6a[9] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le6a[9] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le6a[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxv_lcell \Mult0|auto_generated|op_1~65 (
// Equation(s):
// \Mult0|auto_generated|op_1~65_combout  = (\Mult0|auto_generated|le7a [8] $ ((!\Mult0|auto_generated|op_1~57  & \Mult0|auto_generated|op_1~62 ) # (\Mult0|auto_generated|op_1~57  & \Mult0|auto_generated|op_1~62COUT1_140 ) $ (\Mult0|auto_generated|le6a 
// [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mult0|auto_generated|le7a [8]),
	.datac(vcc),
	.datad(\Mult0|auto_generated|le6a [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~57 ),
	.cin0(\Mult0|auto_generated|op_1~62 ),
	.cin1(\Mult0|auto_generated|op_1~62COUT1_140 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~65 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~65 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~65 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~65 .lut_mask = "c33c";
defparam \Mult0|auto_generated|op_1~65 .operation_mode = "normal";
defparam \Mult0|auto_generated|op_1~65 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~65 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~65 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxv_lcell \Mult0|auto_generated|op_2~55 (
// Equation(s):
// \Mult0|auto_generated|op_2~55_combout  = (((!\Mult0|auto_generated|op_2~52 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_2~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~55 .cin_used = "true";
defparam \Mult0|auto_generated|op_2~55 .lut_mask = "0f0f";
defparam \Mult0|auto_generated|op_2~55 .operation_mode = "normal";
defparam \Mult0|auto_generated|op_2~55 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~55 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~55 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxv_lcell \Mult0|auto_generated|op_5~75 (
// Equation(s):
// \Mult0|auto_generated|op_5~75_combout  = \Mult0|auto_generated|op_1~65_combout  $ (\Mult0|auto_generated|op_2~55_combout  $ (((!\Mult0|auto_generated|op_5~62  & \Mult0|auto_generated|op_5~72 ) # (\Mult0|auto_generated|op_5~62  & 
// \Mult0|auto_generated|op_5~72COUT1_164 ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_1~65_combout ),
	.datab(\Mult0|auto_generated|op_2~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~62 ),
	.cin0(\Mult0|auto_generated|op_5~72 ),
	.cin1(\Mult0|auto_generated|op_5~72COUT1_164 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~75 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~75 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~75 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~75 .lut_mask = "9696";
defparam \Mult0|auto_generated|op_5~75 .operation_mode = "normal";
defparam \Mult0|auto_generated|op_5~75 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~75 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~75 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxv_lcell \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\Mux6~1_combout  & ((\cmd~combout [2] & ((\Mult0|auto_generated|op_5~75_combout ))) # (!\cmd~combout [2] & (\Mux6~2_combout ))))

	.clk(gnd),
	.dataa(\Mux6~1_combout ),
	.datab(\Mux6~2_combout ),
	.datac(\Mult0|auto_generated|op_5~75_combout ),
	.datad(\cmd~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = "a088";
defparam \Mux0~0 .operation_mode = "normal";
defparam \Mux0~0 .output_mode = "comb_only";
defparam \Mux0~0 .register_cascade_mode = "off";
defparam \Mux0~0 .sum_lutc_input = "datac";
defparam \Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxv_lcell \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout ) # ((\cmd~combout [3] & ((\Mux6~0_combout ) # (\Mux7~0_combout ))))

	.clk(gnd),
	.dataa(\Mux0~0_combout ),
	.datab(\Mux6~0_combout ),
	.datac(\Mux7~0_combout ),
	.datad(\cmd~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = "feaa";
defparam \Mux0~1 .operation_mode = "normal";
defparam \Mux0~1 .output_mode = "comb_only";
defparam \Mux0~1 .register_cascade_mode = "off";
defparam \Mux0~1 .sum_lutc_input = "datac";
defparam \Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[0]~I (
	.datain(\Mux15~15_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[0]));
// synopsys translate_off
defparam \d_out[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[1]~I (
	.datain(\Mux14~6_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[1]));
// synopsys translate_off
defparam \d_out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[2]~I (
	.datain(\Mux13~7_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[2]));
// synopsys translate_off
defparam \d_out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[3]~I (
	.datain(\Mux12~6_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[3]));
// synopsys translate_off
defparam \d_out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[4]~I (
	.datain(\Mux11~6_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[4]));
// synopsys translate_off
defparam \d_out[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[5]~I (
	.datain(\Mux10~6_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[5]));
// synopsys translate_off
defparam \d_out[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[6]~I (
	.datain(\Mux9~6_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[6]));
// synopsys translate_off
defparam \d_out[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[7]~I (
	.datain(\Mux8~4_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[7]));
// synopsys translate_off
defparam \d_out[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[8]~I (
	.datain(\Mux7~5_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[8]));
// synopsys translate_off
defparam \d_out[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[9]~I (
	.datain(\Mux6~4_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[9]));
// synopsys translate_off
defparam \d_out[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[10]~I (
	.datain(\Mux5~1_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[10]));
// synopsys translate_off
defparam \d_out[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[11]~I (
	.datain(\Mux4~1_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[11]));
// synopsys translate_off
defparam \d_out[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[12]~I (
	.datain(\Mux3~1_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[12]));
// synopsys translate_off
defparam \d_out[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[13]~I (
	.datain(\Mux2~1_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[13]));
// synopsys translate_off
defparam \d_out[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[14]~I (
	.datain(\Mux1~1_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[14]));
// synopsys translate_off
defparam \d_out[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d_out[15]~I (
	.datain(\Mux0~1_combout ),
	.oe(\oe~combout ),
	.combout(),
	.padio(d_out[15]));
// synopsys translate_off
defparam \d_out[15]~I .operation_mode = "output";
// synopsys translate_on

endmodule
