Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  8 16:38:01 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SCS_ST_TEST_wrapper_timing_summary_routed.rpt -pb SCS_ST_TEST_wrapper_timing_summary_routed.pb -rpx SCS_ST_TEST_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SCS_ST_TEST_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.810     -271.183                    160                 2457        0.067        0.000                      0                 2457        0.019        0.000                       0                  1357  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SCS_ST_TEST_clk_wiz_0_0    {0.000 1.087}        2.174           460.000         
  clk_out2_SCS_ST_TEST_clk_wiz_0_0    {0.136 1.223}        2.174           460.000         
  clk_out3_SCS_ST_TEST_clk_wiz_0_0    {0.272 1.359}        2.174           460.000         
  clk_out4_SCS_ST_TEST_clk_wiz_0_0    {0.408 1.495}        2.174           460.000         
  clk_out5_SCS_ST_TEST_clk_wiz_0_0    {0.543 1.630}        2.174           460.000         
  clkfbout_SCS_ST_TEST_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1  {0.000 1.087}        2.174           459.982         
  clk_out1_SCS_ST_TEST_clk_wiz_1_0_1  {0.136 1.223}        2.174           459.982         
  clk_out2_SCS_ST_TEST_clk_wiz_1_0_1  {0.272 1.359}        2.174           459.982         
  clk_out3_SCS_ST_TEST_clk_wiz_1_0_1  {0.408 1.495}        2.174           459.982         
  clkfbout_SCS_ST_TEST_clk_wiz_1_0_1  {0.000 2.174}        4.348           229.991         
clk_fpga_0                            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SCS_ST_TEST_clk_wiz_0_0         -2.523      -33.625                     84                  172        0.262        0.000                      0                  172        0.019        0.000                       0                    98  
  clk_out2_SCS_ST_TEST_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     4  
  clk_out3_SCS_ST_TEST_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     4  
  clk_out4_SCS_ST_TEST_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     4  
  clk_out5_SCS_ST_TEST_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     4  
  clkfbout_SCS_ST_TEST_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    0.287        0.000                       0                     1  
  clk_out1_SCS_ST_TEST_clk_wiz_1_0_1                                                                                                                                                    0.019        0.000                       0                     4  
  clk_out2_SCS_ST_TEST_clk_wiz_1_0_1                                                                                                                                                    0.019        0.000                       0                     4  
  clk_out3_SCS_ST_TEST_clk_wiz_1_0_1                                                                                                                                                    0.019        0.000                       0                     4  
  clkfbout_SCS_ST_TEST_clk_wiz_1_0_1                                                                                                                                                    2.193        0.000                       0                     3  
clk_fpga_0                                  3.230        0.000                      0                 2210        0.067        0.000                      0                 2210        4.020        0.000                       0                  1223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_SCS_ST_TEST_clk_wiz_0_0    clk_out1_SCS_ST_TEST_clk_wiz_0_0         -0.926       -1.037                      2                    2        0.169        0.000                      0                    2  
clk_out3_SCS_ST_TEST_clk_wiz_0_0    clk_out1_SCS_ST_TEST_clk_wiz_0_0         -0.659       -0.659                      1                    2        0.144        0.000                      0                    2  
clk_out4_SCS_ST_TEST_clk_wiz_0_0    clk_out1_SCS_ST_TEST_clk_wiz_0_0         -1.085       -1.242                      2                    2        0.279        0.000                      0                    2  
clk_out5_SCS_ST_TEST_clk_wiz_0_0    clk_out1_SCS_ST_TEST_clk_wiz_0_0         -1.248       -1.553                      2                    2        0.430        0.000                      0                    2  
clk_out1_SCS_ST_TEST_clk_wiz_1_0_1  clk_out1_SCS_ST_TEST_clk_wiz_0_0         -0.973       -1.384                      2                    2        0.186        0.000                      0                    2  
clk_out2_SCS_ST_TEST_clk_wiz_1_0_1  clk_out1_SCS_ST_TEST_clk_wiz_0_0         -0.946       -1.267                      2                    2        0.106        0.000                      0                    2  
clk_out3_SCS_ST_TEST_clk_wiz_1_0_1  clk_out1_SCS_ST_TEST_clk_wiz_0_0         -1.111       -1.230                      2                    2        0.119        0.000                      0                    2  
clk_fpga_0                          clk_out1_SCS_ST_TEST_clk_wiz_0_0         -3.810     -229.184                     63                   63        0.087        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
  To Clock:  SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_ST_TEST_clk_wiz_0_0

Setup :           84  Failing Endpoints,  Worst Slack       -2.523ns,  Total Violation      -33.625ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.523ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.966ns (21.627%)  route 3.501ns (78.373%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 3.782 - 2.174 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     1.762    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.783     1.786    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X105Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDRE (Prop_fdre_C_Q)         0.419     2.205 r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/Q
                         net (fo=2, routed)           1.155     3.360    SCS_ST_TEST_i/SCS_ST_0/U0/p_9_in
    SLICE_X113Y83        LUT3 (Prop_lut3_I0_O)        0.299     3.659 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_11/O
                         net (fo=5, routed)           0.828     4.487    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_11_n_0
    SLICE_X112Y83        LUT6 (Prop_lut6_I2_O)        0.124     4.611 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_4/O
                         net (fo=3, routed)           0.816     5.427    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_4_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.124     5.551 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[3]_i_1/O
                         net (fo=2, routed)           0.702     6.253    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[3]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.605     3.782    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X105Y83        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[3]/C
                         clock pessimism              0.151     3.933    
                         clock uncertainty           -0.111     3.822    
    SLICE_X105Y83        FDRE (Setup_fdre_C_D)       -0.092     3.730    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[3]
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                 -2.523    

Slack (VIOLATED) :        -2.494ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.966ns (21.448%)  route 3.538ns (78.552%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 3.784 - 2.174 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     1.762    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.783     1.786    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X105Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDRE (Prop_fdre_C_Q)         0.419     2.205 r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/Q
                         net (fo=2, routed)           1.155     3.360    SCS_ST_TEST_i/SCS_ST_0/U0/p_9_in
    SLICE_X113Y83        LUT3 (Prop_lut3_I0_O)        0.299     3.659 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_11/O
                         net (fo=5, routed)           0.828     4.487    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_11_n_0
    SLICE_X112Y83        LUT6 (Prop_lut6_I2_O)        0.124     4.611 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_4/O
                         net (fo=3, routed)           0.816     5.427    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_4_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.124     5.551 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[3]_i_1/O
                         net (fo=2, routed)           0.739     6.290    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[3]_i_1_n_0
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.607     3.784    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[3]/C
                         clock pessimism              0.151     3.935    
                         clock uncertainty           -0.111     3.824    
    SLICE_X104Y85        FDRE (Setup_fdre_C_D)       -0.028     3.796    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[3]
  -------------------------------------------------------------------
                         required time                          3.796    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 -2.494    

Slack (VIOLATED) :        -2.462ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.966ns (21.532%)  route 3.520ns (78.468%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 3.784 - 2.174 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     1.762    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.783     1.786    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X105Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDRE (Prop_fdre_C_Q)         0.419     2.205 r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/Q
                         net (fo=2, routed)           1.155     3.360    SCS_ST_TEST_i/SCS_ST_0/U0/p_9_in
    SLICE_X113Y83        LUT3 (Prop_lut3_I0_O)        0.299     3.659 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_11/O
                         net (fo=5, routed)           0.828     4.487    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_11_n_0
    SLICE_X112Y83        LUT6 (Prop_lut6_I2_O)        0.124     4.611 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_4/O
                         net (fo=3, routed)           0.824     5.435    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_4_n_0
    SLICE_X108Y84        LUT6 (Prop_lut6_I1_O)        0.124     5.559 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_2/O
                         net (fo=2, routed)           0.713     6.272    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_2_n_0
    SLICE_X104Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.607     3.784    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X104Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[4]/C
                         clock pessimism              0.154     3.938    
                         clock uncertainty           -0.111     3.827    
    SLICE_X104Y86        FDRE (Setup_fdre_C_D)       -0.016     3.811    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[4]
  -------------------------------------------------------------------
                         required time                          3.811    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                 -2.462    

Slack (VIOLATED) :        -2.337ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.966ns (22.164%)  route 3.392ns (77.836%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 3.784 - 2.174 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     1.762    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.783     1.786    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X105Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDRE (Prop_fdre_C_Q)         0.419     2.205 r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/Q
                         net (fo=2, routed)           1.155     3.360    SCS_ST_TEST_i/SCS_ST_0/U0/p_9_in
    SLICE_X113Y83        LUT3 (Prop_lut3_I0_O)        0.299     3.659 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_11/O
                         net (fo=5, routed)           0.828     4.487    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_11_n_0
    SLICE_X112Y83        LUT6 (Prop_lut6_I2_O)        0.124     4.611 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_4/O
                         net (fo=3, routed)           0.824     5.435    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_4_n_0
    SLICE_X108Y84        LUT6 (Prop_lut6_I1_O)        0.124     5.559 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_2/O
                         net (fo=2, routed)           0.585     6.144    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_2_n_0
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.607     3.784    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[4]/C
                         clock pessimism              0.151     3.935    
                         clock uncertainty           -0.111     3.824    
    SLICE_X104Y85        FDRE (Setup_fdre_C_D)       -0.016     3.808    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[4]
  -------------------------------------------------------------------
                         required time                          3.808    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                 -2.337    

Slack (VIOLATED) :        -2.206ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.890ns (21.391%)  route 3.271ns (78.609%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 3.783 - 2.174 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     1.762    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.781     1.784    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.518     2.302 r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/Q
                         net (fo=4, routed)           1.217     3.519    SCS_ST_TEST_i/SCS_ST_0/U0/p_12_in
    SLICE_X112Y84        LUT4 (Prop_lut4_I0_O)        0.124     3.643 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_9/O
                         net (fo=3, routed)           0.694     4.337    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_9_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.124     4.461 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[2]_i_2/O
                         net (fo=1, routed)           0.588     5.049    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[2]_i_2_n_0
    SLICE_X110Y85        LUT6 (Prop_lut6_I2_O)        0.124     5.173 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[2]_i_1/O
                         net (fo=2, routed)           0.772     5.945    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[2]_i_1_n_0
    SLICE_X101Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606     3.783    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X101Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[2]/C
                         clock pessimism              0.114     3.897    
                         clock uncertainty           -0.111     3.786    
    SLICE_X101Y85        FDRE (Setup_fdre_C_D)       -0.047     3.739    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[2]
  -------------------------------------------------------------------
                         required time                          3.739    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                 -2.206    

Slack (VIOLATED) :        -2.005ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.890ns (22.362%)  route 3.090ns (77.638%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 3.784 - 2.174 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     1.762    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.781     1.784    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.518     2.302 r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/Q
                         net (fo=4, routed)           1.217     3.519    SCS_ST_TEST_i/SCS_ST_0/U0/p_12_in
    SLICE_X112Y84        LUT4 (Prop_lut4_I0_O)        0.124     3.643 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_9/O
                         net (fo=3, routed)           0.694     4.337    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_9_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.124     4.461 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[2]_i_2/O
                         net (fo=1, routed)           0.588     5.049    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[2]_i_2_n_0
    SLICE_X110Y85        LUT6 (Prop_lut6_I2_O)        0.124     5.173 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[2]_i_1/O
                         net (fo=2, routed)           0.591     5.764    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[2]_i_1_n_0
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.607     3.784    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[2]/C
                         clock pessimism              0.114     3.898    
                         clock uncertainty           -0.111     3.787    
    SLICE_X104Y85        FDRE (Setup_fdre_C_D)       -0.028     3.759    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[2]
  -------------------------------------------------------------------
                         required time                          3.759    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                 -2.005    

Slack (VIOLATED) :        -1.925ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.890ns (23.202%)  route 2.946ns (76.798%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 3.784 - 2.174 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     1.762    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.781     1.784    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.518     2.302 r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[0]/Q
                         net (fo=5, routed)           1.068     3.370    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg_n_0_[0]
    SLICE_X110Y85        LUT4 (Prop_lut4_I0_O)        0.124     3.494 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[0]_i_3/O
                         net (fo=3, routed)           0.595     4.090    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[0]_i_3_n_0
    SLICE_X110Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.214 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_5/O
                         net (fo=4, routed)           0.583     4.796    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_5_n_0
    SLICE_X112Y83        LUT3 (Prop_lut3_I0_O)        0.124     4.920 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[1]_i_1/O
                         net (fo=2, routed)           0.699     5.620    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[1]_i_1_n_0
    SLICE_X105Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.607     3.784    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X105Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[1]/C
                         clock pessimism              0.114     3.898    
                         clock uncertainty           -0.111     3.787    
    SLICE_X105Y85        FDRE (Setup_fdre_C_D)       -0.092     3.695    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[1]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                 -1.925    

Slack (VIOLATED) :        -1.914ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.890ns (22.987%)  route 2.982ns (77.013%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 3.784 - 2.174 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     1.762    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.781     1.784    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.518     2.302 r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[0]/Q
                         net (fo=5, routed)           1.068     3.370    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg_n_0_[0]
    SLICE_X110Y85        LUT4 (Prop_lut4_I0_O)        0.124     3.494 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[0]_i_3/O
                         net (fo=3, routed)           0.595     4.090    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[0]_i_3_n_0
    SLICE_X110Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.214 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_5/O
                         net (fo=4, routed)           0.583     4.796    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[4]_i_5_n_0
    SLICE_X112Y83        LUT3 (Prop_lut3_I0_O)        0.124     4.920 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[1]_i_1/O
                         net (fo=2, routed)           0.735     5.656    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[1]_i_1_n_0
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.607     3.784    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[1]/C
                         clock pessimism              0.114     3.898    
                         clock uncertainty           -0.111     3.787    
    SLICE_X104Y85        FDRE (Setup_fdre_C_D)       -0.045     3.742    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[1]
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                 -1.914    

Slack (VIOLATED) :        -1.100ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.900ns (29.919%)  route 2.108ns (70.081%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 3.782 - 2.174 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     1.762    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.781     1.784    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.478     2.262 r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/Q
                         net (fo=2, routed)           0.959     3.221    SCS_ST_TEST_i/SCS_ST_0/U0/p_11_in
    SLICE_X110Y84        LUT3 (Prop_lut3_I0_O)        0.298     3.519 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[0]_i_2/O
                         net (fo=3, routed)           0.610     4.129    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[0]_i_2_n_0
    SLICE_X107Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.253 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[0]_i_1/O
                         net (fo=2, routed)           0.539     4.792    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.605     3.782    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X105Y83        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[0]/C
                         clock pessimism              0.114     3.896    
                         clock uncertainty           -0.111     3.785    
    SLICE_X105Y83        FDRE (Setup_fdre_C_D)       -0.093     3.692    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[0]
  -------------------------------------------------------------------
                         required time                          3.692    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                 -1.100    

Slack (VIOLATED) :        -1.068ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.900ns (29.761%)  route 2.124ns (70.239%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 3.784 - 2.174 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     1.762    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.781     1.784    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.478     2.262 r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/Q
                         net (fo=2, routed)           0.959     3.221    SCS_ST_TEST_i/SCS_ST_0/U0/p_11_in
    SLICE_X110Y84        LUT3 (Prop_lut3_I0_O)        0.298     3.519 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[0]_i_2/O
                         net (fo=3, routed)           0.610     4.129    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[0]_i_2_n_0
    SLICE_X107Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.253 r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[0]_i_1/O
                         net (fo=2, routed)           0.555     4.808    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY[0]_i_1_n_0
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.607     3.784    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[0]/C
                         clock pessimism              0.114     3.898    
                         clock uncertainty           -0.111     3.787    
    SLICE_X104Y85        FDRE (Setup_fdre_C_D)       -0.047     3.740    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[0]
  -------------------------------------------------------------------
                         required time                          3.740    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 -1.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     0.580    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.634     0.636    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/Q
                         net (fo=2, routed)           0.118     0.895    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[19]
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.003 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.003    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[19]
    SLICE_X111Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.904     0.906    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism             -0.270     0.636    
    SLICE_X111Y84        FDRE (Hold_fdre_C_D)         0.105     0.741    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     0.580    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.635     0.637    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/Q
                         net (fo=2, routed)           0.120     0.898    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[31]
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.006 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.006    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[31]
    SLICE_X111Y87        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.906     0.908    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y87        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                         clock pessimism             -0.271     0.637    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.105     0.742    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     0.580    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.634     0.636    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/Q
                         net (fo=2, routed)           0.120     0.897    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[27]
    SLICE_X111Y86        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.005 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.005    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[27]
    SLICE_X111Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.905     0.907    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism             -0.271     0.636    
    SLICE_X111Y86        FDRE (Hold_fdre_C_D)         0.105     0.741    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     0.580    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.630     0.632    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y80        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.120     0.893    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X111Y80        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.001 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.001    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[3]
    SLICE_X111Y80        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.900     0.902    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y80        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.270     0.632    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.105     0.737    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     0.580    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.631     0.633    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y81        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141     0.774 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           0.122     0.895    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[7]
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.003 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.003    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[7]
    SLICE_X111Y81        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.901     0.903    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y81        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.270     0.633    
    SLICE_X111Y81        FDRE (Hold_fdre_C_D)         0.105     0.738    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     0.580    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.632     0.634    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y82        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141     0.775 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=2, routed)           0.122     0.896    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.004 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.004    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[11]
    SLICE_X111Y82        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.902     0.904    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y82        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism             -0.270     0.634    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.105     0.739    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     0.580    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.634     0.636    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/Q
                         net (fo=2, routed)           0.122     0.898    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[23]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.006 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.006    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[23]
    SLICE_X111Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.905     0.907    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                         clock pessimism             -0.271     0.636    
    SLICE_X111Y85        FDRE (Hold_fdre_C_D)         0.105     0.741    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     0.580    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.634     0.636    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=2, routed)           0.115     0.892    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[16]
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.007 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.007    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[16]
    SLICE_X111Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.904     0.906    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism             -0.270     0.636    
    SLICE_X111Y84        FDRE (Hold_fdre_C_D)         0.105     0.741    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     0.580    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.633     0.635    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y83        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=2, routed)           0.123     0.898    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[15]
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.006 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.006    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[15]
    SLICE_X111Y83        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.903     0.905    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y83        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism             -0.270     0.635    
    SLICE_X111Y83        FDRE (Hold_fdre_C_D)         0.105     0.740    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     0.580    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.631     0.633    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y81        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141     0.774 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.117     0.891    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.006 r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.006    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[4]
    SLICE_X111Y81        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.901     0.903    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y81        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.270     0.633    
    SLICE_X111Y81        FDRE (Hold_fdre_C_D)         0.105     0.738    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SCS_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y0    SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     IDDR/C              n/a            1.474         2.174       0.700      ILOGIC_X1Y84     SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[0]idline_reg[8]/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X108Y83    SCS_ST_TEST_i/SCS_ST_0/U0/DRDY_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X105Y83    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X105Y85    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X101Y85    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X105Y83    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X104Y86    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X104Y85    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y80    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y80    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y80    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y80    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y83    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y83    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y85    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X101Y85    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y83    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y83    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y85    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y85    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y85    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y85    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y86    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y86    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y86    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y86    SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y83    SCS_ST_TEST_i/SCS_ST_0/U0/DRDY_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y85    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out2_SCS_ST_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SCS_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.136 1.223 }
Period(ns):         2.174
Sources:            { SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y2    SCS_ST_TEST_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X105Y87    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X106Y83    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y83    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y83    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y87    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y87    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y87    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y87    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y83    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y83    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out3_SCS_ST_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SCS_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.272 1.359 }
Period(ns):         2.174
Sources:            { SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y3    SCS_ST_TEST_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X102Y83    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y86    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X102Y83    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y86    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X102Y83    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y86    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X102Y83    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X102Y83    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y86    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y86    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out4_SCS_ST_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_SCS_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.408 1.495 }
Period(ns):         2.174
Sources:            { SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y4    SCS_ST_TEST_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X113Y85    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y82    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y82    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y82    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y85    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y85    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y85    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y85    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y82    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y82    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_SCS_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out5_SCS_ST_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_SCS_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.543 1.630 }
Period(ns):         2.174
Sources:            { SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y1    SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X108Y84    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y84    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y84    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y84    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y84    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y84    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y84    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y84    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y84    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y84    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SCS_ST_TEST_clk_wiz_0_0
  To Clock:  clkfbout_SCS_ST_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SCS_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8    SCS_ST_TEST_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1
  To Clock:  SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2.174       97.826     MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_ST_TEST_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_ST_TEST_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SCS_ST_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.136 1.223 }
Period(ns):         2.174
Sources:            { SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y5    SCS_ST_TEST_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X108Y85    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y85    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y85    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y85    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y85    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y85    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y85    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y85    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y85    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y85    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_ST_TEST_clk_wiz_1_0_1
  To Clock:  clk_out2_SCS_ST_TEST_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SCS_ST_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.272 1.359 }
Period(ns):         2.174
Sources:            { SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y6    SCS_ST_TEST_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X102Y82    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y83    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X102Y82    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X102Y82    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y83    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y83    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y83    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y83    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X102Y82    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X102Y82    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_ST_TEST_clk_wiz_1_0_1
  To Clock:  clk_out3_SCS_ST_TEST_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SCS_ST_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.408 1.495 }
Period(ns):         2.174
Sources:            { SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y7    SCS_ST_TEST_i/clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X102Y86    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y86    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X102Y86    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y86    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X102Y86    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y86    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X102Y86    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y86    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X102Y86    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y86    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SCS_ST_TEST_clk_wiz_1_0_1
  To Clock:  clkfbout_SCS_ST_TEST_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SCS_ST_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.000 2.174 }
Period(ns):         4.348
Sources:            { SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.348       2.193      BUFGCTRL_X0Y9    SCS_ST_TEST_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.348       3.099      MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.348       3.099      MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.348       95.652     MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.348       209.012    MMCME2_ADV_X1Y0  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 2.597ns (38.467%)  route 4.154ns (61.533%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.653     2.947    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y97         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.018     4.384    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.327     4.711 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.990     5.701    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.358     6.059 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.991     7.050    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y100        LUT4 (Prop_lut4_I3_O)        0.328     7.378 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.378    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.891 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.206 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           1.155     9.361    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X31Y104        LUT3 (Prop_lut3_I0_O)        0.337     9.698 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.698    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X31Y104        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.699    12.878    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y104        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.075    12.928    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 2.717ns (41.304%)  route 3.861ns (58.696%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.653     2.947    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y97         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.018     4.384    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.327     4.711 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.990     5.701    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.358     6.059 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.991     7.050    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y100        LUT4 (Prop_lut4_I3_O)        0.328     7.378 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.378    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.891 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.008 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.008    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.331 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.862     9.193    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X31Y104        LUT3 (Prop_lut3_I0_O)        0.332     9.525 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.525    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X31Y104        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.699    12.878    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y104        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.075    12.928    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.437ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 2.602ns (39.760%)  route 3.942ns (60.240%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.653     2.947    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y97         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.018     4.384    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.327     4.711 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.990     5.701    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.358     6.059 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.991     7.050    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y100        LUT4 (Prop_lut4_I3_O)        0.328     7.378 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.378    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.891 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.214 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.943     9.157    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X31Y104        LUT3 (Prop_lut3_I0_O)        0.334     9.491 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.491    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X31Y104        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.699    12.878    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y104        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.075    12.928    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  3.437    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.376ns (37.743%)  route 3.919ns (62.257%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.653     2.947    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y97         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.018     4.384    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.327     4.711 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.990     5.701    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.358     6.059 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.991     7.050    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y100        LUT4 (Prop_lut4_I3_O)        0.328     7.378 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.378    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.986 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.920     8.906    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X31Y103        LUT3 (Prop_lut3_I0_O)        0.336     9.242 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.242    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X31Y103        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.699    12.878    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y103        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)        0.075    12.928    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 2.602ns (41.391%)  route 3.684ns (58.609%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.653     2.947    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y97         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.018     4.384    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.327     4.711 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.990     5.701    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.358     6.059 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.991     7.050    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y100        LUT4 (Prop_lut4_I3_O)        0.328     7.378 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.378    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.891 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.008 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.008    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.227 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.685     8.912    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X31Y103        LUT3 (Prop_lut3_I0_O)        0.321     9.233 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.233    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X31Y103        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.699    12.878    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y103        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)        0.075    12.928    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 2.684ns (43.078%)  route 3.547ns (56.922%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.653     2.947    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y97         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.018     4.384    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.327     4.711 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.990     5.701    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.358     6.059 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.991     7.050    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y100        LUT4 (Prop_lut4_I3_O)        0.328     7.378 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.378    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.891 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.008 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.008    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.323 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.548     8.871    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X31Y103        LUT3 (Prop_lut3_I0_O)        0.307     9.178 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.178    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X31Y103        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.699    12.878    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y103        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)        0.031    12.884    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 2.485ns (40.233%)  route 3.691ns (59.767%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.653     2.947    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y97         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.018     4.384    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.327     4.711 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.990     5.701    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.358     6.059 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.991     7.050    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y100        LUT4 (Prop_lut4_I3_O)        0.328     7.378 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.378    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.891 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.130 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.693     8.822    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X31Y104        LUT3 (Prop_lut3_I0_O)        0.301     9.123 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.123    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X31Y104        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.699    12.878    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y104        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.031    12.884    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 1.724ns (30.437%)  route 3.940ns (69.563%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.737     3.031    SCS_ST_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=2, routed)           1.431     5.912    SCS_ST_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X39Y91         LUT4 (Prop_lut4_I3_O)        0.124     6.036 r  SCS_ST_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=1, routed)           0.723     6.759    SCS_ST_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DBus_Reg
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.150     6.909 r  SCS_ST_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=1, routed)           1.786     8.695    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_0
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.604    12.783    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.129    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X103Y85        FDRE (Setup_fdre_C_D)       -0.275    12.483    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 2.303ns (37.369%)  route 3.860ns (62.631%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.653     2.947    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y97         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.018     4.384    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.327     4.711 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.990     5.701    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.358     6.059 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.991     7.050    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y100        LUT4 (Prop_lut4_I3_O)        0.328     7.378 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.378    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.922 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.861     8.783    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X31Y103        LUT3 (Prop_lut3_I0_O)        0.327     9.110 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.110    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X31Y103        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.699    12.878    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y103        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)        0.075    12.928    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 2.602ns (43.284%)  route 3.410ns (56.716%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.653     2.947    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y97         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.018     4.384    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.327     4.711 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.990     5.701    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.358     6.059 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.991     7.050    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y100        LUT4 (Prop_lut4_I3_O)        0.328     7.378 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.378    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.891 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.008 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.008    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.247 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.411     8.658    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X31Y103        LUT3 (Prop_lut3_I0_O)        0.301     8.959 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.959    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X31Y103        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.699    12.878    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y103        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)        0.031    12.884    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  3.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.558     0.894    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y94         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.056     1.090    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X34Y94         SRLC32E                                      r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.825     1.191    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.555     0.891    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y87         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.112     1.167    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y88         SRLC32E                                      r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.823     1.189    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.005%)  route 0.159ns (52.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.575     0.911    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.159     1.211    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y94         SRLC32E                                      r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.844     1.210    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.325%)  route 0.177ns (55.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.558     0.894    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y94         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.177     1.212    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y94         SRLC32E                                      r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.825     1.191    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.230ns (51.056%)  route 0.220ns (48.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.559     0.895    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/Q
                         net (fo=5, routed)           0.102     1.124    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[5]
    SLICE_X33Y99         LUT5 (Prop_lut5_I4_O)        0.102     1.226 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[5]_i_1/O
                         net (fo=1, routed)           0.119     1.345    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[5]
    SLICE_X34Y100        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.912     1.278    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y100        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)        -0.007     1.236    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (43.986%)  route 0.266ns (56.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.549     0.885    SCS_ST_TEST_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y87         FDRE                                         r  SCS_ST_TEST_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  SCS_ST_TEST_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/Q
                         net (fo=1, routed)           0.266     1.315    SCS_ST_TEST_i/DATA/U0/gpio_core_1/gpio_Data_In[2]
    SLICE_X44Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.360 r  SCS_ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.360    SCS_ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[2]_i_1_n_0
    SLICE_X44Y88         FDRE                                         r  SCS_ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.822     1.188    SCS_ST_TEST_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y88         FDRE                                         r  SCS_ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X44Y88         FDRE (Hold_fdre_C_D)         0.092     1.245    SCS_ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.721%)  route 0.204ns (52.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.659     0.995    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 f  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/Q
                         net (fo=4, routed)           0.204     1.340    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg_0
    SLICE_X29Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.385 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.385    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i0
    SLICE_X29Y99         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.845     1.211    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.556     0.892    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y88         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.110     1.143    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X34Y89         SRLC32E                                      r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.823     1.189    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.025    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.557     0.893    SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  SCS_ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.110     1.144    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X34Y91         SRLC32E                                      r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.824     1.190    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.026    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.765%)  route 0.103ns (42.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.576     0.912    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y95         FDRE                                         r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.103     1.156    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X30Y96         SRLC32E                                      r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.844     1.210    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.037    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y93    SCS_ST_TEST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y93    SCS_ST_TEST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y93    SCS_ST_TEST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y93    SCS_ST_TEST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y92    SCS_ST_TEST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y92    SCS_ST_TEST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y92    SCS_ST_TEST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y89    SCS_ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[6].reg1_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y89    SCS_ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SCS_ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_ST_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.926ns,  Total Violation       -1.037ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.926ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_ST_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_ST_TEST_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        1.177ns  (logic 0.459ns (39.011%)  route 0.718ns (60.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 3.783 - 2.174 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 3.084 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_ST_TEST_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     2.985    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.730 f  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.125    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out2_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SCS_ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.858     3.084    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[1]
    SLICE_X106Y83        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y83        FDRE (Prop_fdre_C_Q)         0.459     3.543 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[9]/Q
                         net (fo=1, routed)           0.718     4.260    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[9]
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606     3.783    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[9]/C
                         clock pessimism             -0.174     3.609    
                         clock uncertainty           -0.231     3.378    
    SLICE_X103Y84        FDRE (Setup_fdre_C_D)       -0.043     3.335    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[9]
  -------------------------------------------------------------------
                         required time                          3.335    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                                 -0.926    

Slack (VIOLATED) :        -0.111ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_ST_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_ST_TEST_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        1.523ns  (logic 0.456ns (29.945%)  route 1.067ns (70.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 3.783 - 2.174 ) 
    Source Clock Delay      (SCD):    1.787ns = ( 1.923 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     1.898    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.817 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     0.038    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out2_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.139 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.784     1.923    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[1]
    SLICE_X105Y87        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456     2.379 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[1]/Q
                         net (fo=1, routed)           1.067     3.446    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[1]
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606     3.783    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[1]/C
                         clock pessimism             -0.174     3.609    
                         clock uncertainty           -0.231     3.378    
    SLICE_X102Y84        FDRE (Setup_fdre_C_D)       -0.043     3.335    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[1]
  -------------------------------------------------------------------
                         required time                          3.335    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                 -0.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_ST_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_ST_TEST_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.467%)  route 0.516ns (78.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.609ns = ( 0.745 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     0.715    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.406 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.112    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out2_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.607     0.745    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[1]
    SLICE_X105Y87        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.141     0.886 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[1]/Q
                         net (fo=1, routed)           0.516     1.401    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[1]
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.874     0.876    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[1]/C
                         clock pessimism              0.049     0.925    
                         clock uncertainty            0.231     1.156    
    SLICE_X102Y84        FDRE (Hold_fdre_C_D)         0.076     1.232    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_ST_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_ST_TEST_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        0.449ns  (logic 0.146ns (32.546%)  route 0.303ns (67.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.634ns = ( 1.857 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_ST_TEST_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     1.802    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.681 f  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.199    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out2_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.225 f  SCS_ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.632     1.857    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[1]
    SLICE_X106Y83        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y83        FDRE (Prop_fdre_C_Q)         0.146     2.003 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[9]/Q
                         net (fo=1, routed)           0.303     2.305    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[9]
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.874     0.876    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[9]/C
                         clock pessimism              0.049     0.925    
                         clock uncertainty            0.231     1.156    
    SLICE_X103Y84        FDRE (Hold_fdre_C_D)         0.076     1.232    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  1.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_ST_TEST_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.659ns,  Total Violation       -0.659ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_ST_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_ST_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.855ns  (logic 0.524ns (61.286%)  route 0.331ns (38.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 3.783 - 2.174 ) 
    Source Clock Delay      (SCD):    1.783ns = ( 3.142 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_ST_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     3.121    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.594 f  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.261    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out3_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SCS_ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           1.780     3.142    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[2]
    SLICE_X102Y83        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y83        FDRE (Prop_fdre_C_Q)         0.524     3.666 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[10]/Q
                         net (fo=1, routed)           0.331     3.997    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[10]
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606     3.783    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[10]/C
                         clock pessimism             -0.174     3.609    
                         clock uncertainty           -0.231     3.378    
    SLICE_X103Y84        FDRE (Setup_fdre_C_D)       -0.040     3.338    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[10]
  -------------------------------------------------------------------
                         required time                          3.338    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_ST_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_ST_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        1.184ns  (logic 0.456ns (38.516%)  route 0.728ns (61.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 3.783 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 2.136 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     2.034    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.681 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.174    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out3_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           1.861     2.136    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[2]
    SLICE_X107Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDRE (Prop_fdre_C_Q)         0.456     2.592 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[2]/Q
                         net (fo=1, routed)           0.728     3.320    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[2]
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606     3.783    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[2]/C
                         clock pessimism             -0.174     3.609    
                         clock uncertainty           -0.231     3.378    
    SLICE_X102Y84        FDRE (Setup_fdre_C_D)       -0.016     3.362    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[2]
  -------------------------------------------------------------------
                         required time                          3.362    
                         arrival time                          -3.320    
  -------------------------------------------------------------------
                         slack                                  0.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_ST_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_ST_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.062%)  route 0.313ns (68.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.635ns = ( 0.906 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     0.851    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.270 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.248    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out3_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           0.633     0.906    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[2]
    SLICE_X107Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDRE (Prop_fdre_C_Q)         0.141     1.047 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[2]/Q
                         net (fo=1, routed)           0.313     1.360    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[2]
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.874     0.876    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[2]/C
                         clock pessimism              0.049     0.925    
                         clock uncertainty            0.231     1.156    
    SLICE_X102Y84        FDRE (Hold_fdre_C_D)         0.060     1.216    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_ST_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_ST_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.279ns  (logic 0.167ns (59.856%)  route 0.112ns (40.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns = ( 1.965 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_ST_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     1.938    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.817 f  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.335    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out3_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SCS_ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           0.605     1.965    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[2]
    SLICE_X102Y83        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y83        FDRE (Prop_fdre_C_Q)         0.167     2.132 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[10]/Q
                         net (fo=1, routed)           0.112     2.244    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[10]
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.874     0.876    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[10]/C
                         clock pessimism              0.049     0.925    
                         clock uncertainty            0.231     1.156    
    SLICE_X103Y84        FDRE (Hold_fdre_C_D)         0.078     1.234    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  1.010    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_ST_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -1.085ns,  Total Violation       -1.242ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.085ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_ST_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_ST_TEST_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        1.056ns  (logic 0.459ns (43.463%)  route 0.597ns (56.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 3.784 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 3.361 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_ST_TEST_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     3.257    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.458 f  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.397    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out4_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SCS_ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           1.863     3.361    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[3]
    SLICE_X113Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.459     3.820 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[11]/Q
                         net (fo=1, routed)           0.597     4.417    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[11]
    SLICE_X105Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.607     3.784    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X105Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/C
                         clock pessimism             -0.174     3.610    
                         clock uncertainty           -0.231     3.379    
    SLICE_X105Y86        FDRE (Setup_fdre_C_D)       -0.047     3.332    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]
  -------------------------------------------------------------------
                         required time                          3.332    
                         arrival time                          -4.417    
  -------------------------------------------------------------------
                         slack                                 -1.085    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_ST_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_ST_TEST_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        1.205ns  (logic 0.456ns (37.832%)  route 0.749ns (62.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 3.784 - 2.174 ) 
    Source Clock Delay      (SCD):    1.862ns = ( 2.270 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     2.170    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -1.545 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     0.310    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out4_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.411 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           1.859     2.270    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[3]
    SLICE_X110Y82        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.456     2.726 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[3]/Q
                         net (fo=1, routed)           0.749     3.475    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[3]
    SLICE_X105Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.607     3.784    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X105Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[3]/C
                         clock pessimism             -0.174     3.610    
                         clock uncertainty           -0.231     3.379    
    SLICE_X105Y86        FDRE (Setup_fdre_C_D)       -0.061     3.318    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[3]
  -------------------------------------------------------------------
                         required time                          3.318    
                         arrival time                          -3.475    
  -------------------------------------------------------------------
                         slack                                 -0.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_ST_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_ST_TEST_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.236%)  route 0.325ns (69.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.634ns = ( 1.041 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     0.987    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122    -0.134 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.384    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out4_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.632     1.041    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[3]
    SLICE_X110Y82        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.141     1.182 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[3]/Q
                         net (fo=1, routed)           0.325     1.508    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[3]
    SLICE_X105Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.876     0.878    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X105Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[3]/C
                         clock pessimism              0.049     0.927    
                         clock uncertainty            0.231     1.158    
    SLICE_X105Y86        FDRE (Hold_fdre_C_D)         0.070     1.228    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_ST_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_ST_TEST_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        0.396ns  (logic 0.146ns (36.863%)  route 0.250ns (63.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.636ns = ( 2.130 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_ST_TEST_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     2.074    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.953 f  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     1.471    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out4_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 f  SCS_ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.634     2.130    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[3]
    SLICE_X113Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.146     2.276 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[11]/Q
                         net (fo=1, routed)           0.250     2.526    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[11]
    SLICE_X105Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.876     0.878    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X105Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]/C
                         clock pessimism              0.049     0.927    
                         clock uncertainty            0.231     1.158    
    SLICE_X105Y86        FDRE (Hold_fdre_C_D)         0.075     1.233    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  1.293    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_SCS_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_ST_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -1.248ns,  Total Violation       -1.553ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.248ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_ST_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_ST_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        1.104ns  (logic 0.524ns (47.484%)  route 0.580ns (52.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 3.783 - 2.174 ) 
    Source Clock Delay      (SCD):    1.862ns = ( 3.492 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_ST_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     3.392    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -0.323 f  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     1.532    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out5_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           1.859     3.492    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[4]
    SLICE_X108Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDRE (Prop_fdre_C_Q)         0.524     4.016 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[12]/Q
                         net (fo=1, routed)           0.580     4.596    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[12]
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606     3.783    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[12]/C
                         clock pessimism             -0.174     3.609    
                         clock uncertainty           -0.231     3.378    
    SLICE_X102Y84        FDRE (Setup_fdre_C_D)       -0.030     3.348    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[12]
  -------------------------------------------------------------------
                         required time                          3.348    
                         arrival time                          -4.596    
  -------------------------------------------------------------------
                         slack                                 -1.248    

Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_ST_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_ST_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        1.262ns  (logic 0.456ns (36.138%)  route 0.806ns (63.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 3.783 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 2.407 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.762     2.305    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -1.410 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     0.445    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out5_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           1.861     2.407    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[4]
    SLICE_X110Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456     2.863 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[4]/Q
                         net (fo=1, routed)           0.806     3.669    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[4]
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606     3.783    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[4]/C
                         clock pessimism             -0.174     3.609    
                         clock uncertainty           -0.231     3.378    
    SLICE_X102Y84        FDRE (Setup_fdre_C_D)       -0.013     3.365    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[4]
  -------------------------------------------------------------------
                         required time                          3.365    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                 -0.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_ST_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_ST_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.947%)  route 0.330ns (70.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.636ns = ( 1.179 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     1.123    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     0.519    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out5_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           0.634     1.179    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[4]
    SLICE_X110Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141     1.320 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[4]/Q
                         net (fo=1, routed)           0.330     1.650    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[4]
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.874     0.876    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[4]/C
                         clock pessimism              0.049     0.925    
                         clock uncertainty            0.231     1.156    
    SLICE_X102Y84        FDRE (Hold_fdre_C_D)         0.064     1.220    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             1.486ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_ST_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_ST_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.431ns  (logic 0.167ns (38.790%)  route 0.264ns (61.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.635ns = ( 2.265 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_ST_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.580     2.210    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     1.089 f  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     1.606    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out5_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           0.633     2.265    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[4]
    SLICE_X108Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDRE (Prop_fdre_C_Q)         0.167     2.432 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[12]/Q
                         net (fo=1, routed)           0.264     2.696    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[12]
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.874     0.876    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[12]/C
                         clock pessimism              0.049     0.925    
                         clock uncertainty            0.231     1.156    
    SLICE_X102Y84        FDRE (Hold_fdre_C_D)         0.053     1.209    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  1.486    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_ST_TEST_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_ST_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.973ns,  Total Violation       -1.384ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_ST_TEST_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        1.231ns  (logic 0.524ns (42.572%)  route 0.707ns (57.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 3.783 - 2.174 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 3.084 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           1.803     3.026    SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.767 f  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.122    SCS_ST_TEST_i/clk_wiz_1/inst/clk_out1_SCS_ST_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.223 f  SCS_ST_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     3.084    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[5]
    SLICE_X108Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.524     3.608 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[13]/Q
                         net (fo=1, routed)           0.707     4.315    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[13]
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606     3.783    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/C
                         clock pessimism              0.000     3.783    
                         clock uncertainty           -0.427     3.355    
    SLICE_X102Y84        FDRE (Setup_fdre_C_D)       -0.013     3.342    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]
  -------------------------------------------------------------------
                         required time                          3.342    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.412ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_ST_TEST_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        1.678ns  (logic 0.456ns (27.174%)  route 1.222ns (72.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 3.783 - 2.174 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 1.997 - 0.136 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           1.803     1.939    SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.854 r  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.035    SCS_ST_TEST_i/clk_wiz_1/inst/clk_out1_SCS_ST_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.136 r  SCS_ST_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     1.997    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[5]
    SLICE_X109Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.456     2.453 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[5]/Q
                         net (fo=1, routed)           1.222     3.675    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[5]
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606     3.783    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[5]/C
                         clock pessimism              0.000     3.783    
                         clock uncertainty           -0.427     3.355    
    SLICE_X103Y84        FDRE (Setup_fdre_C_D)       -0.092     3.263    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[5]
  -------------------------------------------------------------------
                         required time                          3.263    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 -0.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_ST_TEST_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.357%)  route 0.627ns (81.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.633ns = ( 0.769 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           0.595     0.730    SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.419 r  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.110    SCS_ST_TEST_i/clk_wiz_1/inst/clk_out1_SCS_ST_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.136 r  SCS_ST_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.633     0.769    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[5]
    SLICE_X109Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141     0.910 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[5]/Q
                         net (fo=1, routed)           0.627     1.537    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[5]
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.874     0.876    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[5]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.427     1.303    
    SLICE_X103Y84        FDRE (Hold_fdre_C_D)         0.047     1.350    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_ST_TEST_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        0.470ns  (logic 0.167ns (35.543%)  route 0.303ns (64.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.633ns = ( 1.856 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_ST_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           0.595     1.817    SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.668 f  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.197    SCS_ST_TEST_i/clk_wiz_1/inst/clk_out1_SCS_ST_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.223 f  SCS_ST_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.633     1.856    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[5]
    SLICE_X108Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.167     2.023 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[13]/Q
                         net (fo=1, routed)           0.303     2.325    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[13]
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.874     0.876    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.427     1.303    
    SLICE_X102Y84        FDRE (Hold_fdre_C_D)         0.064     1.367    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.958    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_ST_TEST_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_ST_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.946ns,  Total Violation       -1.267ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_ST_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_ST_TEST_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        1.118ns  (logic 0.524ns (46.873%)  route 0.594ns (53.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 3.783 - 2.174 ) 
    Source Clock Delay      (SCD):    1.779ns = ( 3.138 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_ST_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           1.803     3.162    SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.631 f  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.258    SCS_ST_TEST_i/clk_wiz_1/inst/clk_out2_SCS_ST_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.359 f  SCS_ST_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.779     3.138    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[6]
    SLICE_X102Y82        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y82        FDRE (Prop_fdre_C_Q)         0.524     3.662 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[14]/Q
                         net (fo=1, routed)           0.594     4.256    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[14]
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606     3.783    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/C
                         clock pessimism              0.000     3.783    
                         clock uncertainty           -0.427     3.355    
    SLICE_X102Y84        FDRE (Setup_fdre_C_D)       -0.045     3.310    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]
  -------------------------------------------------------------------
                         required time                          3.310    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_ST_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_ST_TEST_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        1.498ns  (logic 0.456ns (30.437%)  route 1.042ns (69.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 3.783 - 2.174 ) 
    Source Clock Delay      (SCD):    1.860ns = ( 2.132 - 0.272 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_ST_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           1.803     2.075    SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.718 r  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.171    SCS_ST_TEST_i/clk_wiz_1/inst/clk_out2_SCS_ST_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.272 r  SCS_ST_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.860     2.132    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[6]
    SLICE_X110Y83        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDRE (Prop_fdre_C_Q)         0.456     2.588 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[6]/Q
                         net (fo=1, routed)           1.042     3.630    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[6]
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606     3.783    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[6]/C
                         clock pessimism              0.000     3.783    
                         clock uncertainty           -0.427     3.355    
    SLICE_X103Y84        FDRE (Setup_fdre_C_D)       -0.047     3.308    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[6]
  -------------------------------------------------------------------
                         required time                          3.308    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                 -0.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_ST_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_ST_TEST_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.302%)  route 0.439ns (75.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.633ns = ( 0.904 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_ST_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           0.595     0.866    SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.283 r  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.246    SCS_ST_TEST_i/clk_wiz_1/inst/clk_out2_SCS_ST_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.272 r  SCS_ST_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.633     0.904    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[6]
    SLICE_X110Y83        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDRE (Prop_fdre_C_Q)         0.141     1.045 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[6]/Q
                         net (fo=1, routed)           0.439     1.485    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[6]
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.874     0.876    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[6]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.427     1.303    
    SLICE_X103Y84        FDRE (Hold_fdre_C_D)         0.075     1.378    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_ST_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_ST_TEST_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        0.383ns  (logic 0.167ns (43.612%)  route 0.216ns (56.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.604ns = ( 1.962 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_ST_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           0.595     1.953    SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.804 f  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.333    SCS_ST_TEST_i/clk_wiz_1/inst/clk_out2_SCS_ST_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.359 f  SCS_ST_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.604     1.962    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[6]
    SLICE_X102Y82        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y82        FDRE (Prop_fdre_C_Q)         0.167     2.129 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[14]/Q
                         net (fo=1, routed)           0.216     2.345    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[14]
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.874     0.876    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.427     1.303    
    SLICE_X102Y84        FDRE (Hold_fdre_C_D)         0.076     1.379    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.966    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_ST_TEST_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_ST_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -1.111ns,  Total Violation       -1.230ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.111ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_ST_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_ST_TEST_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        1.095ns  (logic 0.524ns (47.846%)  route 0.571ns (52.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 3.783 - 2.174 ) 
    Source Clock Delay      (SCD):    1.783ns = ( 3.278 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_ST_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           1.803     3.298    SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.495 f  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.394    SCS_ST_TEST_i/clk_wiz_1/inst/clk_out3_SCS_ST_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.495 f  SCS_ST_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=2, routed)           1.783     3.278    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[7]
    SLICE_X102Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y86        FDRE (Prop_fdre_C_Q)         0.524     3.802 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[15]/Q
                         net (fo=1, routed)           0.571     4.373    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[15]
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606     3.783    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[15]/C
                         clock pessimism              0.000     3.783    
                         clock uncertainty           -0.427     3.355    
    SLICE_X103Y84        FDRE (Setup_fdre_C_D)       -0.093     3.262    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[15]
  -------------------------------------------------------------------
                         required time                          3.262    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                 -1.111    

Slack (VIOLATED) :        -0.119ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_ST_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_ST_TEST_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        1.161ns  (logic 0.456ns (39.281%)  route 0.705ns (60.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 3.783 - 2.174 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 2.269 - 0.408 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_ST_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           1.803     2.211    SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.582 r  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.307    SCS_ST_TEST_i/clk_wiz_1/inst/clk_out3_SCS_ST_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.408 r  SCS_ST_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=2, routed)           1.861     2.269    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[7]
    SLICE_X109Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.456     2.725 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[7]/Q
                         net (fo=1, routed)           0.705     3.429    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[7]
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570     3.744    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606     3.783    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[7]/C
                         clock pessimism              0.000     3.783    
                         clock uncertainty           -0.427     3.355    
    SLICE_X102Y84        FDRE (Setup_fdre_C_D)       -0.045     3.310    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[7]
  -------------------------------------------------------------------
                         required time                          3.310    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                 -0.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_ST_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_ST_TEST_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.795%)  route 0.317ns (69.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.633ns = ( 1.040 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_ST_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           0.595     1.002    SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.147 r  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.382    SCS_ST_TEST_i/clk_wiz_1/inst/clk_out3_SCS_ST_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.408 r  SCS_ST_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=2, routed)           0.633     1.040    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[7]
    SLICE_X109Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.141     1.181 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[7]/Q
                         net (fo=1, routed)           0.317     1.498    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[7]
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.874     0.876    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[7]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.427     1.303    
    SLICE_X102Y84        FDRE (Hold_fdre_C_D)         0.076     1.379    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_ST_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_ST_TEST_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        0.359ns  (logic 0.167ns (46.494%)  route 0.192ns (53.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.606ns = ( 2.100 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_ST_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=3, routed)           0.595     2.089    SCS_ST_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.940 f  SCS_ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.469    SCS_ST_TEST_i/clk_wiz_1/inst/clk_out3_SCS_ST_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.495 f  SCS_ST_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=2, routed)           0.606     2.100    SCS_ST_TEST_i/SCS_ST_0/U0/delayln/SCS_CLKS[7]
    SLICE_X102Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y86        FDRE (Prop_fdre_C_Q)         0.167     2.267 r  SCS_ST_TEST_i/SCS_ST_0/U0/delayln/idline_reg[15]/Q
                         net (fo=1, routed)           0.192     2.460    SCS_ST_TEST_i/SCS_ST_0/U0/DELAY[15]
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.874     0.876    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X103Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[15]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.427     1.303    
    SLICE_X103Y84        FDRE (Hold_fdre_C_D)         0.047     1.350    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  1.109    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SCS_ST_TEST_clk_wiz_0_0

Setup :           63  Failing Endpoints,  Worst Slack       -3.810ns,  Total Violation     -229.184ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.810ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.842%)  route 1.186ns (67.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 32.043 - 30.435 ) 
    Source Clock Delay      (SCD):    3.074ns = ( 33.074 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.780    33.074    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456    33.530 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.516    34.046    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.170 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.670    34.840    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570    32.005    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606    32.043    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[0]/C
                         clock pessimism              0.000    32.043    
                         clock uncertainty           -0.490    31.554    
    SLICE_X102Y84        FDRE (Setup_fdre_C_R)       -0.524    31.030    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[0]
  -------------------------------------------------------------------
                         required time                         31.030    
                         arrival time                         -34.840    
  -------------------------------------------------------------------
                         slack                                 -3.810    

Slack (VIOLATED) :        -3.810ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.842%)  route 1.186ns (67.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 32.043 - 30.435 ) 
    Source Clock Delay      (SCD):    3.074ns = ( 33.074 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.780    33.074    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456    33.530 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.516    34.046    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.170 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.670    34.840    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570    32.005    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606    32.043    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[12]/C
                         clock pessimism              0.000    32.043    
                         clock uncertainty           -0.490    31.554    
    SLICE_X102Y84        FDRE (Setup_fdre_C_R)       -0.524    31.030    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[12]
  -------------------------------------------------------------------
                         required time                         31.030    
                         arrival time                         -34.840    
  -------------------------------------------------------------------
                         slack                                 -3.810    

Slack (VIOLATED) :        -3.810ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.842%)  route 1.186ns (67.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 32.043 - 30.435 ) 
    Source Clock Delay      (SCD):    3.074ns = ( 33.074 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.780    33.074    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456    33.530 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.516    34.046    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.170 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.670    34.840    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570    32.005    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606    32.043    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/C
                         clock pessimism              0.000    32.043    
                         clock uncertainty           -0.490    31.554    
    SLICE_X102Y84        FDRE (Setup_fdre_C_R)       -0.524    31.030    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]
  -------------------------------------------------------------------
                         required time                         31.030    
                         arrival time                         -34.840    
  -------------------------------------------------------------------
                         slack                                 -3.810    

Slack (VIOLATED) :        -3.810ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.842%)  route 1.186ns (67.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 32.043 - 30.435 ) 
    Source Clock Delay      (SCD):    3.074ns = ( 33.074 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.780    33.074    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456    33.530 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.516    34.046    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.170 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.670    34.840    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570    32.005    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606    32.043    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/C
                         clock pessimism              0.000    32.043    
                         clock uncertainty           -0.490    31.554    
    SLICE_X102Y84        FDRE (Setup_fdre_C_R)       -0.524    31.030    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]
  -------------------------------------------------------------------
                         required time                         31.030    
                         arrival time                         -34.840    
  -------------------------------------------------------------------
                         slack                                 -3.810    

Slack (VIOLATED) :        -3.810ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.842%)  route 1.186ns (67.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 32.043 - 30.435 ) 
    Source Clock Delay      (SCD):    3.074ns = ( 33.074 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.780    33.074    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456    33.530 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.516    34.046    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.170 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.670    34.840    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570    32.005    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606    32.043    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[1]/C
                         clock pessimism              0.000    32.043    
                         clock uncertainty           -0.490    31.554    
    SLICE_X102Y84        FDRE (Setup_fdre_C_R)       -0.524    31.030    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[1]
  -------------------------------------------------------------------
                         required time                         31.030    
                         arrival time                         -34.840    
  -------------------------------------------------------------------
                         slack                                 -3.810    

Slack (VIOLATED) :        -3.810ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.842%)  route 1.186ns (67.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 32.043 - 30.435 ) 
    Source Clock Delay      (SCD):    3.074ns = ( 33.074 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.780    33.074    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456    33.530 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.516    34.046    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.170 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.670    34.840    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570    32.005    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606    32.043    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[2]/C
                         clock pessimism              0.000    32.043    
                         clock uncertainty           -0.490    31.554    
    SLICE_X102Y84        FDRE (Setup_fdre_C_R)       -0.524    31.030    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[2]
  -------------------------------------------------------------------
                         required time                         31.030    
                         arrival time                         -34.840    
  -------------------------------------------------------------------
                         slack                                 -3.810    

Slack (VIOLATED) :        -3.810ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.842%)  route 1.186ns (67.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 32.043 - 30.435 ) 
    Source Clock Delay      (SCD):    3.074ns = ( 33.074 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.780    33.074    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456    33.530 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.516    34.046    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.170 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.670    34.840    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570    32.005    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606    32.043    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[4]/C
                         clock pessimism              0.000    32.043    
                         clock uncertainty           -0.490    31.554    
    SLICE_X102Y84        FDRE (Setup_fdre_C_R)       -0.524    31.030    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[4]
  -------------------------------------------------------------------
                         required time                         31.030    
                         arrival time                         -34.840    
  -------------------------------------------------------------------
                         slack                                 -3.810    

Slack (VIOLATED) :        -3.810ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.842%)  route 1.186ns (67.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 32.043 - 30.435 ) 
    Source Clock Delay      (SCD):    3.074ns = ( 33.074 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.780    33.074    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456    33.530 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.516    34.046    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.170 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.670    34.840    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570    32.005    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606    32.043    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X102Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[7]/C
                         clock pessimism              0.000    32.043    
                         clock uncertainty           -0.490    31.554    
    SLICE_X102Y84        FDRE (Setup_fdre_C_R)       -0.524    31.030    SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[7]
  -------------------------------------------------------------------
                         required time                         31.030    
                         arrival time                         -34.840    
  -------------------------------------------------------------------
                         slack                                 -3.810    

Slack (VIOLATED) :        -3.715ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/ldata_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.842%)  route 1.186ns (67.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 32.043 - 30.435 ) 
    Source Clock Delay      (SCD):    3.074ns = ( 33.074 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.780    33.074    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456    33.530 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.516    34.046    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.170 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.670    34.840    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X103Y84        FDSE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/ldata_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570    32.005    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606    32.043    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X103Y84        FDSE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/ldata_reg/C
                         clock pessimism              0.000    32.043    
                         clock uncertainty           -0.490    31.554    
    SLICE_X103Y84        FDSE (Setup_fdse_C_S)       -0.429    31.125    SCS_ST_TEST_i/SCS_ST_0/U0/ldata_reg
  -------------------------------------------------------------------
                         required time                         31.125    
                         arrival time                         -34.840    
  -------------------------------------------------------------------
                         slack                                 -3.715    

Slack (VIOLATED) :        -3.715ns  (required time - arrival time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/pdata_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.842%)  route 1.186ns (67.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 32.043 - 30.435 ) 
    Source Clock Delay      (SCD):    3.074ns = ( 33.074 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.780    33.074    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456    33.530 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.516    34.046    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.170 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.670    34.840    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X103Y84        FDSE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdata_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.570    32.005    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.606    32.043    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X103Y84        FDSE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/pdata_reg/C
                         clock pessimism              0.000    32.043    
                         clock uncertainty           -0.490    31.554    
    SLICE_X103Y84        FDSE (Setup_fdse_C_S)       -0.429    31.125    SCS_ST_TEST_i/SCS_ST_0/U0/pdata_reg
  -------------------------------------------------------------------
                         required time                         31.125    
                         arrival time                         -34.840    
  -------------------------------------------------------------------
                         slack                                 -3.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/ctr_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.733%)  route 0.419ns (69.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.604     0.940    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.141     1.081 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.419     1.500    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X105Y84        LUT5 (Prop_lut5_I4_O)        0.045     1.545 r  SCS_ST_TEST_i/SCS_ST_0/U0/ctr_rst_i_1/O
                         net (fo=1, routed)           0.000     1.545    SCS_ST_TEST_i/SCS_ST_0/U0/ctr_rst_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/ctr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.875     0.877    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X105Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/ctr_rst_reg/C
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.490     1.367    
    SLICE_X105Y84        FDRE (Hold_fdre_C_D)         0.091     1.458    SCS_ST_TEST_i/SCS_ST_0/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/DRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.986%)  route 0.479ns (72.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.604     0.940    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.141     1.081 r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.479     1.559    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X108Y83        LUT3 (Prop_lut3_I2_O)        0.045     1.604 r  SCS_ST_TEST_i/SCS_ST_0/U0/DRDY_i_1/O
                         net (fo=1, routed)           0.000     1.604    SCS_ST_TEST_i/SCS_ST_0/U0/DRDY_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/DRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.900     0.902    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X108Y83        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/DRDY_reg/C
                         clock pessimism              0.000     0.902    
                         clock uncertainty            0.490     1.392    
    SLICE_X108Y83        FDRE (Hold_fdre_C_D)         0.121     1.513    SCS_ST_TEST_i/SCS_ST_0/U0/DRDY_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.080%)  route 0.412ns (68.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.604     0.940    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.141     1.081 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.193     1.273    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.045     1.318 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.220     1.538    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.876     0.878    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[0]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.490     1.368    
    SLICE_X104Y85        FDRE (Hold_fdre_C_R)         0.009     1.377    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.080%)  route 0.412ns (68.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.604     0.940    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.141     1.081 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.193     1.273    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.045     1.318 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.220     1.538    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.876     0.878    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[1]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.490     1.368    
    SLICE_X104Y85        FDRE (Hold_fdre_C_R)         0.009     1.377    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.080%)  route 0.412ns (68.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.604     0.940    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.141     1.081 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.193     1.273    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.045     1.318 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.220     1.538    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.876     0.878    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[2]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.490     1.368    
    SLICE_X104Y85        FDRE (Hold_fdre_C_R)         0.009     1.377    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.080%)  route 0.412ns (68.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.604     0.940    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.141     1.081 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.193     1.273    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.045     1.318 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.220     1.538    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.876     0.878    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[3]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.490     1.368    
    SLICE_X104Y85        FDRE (Hold_fdre_C_R)         0.009     1.377    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.080%)  route 0.412ns (68.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.604     0.940    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.141     1.081 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.193     1.273    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.045     1.318 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.220     1.538    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.876     0.878    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X104Y85        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[4]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.490     1.368    
    SLICE_X104Y85        FDRE (Hold_fdre_C_R)         0.009     1.377    SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.482%)  route 0.424ns (69.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.604     0.940    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.141     1.081 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.193     1.273    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.045     1.318 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.232     1.550    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X104Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.876     0.878    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X104Y86        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[4]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.490     1.368    
    SLICE_X104Y86        FDRE (Hold_fdre_C_R)         0.009     1.377    SCS_ST_TEST_i/SCS_ST_0/U0/EDELAY_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.472%)  route 0.424ns (69.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.604     0.940    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.141     1.081 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.193     1.273    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.045     1.318 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.232     1.550    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X104Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.875     0.877    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X104Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[18]/C
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.490     1.367    
    SLICE_X104Y84        FDRE (Hold_fdre_C_R)         0.009     1.376    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.472%)  route 0.424ns (69.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.604     0.940    SCS_ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.141     1.081 f  SCS_ST_TEST_i/UTIL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.193     1.273    SCS_ST_TEST_i/SCS_ST_0/U0/RESETN
    SLICE_X102Y85        LUT1 (Prop_lut1_I0_O)        0.045     1.318 r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1/O
                         net (fo=61, routed)          0.232     1.550    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA[31]_i_1_n_0
    SLICE_X104Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.846     0.846    SCS_ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_ST_TEST_i/clk_wiz_0/inst/clk_out1_SCS_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.875     0.877    SCS_ST_TEST_i/SCS_ST_0/U0/MCLK
    SLICE_X104Y84        FDRE                                         r  SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[24]/C
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.490     1.367    
    SLICE_X104Y84        FDRE (Hold_fdre_C_R)         0.009     1.376    SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.174    





