Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 21:07:10 2024
| Host         : GOSU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ADT_toplevel_timing_summary_routed.rpt -pb ADT_toplevel_timing_summary_routed.pb -rpx ADT_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : ADT_toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    1           
TIMING-18  Warning   Missing input or output delay   7           
TIMING-20  Warning   Non-clocked latch               25          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (3)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.701        0.000                      0                  256        0.192        0.000                      0                  256        4.500        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.701        0.000                      0                  215        0.192        0.000                      0                  215        4.500        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.912        0.000                      0                   41        0.821        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 ADT/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 3.558ns (48.584%)  route 3.765ns (51.416%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.619     5.221    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  ADT/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 f  ADT/counter_reg[1]/Q
                         net (fo=11, routed)          1.245     6.984    ADT/counter_reg[1]
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.108 r  ADT/FSM_onehot_next_state_reg[4]_i_36/O
                         net (fo=1, routed)           0.000     7.108    ADT/FSM_onehot_next_state_reg[4]_i_36_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.640 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.640    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.754    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.868    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           1.362     9.345    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y123         LUT4 (Prop_lut4_I0_O)        0.152     9.497 f  ADT/counter[0]_i_8/O
                         net (fo=33, routed)          1.149    10.646    ADT/counter[0]_i_8_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.332    10.978 r  ADT/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    10.978    ADT/counter[0]_i_5_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    ADT/counter_reg[0]_i_1_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.628 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    ADT/counter_reg[4]_i_1_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.745 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.745    ADT/counter_reg[8]_i_1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    ADT/counter_reg[12]_i_1_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.979 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.979    ADT/counter_reg[16]_i_1_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.096 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.096    ADT/counter_reg[20]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.213 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.222    ADT/counter_reg[24]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.545 r  ADT/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.545    ADT/counter_reg[28]_i_1_n_6
    SLICE_X8Y125         FDCE                                         r  ADT/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.491    14.913    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y125         FDCE                                         r  ADT/counter_reg[29]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X8Y125         FDCE (Setup_fdce_C_D)        0.109    15.246    ADT/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -12.545    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 ADT/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 3.550ns (48.528%)  route 3.765ns (51.472%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.619     5.221    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  ADT/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 f  ADT/counter_reg[1]/Q
                         net (fo=11, routed)          1.245     6.984    ADT/counter_reg[1]
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.108 r  ADT/FSM_onehot_next_state_reg[4]_i_36/O
                         net (fo=1, routed)           0.000     7.108    ADT/FSM_onehot_next_state_reg[4]_i_36_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.640 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.640    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.754    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.868    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           1.362     9.345    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y123         LUT4 (Prop_lut4_I0_O)        0.152     9.497 f  ADT/counter[0]_i_8/O
                         net (fo=33, routed)          1.149    10.646    ADT/counter[0]_i_8_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.332    10.978 r  ADT/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    10.978    ADT/counter[0]_i_5_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    ADT/counter_reg[0]_i_1_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.628 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    ADT/counter_reg[4]_i_1_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.745 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.745    ADT/counter_reg[8]_i_1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    ADT/counter_reg[12]_i_1_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.979 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.979    ADT/counter_reg[16]_i_1_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.096 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.096    ADT/counter_reg[20]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.213 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.222    ADT/counter_reg[24]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.537 r  ADT/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.537    ADT/counter_reg[28]_i_1_n_4
    SLICE_X8Y125         FDCE                                         r  ADT/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.491    14.913    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y125         FDCE                                         r  ADT/counter_reg[31]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X8Y125         FDCE (Setup_fdce_C_D)        0.109    15.246    ADT/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 ADT/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 3.474ns (47.988%)  route 3.765ns (52.012%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.619     5.221    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  ADT/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 f  ADT/counter_reg[1]/Q
                         net (fo=11, routed)          1.245     6.984    ADT/counter_reg[1]
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.108 r  ADT/FSM_onehot_next_state_reg[4]_i_36/O
                         net (fo=1, routed)           0.000     7.108    ADT/FSM_onehot_next_state_reg[4]_i_36_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.640 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.640    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.754    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.868    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           1.362     9.345    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y123         LUT4 (Prop_lut4_I0_O)        0.152     9.497 f  ADT/counter[0]_i_8/O
                         net (fo=33, routed)          1.149    10.646    ADT/counter[0]_i_8_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.332    10.978 r  ADT/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    10.978    ADT/counter[0]_i_5_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    ADT/counter_reg[0]_i_1_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.628 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    ADT/counter_reg[4]_i_1_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.745 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.745    ADT/counter_reg[8]_i_1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    ADT/counter_reg[12]_i_1_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.979 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.979    ADT/counter_reg[16]_i_1_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.096 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.096    ADT/counter_reg[20]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.213 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.222    ADT/counter_reg[24]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.461 r  ADT/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.461    ADT/counter_reg[28]_i_1_n_5
    SLICE_X8Y125         FDCE                                         r  ADT/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.491    14.913    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y125         FDCE                                         r  ADT/counter_reg[30]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X8Y125         FDCE (Setup_fdce_C_D)        0.109    15.246    ADT/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 ADT/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 3.454ns (47.844%)  route 3.765ns (52.156%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.619     5.221    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  ADT/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 f  ADT/counter_reg[1]/Q
                         net (fo=11, routed)          1.245     6.984    ADT/counter_reg[1]
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.108 r  ADT/FSM_onehot_next_state_reg[4]_i_36/O
                         net (fo=1, routed)           0.000     7.108    ADT/FSM_onehot_next_state_reg[4]_i_36_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.640 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.640    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.754    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.868    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           1.362     9.345    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y123         LUT4 (Prop_lut4_I0_O)        0.152     9.497 f  ADT/counter[0]_i_8/O
                         net (fo=33, routed)          1.149    10.646    ADT/counter[0]_i_8_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.332    10.978 r  ADT/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    10.978    ADT/counter[0]_i_5_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    ADT/counter_reg[0]_i_1_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.628 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    ADT/counter_reg[4]_i_1_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.745 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.745    ADT/counter_reg[8]_i_1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    ADT/counter_reg[12]_i_1_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.979 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.979    ADT/counter_reg[16]_i_1_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.096 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.096    ADT/counter_reg[20]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.213 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.222    ADT/counter_reg[24]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.441 r  ADT/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.441    ADT/counter_reg[28]_i_1_n_7
    SLICE_X8Y125         FDCE                                         r  ADT/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.491    14.913    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y125         FDCE                                         r  ADT/counter_reg[28]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X8Y125         FDCE (Setup_fdce_C_D)        0.109    15.246    ADT/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 ADT/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 3.441ns (47.809%)  route 3.756ns (52.191%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.619     5.221    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  ADT/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 f  ADT/counter_reg[1]/Q
                         net (fo=11, routed)          1.245     6.984    ADT/counter_reg[1]
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.108 r  ADT/FSM_onehot_next_state_reg[4]_i_36/O
                         net (fo=1, routed)           0.000     7.108    ADT/FSM_onehot_next_state_reg[4]_i_36_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.640 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.640    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.754    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.868    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           1.362     9.345    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y123         LUT4 (Prop_lut4_I0_O)        0.152     9.497 f  ADT/counter[0]_i_8/O
                         net (fo=33, routed)          1.149    10.646    ADT/counter[0]_i_8_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.332    10.978 r  ADT/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    10.978    ADT/counter[0]_i_5_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    ADT/counter_reg[0]_i_1_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.628 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    ADT/counter_reg[4]_i_1_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.745 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.745    ADT/counter_reg[8]_i_1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    ADT/counter_reg[12]_i_1_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.979 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.979    ADT/counter_reg[16]_i_1_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.096 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.096    ADT/counter_reg[20]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.419 r  ADT/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.419    ADT/counter_reg[24]_i_1_n_6
    SLICE_X8Y124         FDCE                                         r  ADT/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.491    14.913    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y124         FDCE                                         r  ADT/counter_reg[25]/C
                         clock pessimism              0.277    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y124         FDCE (Setup_fdce_C_D)        0.109    15.264    ADT/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -12.419    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 ADT/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 3.433ns (47.751%)  route 3.756ns (52.249%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.619     5.221    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  ADT/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 f  ADT/counter_reg[1]/Q
                         net (fo=11, routed)          1.245     6.984    ADT/counter_reg[1]
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.108 r  ADT/FSM_onehot_next_state_reg[4]_i_36/O
                         net (fo=1, routed)           0.000     7.108    ADT/FSM_onehot_next_state_reg[4]_i_36_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.640 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.640    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.754    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.868    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           1.362     9.345    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y123         LUT4 (Prop_lut4_I0_O)        0.152     9.497 f  ADT/counter[0]_i_8/O
                         net (fo=33, routed)          1.149    10.646    ADT/counter[0]_i_8_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.332    10.978 r  ADT/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    10.978    ADT/counter[0]_i_5_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    ADT/counter_reg[0]_i_1_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.628 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    ADT/counter_reg[4]_i_1_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.745 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.745    ADT/counter_reg[8]_i_1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    ADT/counter_reg[12]_i_1_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.979 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.979    ADT/counter_reg[16]_i_1_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.096 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.096    ADT/counter_reg[20]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.411 r  ADT/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.411    ADT/counter_reg[24]_i_1_n_4
    SLICE_X8Y124         FDCE                                         r  ADT/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.491    14.913    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y124         FDCE                                         r  ADT/counter_reg[27]/C
                         clock pessimism              0.277    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y124         FDCE (Setup_fdce_C_D)        0.109    15.264    ADT/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -12.411    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 ADT/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 3.357ns (47.193%)  route 3.756ns (52.807%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.619     5.221    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  ADT/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 f  ADT/counter_reg[1]/Q
                         net (fo=11, routed)          1.245     6.984    ADT/counter_reg[1]
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.108 r  ADT/FSM_onehot_next_state_reg[4]_i_36/O
                         net (fo=1, routed)           0.000     7.108    ADT/FSM_onehot_next_state_reg[4]_i_36_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.640 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.640    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.754    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.868    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           1.362     9.345    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y123         LUT4 (Prop_lut4_I0_O)        0.152     9.497 f  ADT/counter[0]_i_8/O
                         net (fo=33, routed)          1.149    10.646    ADT/counter[0]_i_8_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.332    10.978 r  ADT/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    10.978    ADT/counter[0]_i_5_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    ADT/counter_reg[0]_i_1_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.628 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    ADT/counter_reg[4]_i_1_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.745 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.745    ADT/counter_reg[8]_i_1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    ADT/counter_reg[12]_i_1_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.979 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.979    ADT/counter_reg[16]_i_1_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.096 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.096    ADT/counter_reg[20]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.335 r  ADT/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.335    ADT/counter_reg[24]_i_1_n_5
    SLICE_X8Y124         FDCE                                         r  ADT/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.491    14.913    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y124         FDCE                                         r  ADT/counter_reg[26]/C
                         clock pessimism              0.277    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y124         FDCE (Setup_fdce_C_D)        0.109    15.264    ADT/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -12.335    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 ADT/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 3.337ns (47.044%)  route 3.756ns (52.956%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.619     5.221    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  ADT/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 f  ADT/counter_reg[1]/Q
                         net (fo=11, routed)          1.245     6.984    ADT/counter_reg[1]
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.108 r  ADT/FSM_onehot_next_state_reg[4]_i_36/O
                         net (fo=1, routed)           0.000     7.108    ADT/FSM_onehot_next_state_reg[4]_i_36_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.640 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.640    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.754    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.868    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           1.362     9.345    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y123         LUT4 (Prop_lut4_I0_O)        0.152     9.497 f  ADT/counter[0]_i_8/O
                         net (fo=33, routed)          1.149    10.646    ADT/counter[0]_i_8_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.332    10.978 r  ADT/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    10.978    ADT/counter[0]_i_5_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    ADT/counter_reg[0]_i_1_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.628 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    ADT/counter_reg[4]_i_1_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.745 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.745    ADT/counter_reg[8]_i_1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    ADT/counter_reg[12]_i_1_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.979 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.979    ADT/counter_reg[16]_i_1_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.096 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.096    ADT/counter_reg[20]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.315 r  ADT/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.315    ADT/counter_reg[24]_i_1_n_7
    SLICE_X8Y124         FDCE                                         r  ADT/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.491    14.913    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y124         FDCE                                         r  ADT/counter_reg[24]/C
                         clock pessimism              0.277    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y124         FDCE (Setup_fdce_C_D)        0.109    15.264    ADT/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 ADT/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 3.324ns (46.947%)  route 3.756ns (53.053%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.619     5.221    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  ADT/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 f  ADT/counter_reg[1]/Q
                         net (fo=11, routed)          1.245     6.984    ADT/counter_reg[1]
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.108 r  ADT/FSM_onehot_next_state_reg[4]_i_36/O
                         net (fo=1, routed)           0.000     7.108    ADT/FSM_onehot_next_state_reg[4]_i_36_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.640 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.640    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.754    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.868    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           1.362     9.345    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y123         LUT4 (Prop_lut4_I0_O)        0.152     9.497 f  ADT/counter[0]_i_8/O
                         net (fo=33, routed)          1.149    10.646    ADT/counter[0]_i_8_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.332    10.978 r  ADT/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    10.978    ADT/counter[0]_i_5_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    ADT/counter_reg[0]_i_1_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.628 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    ADT/counter_reg[4]_i_1_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.745 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.745    ADT/counter_reg[8]_i_1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    ADT/counter_reg[12]_i_1_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.979 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.979    ADT/counter_reg[16]_i_1_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.302 r  ADT/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.302    ADT/counter_reg[20]_i_1_n_6
    SLICE_X8Y123         FDCE                                         r  ADT/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.493    14.915    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y123         FDCE                                         r  ADT/counter_reg[21]/C
                         clock pessimism              0.277    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X8Y123         FDCE (Setup_fdce_C_D)        0.109    15.266    ADT/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 ADT/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 3.316ns (46.887%)  route 3.756ns (53.113%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.619     5.221    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  ADT/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 f  ADT/counter_reg[1]/Q
                         net (fo=11, routed)          1.245     6.984    ADT/counter_reg[1]
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.108 r  ADT/FSM_onehot_next_state_reg[4]_i_36/O
                         net (fo=1, routed)           0.000     7.108    ADT/FSM_onehot_next_state_reg[4]_i_36_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.640 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.640    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.754    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.868    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           1.362     9.345    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y123         LUT4 (Prop_lut4_I0_O)        0.152     9.497 f  ADT/counter[0]_i_8/O
                         net (fo=33, routed)          1.149    10.646    ADT/counter[0]_i_8_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.332    10.978 r  ADT/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    10.978    ADT/counter[0]_i_5_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    ADT/counter_reg[0]_i_1_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.628 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    ADT/counter_reg[4]_i_1_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.745 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.745    ADT/counter_reg[8]_i_1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    ADT/counter_reg[12]_i_1_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.979 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.979    ADT/counter_reg[16]_i_1_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.294 r  ADT/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.294    ADT/counter_reg[20]_i_1_n_4
    SLICE_X8Y123         FDCE                                         r  ADT/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.493    14.915    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y123         FDCE                                         r  ADT/counter_reg[23]/C
                         clock pessimism              0.277    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X8Y123         FDCE (Setup_fdce_C_D)        0.109    15.266    ADT/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                                  2.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 TWICtl/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/int_Rst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.549%)  route 0.111ns (37.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  TWICtl/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  TWICtl/FSM_gray_state_reg[0]/Q
                         net (fo=27, routed)          0.111     1.756    TWICtl/state[0]
    SLICE_X5Y125         LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  TWICtl/int_Rst_i_1/O
                         net (fo=1, routed)           0.000     1.801    TWICtl/int_Rst_i_1_n_0
    SLICE_X5Y125         FDRE                                         r  TWICtl/int_Rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.851     2.017    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  TWICtl/int_Rst_reg/C
                         clock pessimism             -0.500     1.516    
    SLICE_X5Y125         FDRE (Hold_fdre_C_D)         0.092     1.608    TWICtl/int_Rst_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 TWICtl/subState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/subState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.323%)  route 0.138ns (42.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y127         FDRE                                         r  TWICtl/subState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/subState_reg[0]/Q
                         net (fo=16, routed)          0.138     1.786    TWICtl/subState_reg_n_0_[0]
    SLICE_X5Y127         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  TWICtl/subState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    TWICtl/subState[0]_i_1_n_0
    SLICE_X5Y127         FDRE                                         r  TWICtl/subState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.854     2.020    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y127         FDRE                                         r  TWICtl/subState_reg[0]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.091     1.597    TWICtl/subState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 TWICtl/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/ERR_O_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.948%)  route 0.159ns (46.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.585     1.504    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X7Y126         FDRE                                         r  TWICtl/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  TWICtl/rSda_reg/Q
                         net (fo=5, routed)           0.159     1.804    TWICtl/AD2_SDA_TRI
    SLICE_X5Y125         LUT6 (Prop_lut6_I4_O)        0.045     1.849 r  TWICtl/ERR_O_i_1/O
                         net (fo=1, routed)           0.000     1.849    TWICtl/ERR_O_i_1_n_0
    SLICE_X5Y125         FDRE                                         r  TWICtl/ERR_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.851     2.017    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  TWICtl/ERR_O_reg/C
                         clock pessimism             -0.500     1.516    
    SLICE_X5Y125         FDRE (Hold_fdre_C_D)         0.091     1.607    TWICtl/ERR_O_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 TWICtl/dataByte_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.187ns (48.253%)  route 0.201ns (51.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y124         FDSE                                         r  TWICtl/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  TWICtl/dataByte_reg[2]/Q
                         net (fo=3, routed)           0.201     1.845    TWICtl/D_O_sig[2]
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.046     1.891 r  TWICtl/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.891    TWICtl/dataByte[3]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  TWICtl/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.851     2.017    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  TWICtl/dataByte_reg[3]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y124         FDRE (Hold_fdre_C_D)         0.131     1.647    TWICtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 TWICtl/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/rScl_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.586     1.505    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  TWICtl/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  TWICtl/rScl_reg/Q
                         net (fo=3, routed)           0.168     1.815    TWICtl/AD2_SCL_TRI
    SLICE_X3Y126         LUT4 (Prop_lut4_I3_O)        0.042     1.857 r  TWICtl/rScl_i_1/O
                         net (fo=1, routed)           0.000     1.857    TWICtl/rScl_i_1_n_0
    SLICE_X3Y126         FDRE                                         r  TWICtl/rScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.855     2.021    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  TWICtl/rScl_reg/C
                         clock pessimism             -0.515     1.505    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.105     1.610    TWICtl/rScl_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 TWICtl/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/subState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.520%)  route 0.175ns (48.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.585     1.504    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  TWICtl/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  TWICtl/FSM_gray_state_reg[1]/Q
                         net (fo=28, routed)          0.175     1.820    TWICtl/state[1]
    SLICE_X5Y127         LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  TWICtl/subState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.865    TWICtl/subState[1]_i_1_n_0
    SLICE_X5Y127         FDRE                                         r  TWICtl/subState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.854     2.020    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y127         FDRE                                         r  TWICtl/subState_reg[1]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.092     1.611    TWICtl/subState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 TWICtl/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.212ns (50.317%)  route 0.209ns (49.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  TWICtl/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  TWICtl/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.209     1.877    TWICtl/bitCount[0]
    SLICE_X6Y126         LUT5 (Prop_lut5_I2_O)        0.048     1.925 r  TWICtl/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.925    TWICtl/bitCount[2]_i_1_n_0
    SLICE_X6Y126         FDRE                                         r  TWICtl/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.852     2.018    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y126         FDRE                                         r  TWICtl/bitCount_reg[2]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X6Y126         FDRE (Hold_fdre_C_D)         0.131     1.669    TWICtl/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TWICtl/busState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.585     1.504    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  TWICtl/busState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  TWICtl/busState_reg[1]/Q
                         net (fo=2, routed)           0.168     1.814    TWICtl/busState_reg_n_0_[1]
    SLICE_X1Y124         LUT6 (Prop_lut6_I5_O)        0.045     1.859 r  TWICtl/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    TWICtl/busState[1]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  TWICtl/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.855     2.020    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  TWICtl/busState_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.091     1.595    TWICtl/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TWICtl/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.960%)  route 0.209ns (50.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  TWICtl/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  TWICtl/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.209     1.877    TWICtl/bitCount[0]
    SLICE_X6Y126         LUT4 (Prop_lut4_I2_O)        0.045     1.922 r  TWICtl/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.922    TWICtl/bitCount[1]_i_1_n_0
    SLICE_X6Y126         FDRE                                         r  TWICtl/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.852     2.018    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y126         FDRE                                         r  TWICtl/bitCount_reg[1]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X6Y126         FDRE (Hold_fdre_C_D)         0.120     1.658    TWICtl/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TWICtl/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/bitCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  TWICtl/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  TWICtl/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.175     1.843    TWICtl/bitCount[0]
    SLICE_X6Y124         LUT3 (Prop_lut3_I0_O)        0.045     1.888 r  TWICtl/bitCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    TWICtl/bitCount[0]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  TWICtl/bitCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.851     2.017    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  TWICtl/bitCount_reg[0]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X6Y124         FDRE (Hold_fdre_C_D)         0.120     1.623    TWICtl/bitCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYS_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYS_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y125    ADT/FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y125    ADT/FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y124    ADT/FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y124    ADT/FSM_onehot_present_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y124    ADT/FSM_onehot_present_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y125    ADT/FSM_onehot_present_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y120    ADT/FSM_onehot_present_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y122    ADT/FSM_onehot_present_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y122    ADT/FSM_onehot_present_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125    ADT/FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125    ADT/FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125    ADT/FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125    ADT/FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    ADT/FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    ADT/FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    ADT/FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    ADT/FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    ADT/FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    ADT/FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125    ADT/FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125    ADT/FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125    ADT/FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125    ADT/FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    ADT/FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    ADT/FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    ADT/FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    ADT/FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    ADT/FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    ADT/FSM_onehot_present_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.580ns (16.551%)  route 2.924ns (83.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.591     7.373    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.497 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.333     8.830    ADT/AS[0]
    SLICE_X8Y122         FDCE                                         f  ADT/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.494    14.916    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y122         FDCE                                         r  ADT/counter_reg[16]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X8Y122         FDCE (Recov_fdce_C_CLR)     -0.319    14.742    ADT/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.580ns (16.551%)  route 2.924ns (83.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.591     7.373    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.497 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.333     8.830    ADT/AS[0]
    SLICE_X8Y122         FDCE                                         f  ADT/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.494    14.916    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y122         FDCE                                         r  ADT/counter_reg[17]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X8Y122         FDCE (Recov_fdce_C_CLR)     -0.319    14.742    ADT/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.580ns (16.551%)  route 2.924ns (83.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.591     7.373    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.497 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.333     8.830    ADT/AS[0]
    SLICE_X8Y122         FDCE                                         f  ADT/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.494    14.916    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y122         FDCE                                         r  ADT/counter_reg[18]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X8Y122         FDCE (Recov_fdce_C_CLR)     -0.319    14.742    ADT/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.580ns (16.551%)  route 2.924ns (83.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.591     7.373    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.497 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.333     8.830    ADT/AS[0]
    SLICE_X8Y122         FDCE                                         f  ADT/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.494    14.916    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y122         FDCE                                         r  ADT/counter_reg[19]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X8Y122         FDCE (Recov_fdce_C_CLR)     -0.319    14.742    ADT/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.580ns (16.828%)  route 2.867ns (83.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.591     7.373    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.497 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.276     8.772    ADT/AS[0]
    SLICE_X4Y124         FDCE                                         f  ADT/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.570    14.992    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[2]/C
                         clock pessimism              0.180    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X4Y124         FDCE (Recov_fdce_C_CLR)     -0.405    14.732    ADT/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.580ns (16.828%)  route 2.867ns (83.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.591     7.373    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.497 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.276     8.772    ADT/AS[0]
    SLICE_X4Y124         FDCE                                         f  ADT/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.570    14.992    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.180    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X4Y124         FDCE (Recov_fdce_C_CLR)     -0.405    14.732    ADT/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.580ns (16.828%)  route 2.867ns (83.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.591     7.373    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.497 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.276     8.772    ADT/AS[0]
    SLICE_X4Y124         FDCE                                         f  ADT/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.570    14.992    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.180    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X4Y124         FDCE (Recov_fdce_C_CLR)     -0.405    14.732    ADT/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.580ns (16.977%)  route 2.836ns (83.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.591     7.373    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.497 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.246     8.742    ADT/AS[0]
    SLICE_X8Y120         FDCE                                         f  ADT/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.497    14.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y120         FDCE                                         r  ADT/counter_reg[10]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X8Y120         FDCE (Recov_fdce_C_CLR)     -0.319    14.745    ADT/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.580ns (16.977%)  route 2.836ns (83.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.591     7.373    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.497 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.246     8.742    ADT/AS[0]
    SLICE_X8Y120         FDCE                                         f  ADT/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.497    14.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y120         FDCE                                         r  ADT/counter_reg[11]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X8Y120         FDCE (Recov_fdce_C_CLR)     -0.319    14.745    ADT/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.580ns (16.977%)  route 2.836ns (83.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.591     7.373    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.497 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.246     8.742    ADT/AS[0]
    SLICE_X8Y120         FDCE                                         f  ADT/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.497    14.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y120         FDCE                                         r  ADT/counter_reg[8]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X8Y120         FDCE (Recov_fdce_C_CLR)     -0.319    14.745    ADT/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  6.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.186ns (18.916%)  route 0.797ns (81.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.605     2.268    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.045     2.313 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.192     2.506    ADT/AS[0]
    SLICE_X4Y120         FDCE                                         f  ADT/FSM_onehot_present_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.856     2.022    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y120         FDCE                                         r  ADT/FSM_onehot_present_state_reg[6]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X4Y120         FDCE (Remov_fdce_C_CLR)     -0.092     1.684    ADT/FSM_onehot_present_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.186ns (17.545%)  route 0.874ns (82.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.605     2.268    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.045     2.313 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.269     2.582    ADT/AS[0]
    SLICE_X3Y125         FDCE                                         f  ADT/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.855     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  ADT/FSM_onehot_present_state_reg[1]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X3Y125         FDCE (Remov_fdce_C_CLR)     -0.092     1.682    ADT/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.186ns (17.545%)  route 0.874ns (82.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.605     2.268    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.045     2.313 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.269     2.582    ADT/AS[0]
    SLICE_X3Y125         FDPE                                         f  ADT/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.855     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDPE                                         r  ADT/FSM_onehot_present_state_reg[0]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X3Y125         FDPE (Remov_fdpe_C_PRE)     -0.095     1.679    ADT/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.186ns (17.024%)  route 0.907ns (82.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.605     2.268    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.045     2.313 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.302     2.615    ADT/AS[0]
    SLICE_X4Y122         FDCE                                         f  ADT/FSM_onehot_present_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.854     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/FSM_onehot_present_state_reg[7]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y122         FDCE (Remov_fdce_C_CLR)     -0.092     1.682    ADT/FSM_onehot_present_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.186ns (17.024%)  route 0.907ns (82.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.605     2.268    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.045     2.313 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.302     2.615    ADT/AS[0]
    SLICE_X4Y122         FDCE                                         f  ADT/FSM_onehot_present_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.854     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/FSM_onehot_present_state_reg[8]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y122         FDCE (Remov_fdce_C_CLR)     -0.092     1.682    ADT/FSM_onehot_present_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.219%)  route 1.036ns (84.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.605     2.268    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.045     2.313 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.431     2.744    ADT/AS[0]
    SLICE_X8Y125         FDCE                                         f  ADT/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.824     1.989    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y125         FDCE                                         r  ADT/counter_reg[28]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X8Y125         FDCE (Remov_fdce_C_CLR)     -0.067     1.676    ADT/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.219%)  route 1.036ns (84.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.605     2.268    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.045     2.313 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.431     2.744    ADT/AS[0]
    SLICE_X8Y125         FDCE                                         f  ADT/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.824     1.989    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y125         FDCE                                         r  ADT/counter_reg[29]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X8Y125         FDCE (Remov_fdce_C_CLR)     -0.067     1.676    ADT/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.219%)  route 1.036ns (84.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.605     2.268    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.045     2.313 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.431     2.744    ADT/AS[0]
    SLICE_X8Y125         FDCE                                         f  ADT/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.824     1.989    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y125         FDCE                                         r  ADT/counter_reg[30]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X8Y125         FDCE (Remov_fdce_C_CLR)     -0.067     1.676    ADT/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.219%)  route 1.036ns (84.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.605     2.268    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.045     2.313 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.431     2.744    ADT/AS[0]
    SLICE_X8Y125         FDCE                                         f  ADT/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.824     1.989    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y125         FDCE                                         r  ADT/counter_reg[31]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X8Y125         FDCE (Remov_fdce_C_CLR)     -0.067     1.676    ADT/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.219%)  route 1.036ns (84.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.605     2.268    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.045     2.313 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.431     2.744    ADT/AS[0]
    SLICE_X9Y125         FDCE                                         f  ADT/FSM_onehot_present_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.824     1.989    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  ADT/FSM_onehot_present_state_reg[5]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X9Y125         FDCE (Remov_fdce_C_CLR)     -0.092     1.651    ADT/FSM_onehot_present_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.093    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.079ns  (logic 4.129ns (51.111%)  route 3.950ns (48.889%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[14]/G
    SLICE_X0Y123         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[14]/Q
                         net (fo=1, routed)           3.950     4.509    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     8.079 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.079    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.907ns  (logic 4.113ns (52.016%)  route 3.794ns (47.984%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[13]/G
    SLICE_X0Y118         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[13]/Q
                         net (fo=1, routed)           3.794     4.353    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554     7.907 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.907    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.883ns  (logic 4.180ns (53.028%)  route 3.703ns (46.972%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[7]/G
    SLICE_X2Y118         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ADT/DATA_OUT_reg[7]/Q
                         net (fo=1, routed)           3.703     4.328    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     7.883 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.883    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 4.111ns (52.729%)  route 3.685ns (47.271%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[5]/G
    SLICE_X0Y119         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[5]/Q
                         net (fo=1, routed)           3.685     4.244    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     7.796 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.796    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.720ns  (logic 4.111ns (53.256%)  route 3.609ns (46.744%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[10]/G
    SLICE_X0Y118         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[10]/Q
                         net (fo=1, routed)           3.609     4.168    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     7.720 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.720    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.662ns  (logic 4.114ns (53.696%)  route 3.548ns (46.304%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[6]/G
    SLICE_X1Y122         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[6]/Q
                         net (fo=1, routed)           3.548     4.107    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     7.662 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.662    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.622ns  (logic 4.194ns (55.022%)  route 3.428ns (44.978%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[15]/G
    SLICE_X2Y119         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ADT/DATA_OUT_reg[15]/Q
                         net (fo=1, routed)           3.428     4.053    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     7.622 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.622    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.511ns  (logic 4.107ns (54.676%)  route 3.404ns (45.324%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[8]/G
    SLICE_X1Y121         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[8]/Q
                         net (fo=1, routed)           3.404     3.963    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548     7.511 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.511    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.506ns  (logic 4.111ns (54.764%)  route 3.395ns (45.236%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[12]/G
    SLICE_X1Y119         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[12]/Q
                         net (fo=1, routed)           3.395     3.954    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552     7.506 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.506    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.457ns  (logic 4.113ns (55.163%)  route 3.343ns (44.837%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[9]/G
    SLICE_X0Y118         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[9]/Q
                         net (fo=1, routed)           3.343     3.902    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554     7.457 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.457    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.379ns (76.518%)  route 0.423ns (23.482%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[0]/G
    SLICE_X0Y121         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[0]/Q
                         net (fo=1, routed)           0.423     0.581    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.803 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.803    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.411ns (77.476%)  route 0.410ns (22.524%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[2]/G
    SLICE_X0Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[2]/Q
                         net (fo=1, routed)           0.410     0.568    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.822 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.822    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.394ns (70.119%)  route 0.594ns (29.881%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[1]/G
    SLICE_X0Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[1]/Q
                         net (fo=1, routed)           0.594     0.752    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.988 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.988    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.410ns (62.678%)  route 0.840ns (37.322%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[4]/G
    SLICE_X1Y120         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[4]/Q
                         net (fo=1, routed)           0.840     0.998    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.250 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.250    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.409ns (62.500%)  route 0.846ns (37.500%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[3]/G
    SLICE_X1Y120         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[3]/Q
                         net (fo=1, routed)           0.846     1.004    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.255 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.255    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.390ns (61.233%)  route 0.880ns (38.767%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[11]/G
    SLICE_X0Y120         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[11]/Q
                         net (fo=1, routed)           0.880     1.038    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.270 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.270    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.413ns (56.967%)  route 1.067ns (43.033%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[9]/G
    SLICE_X0Y118         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[9]/Q
                         net (fo=1, routed)           1.067     1.225    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.480 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.480    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.410ns (56.851%)  route 1.070ns (43.149%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[12]/G
    SLICE_X1Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[12]/Q
                         net (fo=1, routed)           1.070     1.228    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.481 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.481    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.406ns (56.422%)  route 1.086ns (43.578%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[8]/G
    SLICE_X1Y121         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[8]/Q
                         net (fo=1, routed)           1.086     1.244    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.492 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.492    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.447ns (57.811%)  route 1.056ns (42.189%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[15]/G
    SLICE_X2Y119         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/DATA_OUT_reg[15]/Q
                         net (fo=1, routed)           1.056     1.234    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     2.504 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.504    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TWICtl/DONE_O_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.804ns  (logic 3.977ns (58.447%)  route 2.827ns (41.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.692     5.294    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  TWICtl/DONE_O_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  TWICtl/DONE_O_reg_lopt_replica/Q
                         net (fo=1, routed)           2.827     8.578    lopt
    M16                  OBUF (Prop_obuf_I_O)         3.521    12.099 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000    12.099    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.070ns  (logic 3.980ns (65.569%)  route 2.090ns (34.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           2.090     7.872    LED17_R_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524    11.395 r  LED17_R_OBUF_inst/O
                         net (fo=0)                   0.000    11.395    LED17_R
    N16                                                               r  LED17_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD2_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.011ns  (logic 3.998ns (66.519%)  route 2.012ns (33.481%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.690     5.292    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X7Y126         FDRE                                         r  TWICtl/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  TWICtl/rSda_reg/Q
                         net (fo=5, routed)           2.012     7.761    AD2_SDA_IOBUF_inst/T
    H14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.542    11.303 r  AD2_SDA_IOBUF_inst/OBUFT/O
                         net (fo=2, unset)            0.000    11.303    AD2_SDA
    H14                                                               r  AD2_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD2_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.951ns  (logic 3.986ns (66.986%)  route 1.965ns (33.014%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.691     5.293    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  TWICtl/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  TWICtl/rScl_reg/Q
                         net (fo=3, routed)           1.965     7.714    AD2_SCL_IOBUF_inst/T
    G16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530    11.244 r  AD2_SCL_IOBUF_inst/OBUFT/O
                         net (fo=2, unset)            0.000    11.244    AD2_SCL
    G16                                                               r  AD2_SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.392ns  (logic 1.650ns (30.599%)  route 3.742ns (69.401%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.619     5.221    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  ADT/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 r  ADT/counter_reg[3]/Q
                         net (fo=10, routed)          1.414     7.153    ADT/counter_reg[3]
    SLICE_X2Y121         LUT2 (Prop_lut2_I0_O)        0.124     7.277 r  ADT/reset_counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.277    ADT/reset_counter0_carry_i_7_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.810 r  ADT/reset_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.810    ADT/reset_counter0_carry_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.927 r  ADT/reset_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.927    ADT/reset_counter0_carry__0_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.044 r  ADT/reset_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.044    ADT/reset_counter0_carry__1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.161 r  ADT/reset_counter0_carry__2/CO[3]
                         net (fo=35, routed)          1.716     9.877    ADT/reset_counter0_carry__2_n_0
    SLICE_X3Y125         LUT4 (Prop_lut4_I0_O)        0.124    10.001 r  ADT/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.612    10.614    ADT/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X2Y125         LDCE                                         r  ADT/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.248ns  (logic 1.497ns (28.526%)  route 3.751ns (71.474%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.618     5.220    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  ADT/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDCE (Prop_fdce_C_Q)         0.518     5.738 r  ADT/counter_reg[4]/Q
                         net (fo=9, routed)           1.269     7.007    ADT/counter_reg[4]
    SLICE_X6Y120         LUT2 (Prop_lut2_I0_O)        0.124     7.131 r  ADT/FSM_onehot_next_state_reg[6]_i_31/O
                         net (fo=1, routed)           0.000     7.131    ADT/FSM_onehot_next_state_reg[6]_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.511 r  ADT/FSM_onehot_next_state_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.511    ADT/FSM_onehot_next_state_reg[6]_i_21_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  ADT/FSM_onehot_next_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.628    ADT/FSM_onehot_next_state_reg[6]_i_12_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=2, routed)           0.755     8.617    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X7Y124         LUT2 (Prop_lut2_I1_O)        0.124     8.741 r  ADT/FSM_onehot_next_state_reg[6]_i_1/O
                         net (fo=34, routed)          1.728    10.468    ADT/FSM_onehot_next_state_reg[6]_i_1_n_0
    SLICE_X4Y121         LDCE                                         r  ADT/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.157ns  (logic 1.644ns (31.882%)  route 3.513ns (68.118%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.619     5.221    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  ADT/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 r  ADT/counter_reg[3]/Q
                         net (fo=10, routed)          1.414     7.153    ADT/counter_reg[3]
    SLICE_X2Y121         LUT2 (Prop_lut2_I0_O)        0.124     7.277 r  ADT/reset_counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.277    ADT/reset_counter0_carry_i_7_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.810 r  ADT/reset_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.810    ADT/reset_counter0_carry_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.927 r  ADT/reset_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.927    ADT/reset_counter0_carry__0_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.044 r  ADT/reset_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.044    ADT/reset_counter0_carry__1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.161 f  ADT/reset_counter0_carry__2/CO[3]
                         net (fo=35, routed)          1.716     9.877    ADT/reset_counter0_carry__2_n_0
    SLICE_X3Y125         LUT2 (Prop_lut2_I1_O)        0.118     9.995 r  ADT/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.382    10.378    ADT/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X2Y125         LDCE                                         r  ADT/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.027ns  (logic 1.640ns (32.624%)  route 3.387ns (67.376%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.619     5.221    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  ADT/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 f  ADT/counter_reg[1]/Q
                         net (fo=11, routed)          1.245     6.984    ADT/counter_reg[1]
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.124     7.108 r  ADT/FSM_onehot_next_state_reg[4]_i_36/O
                         net (fo=1, routed)           0.000     7.108    ADT/FSM_onehot_next_state_reg[4]_i_36_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.640 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.640    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.754    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.868    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           1.574     9.556    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I0_O)        0.124     9.680 r  ADT/FSM_onehot_next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.568    10.248    ADT/FSM_onehot_next_state_reg[4]_i_1_n_0
    SLICE_X4Y123         LDCE                                         r  ADT/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.888ns  (logic 1.658ns (33.918%)  route 3.230ns (66.082%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.619     5.221    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.078     6.817    ADT/counter_reg[2]
    SLICE_X7Y120         LUT2 (Prop_lut2_I0_O)        0.124     6.941 r  ADT/i__carry_i_6/O
                         net (fo=1, routed)           0.000     6.941    ADT/i__carry_i_6_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.491 r  ADT/reset_counter0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.491    ADT/reset_counter0_inferred__1/i__carry_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ADT/reset_counter0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    ADT/reset_counter0_inferred__1/i__carry__0_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ADT/reset_counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.719    ADT/reset_counter0_inferred__1/i__carry__1_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 r  ADT/reset_counter0_inferred__1/i__carry__2/CO[3]
                         net (fo=3, routed)           1.543     9.377    ADT/reset_counter0_inferred__1/i__carry__2_n_0
    SLICE_X1Y123         LUT5 (Prop_lut5_I4_O)        0.124     9.501 r  ADT/FSM_onehot_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.609    10.110    ADT/FSM_onehot_next_state_reg[3]_i_1_n_0
    SLICE_X4Y123         LDCE                                         r  ADT/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.524ns  (logic 1.525ns (33.706%)  route 2.999ns (66.294%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.618     5.220    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  ADT/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDCE (Prop_fdce_C_Q)         0.518     5.738 r  ADT/counter_reg[4]/Q
                         net (fo=9, routed)           1.269     7.007    ADT/counter_reg[4]
    SLICE_X6Y120         LUT2 (Prop_lut2_I0_O)        0.124     7.131 r  ADT/FSM_onehot_next_state_reg[6]_i_31/O
                         net (fo=1, routed)           0.000     7.131    ADT/FSM_onehot_next_state_reg[6]_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.511 r  ADT/FSM_onehot_next_state_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.511    ADT/FSM_onehot_next_state_reg[6]_i_21_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  ADT/FSM_onehot_next_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.628    ADT/FSM_onehot_next_state_reg[6]_i_12_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 f  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=2, routed)           1.208     9.070    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X9Y123         LUT4 (Prop_lut4_I2_O)        0.152     9.222 r  ADT/FSM_onehot_next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.523     9.745    ADT/FSM_onehot_next_state_reg[5]_i_1_n_0
    SLICE_X9Y124         LDCE                                         r  ADT/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.128ns (37.252%)  route 0.216ns (62.748%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.585     1.504    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  TWICtl/dataByte_reg[6]/Q
                         net (fo=4, routed)           0.216     1.848    ADT/D_O_sig[6]
    SLICE_X0Y123         LDCE                                         r  ADT/DATA_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.141ns (38.336%)  route 0.227ns (61.664%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y124         FDSE                                         r  TWICtl/dataByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  TWICtl/dataByte_reg[7]/Q
                         net (fo=3, routed)           0.227     1.871    ADT/D_O_sig[7]
    SLICE_X2Y118         LDCE                                         r  ADT/DATA_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.141ns (37.683%)  route 0.233ns (62.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y124         FDSE                                         r  TWICtl/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  TWICtl/dataByte_reg[2]/Q
                         net (fo=3, routed)           0.233     1.878    ADT/D_O_sig[2]
    SLICE_X0Y118         LDCE                                         r  ADT/DATA_OUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.128ns (32.769%)  route 0.263ns (67.231%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.585     1.504    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  TWICtl/dataByte_reg[6]/Q
                         net (fo=4, routed)           0.263     1.895    ADT/D_O_sig[6]
    SLICE_X1Y122         LDCE                                         r  ADT/DATA_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.128ns (31.167%)  route 0.283ns (68.833%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y124         FDSE                                         r  TWICtl/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDSE (Prop_fdse_C_Q)         0.128     1.631 r  TWICtl/dataByte_reg[1]/Q
                         net (fo=3, routed)           0.283     1.914    ADT/D_O_sig[1]
    SLICE_X0Y119         LDCE                                         r  ADT/DATA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.148ns (35.020%)  route 0.275ns (64.980%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  TWICtl/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  TWICtl/dataByte_reg[3]/Q
                         net (fo=4, routed)           0.275     1.926    ADT/D_O_sig[3]
    SLICE_X1Y120         LDCE                                         r  ADT/DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.128ns (29.297%)  route 0.309ns (70.703%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y124         FDSE                                         r  TWICtl/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDSE (Prop_fdse_C_Q)         0.128     1.631 r  TWICtl/dataByte_reg[1]/Q
                         net (fo=3, routed)           0.309     1.940    ADT/D_O_sig[1]
    SLICE_X0Y118         LDCE                                         r  ADT/DATA_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.141ns (32.319%)  route 0.295ns (67.681%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.585     1.504    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  TWICtl/dataByte_reg[5]/Q
                         net (fo=4, routed)           0.295     1.941    ADT/D_O_sig[5]
    SLICE_X0Y119         LDCE                                         r  ADT/DATA_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.164ns (36.382%)  route 0.287ns (63.618%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y125         FDSE                                         r  TWICtl/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDSE (Prop_fdse_C_Q)         0.164     1.667 r  TWICtl/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.287     1.954    ADT/D_O_sig[0]
    SLICE_X1Y121         LDCE                                         r  ADT/DATA_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.183ns (38.877%)  route 0.288ns (61.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.585     1.504    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDPE                                         r  ADT/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDPE (Prop_fdpe_C_Q)         0.141     1.645 r  ADT/FSM_onehot_present_state_reg[0]/Q
                         net (fo=36, routed)          0.168     1.814    ADT/FSM_onehot_present_state_reg_n_0_[0]
    SLICE_X3Y125         LUT2 (Prop_lut2_I0_O)        0.042     1.856 r  ADT/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.119     1.975    ADT/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X2Y125         LDCE                                         r  ADT/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.858ns  (logic 1.631ns (33.570%)  route 3.227ns (66.430%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.401    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I0_O)        0.124     3.525 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.333     4.858    ADT/AS[0]
    SLICE_X8Y122         FDCE                                         f  ADT/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.494     4.916    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y122         FDCE                                         r  ADT/counter_reg[16]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.858ns  (logic 1.631ns (33.570%)  route 3.227ns (66.430%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.401    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I0_O)        0.124     3.525 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.333     4.858    ADT/AS[0]
    SLICE_X8Y122         FDCE                                         f  ADT/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.494     4.916    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y122         FDCE                                         r  ADT/counter_reg[17]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.858ns  (logic 1.631ns (33.570%)  route 3.227ns (66.430%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.401    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I0_O)        0.124     3.525 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.333     4.858    ADT/AS[0]
    SLICE_X8Y122         FDCE                                         f  ADT/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.494     4.916    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y122         FDCE                                         r  ADT/counter_reg[18]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.858ns  (logic 1.631ns (33.570%)  route 3.227ns (66.430%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.401    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I0_O)        0.124     3.525 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.333     4.858    ADT/AS[0]
    SLICE_X8Y122         FDCE                                         f  ADT/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.494     4.916    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y122         FDCE                                         r  ADT/counter_reg[19]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/FSM_onehot_present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 1.631ns (33.973%)  route 3.170ns (66.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.401    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I0_O)        0.124     3.525 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.276     4.801    ADT/AS[0]
    SLICE_X4Y124         FDCE                                         f  ADT/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.570     4.992    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 1.631ns (33.973%)  route 3.170ns (66.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.401    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I0_O)        0.124     3.525 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.276     4.801    ADT/AS[0]
    SLICE_X4Y124         FDCE                                         f  ADT/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.570     4.992    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 1.631ns (33.973%)  route 3.170ns (66.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.401    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I0_O)        0.124     3.525 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.276     4.801    ADT/AS[0]
    SLICE_X4Y124         FDCE                                         f  ADT/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.570     4.992    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.771ns  (logic 1.631ns (34.188%)  route 3.140ns (65.812%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.401    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I0_O)        0.124     3.525 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.246     4.771    ADT/AS[0]
    SLICE_X8Y120         FDCE                                         f  ADT/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.497     4.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y120         FDCE                                         r  ADT/counter_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.771ns  (logic 1.631ns (34.188%)  route 3.140ns (65.812%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.401    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I0_O)        0.124     3.525 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.246     4.771    ADT/AS[0]
    SLICE_X8Y120         FDCE                                         f  ADT/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.497     4.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y120         FDCE                                         r  ADT/counter_reg[11]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.771ns  (logic 1.631ns (34.188%)  route 3.140ns (65.812%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.401    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y121         LUT2 (Prop_lut2_I0_O)        0.124     3.525 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.246     4.771    ADT/AS[0]
    SLICE_X8Y120         FDCE                                         f  ADT/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.497     4.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y120         FDCE                                         r  ADT/counter_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.158ns (58.125%)  route 0.114ns (41.875%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[3]/G
    SLICE_X4Y123         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.114     0.272    ADT/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X4Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.851     2.017    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[3]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.906%)  route 0.115ns (42.094%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[4]/G
    SLICE_X4Y123         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.115     0.273    ADT/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X4Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.851     2.017    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.158ns (56.949%)  route 0.119ns (43.051%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[6]/G
    SLICE_X4Y121         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.119     0.277    ADT/FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X4Y120         FDCE                                         r  ADT/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.856     2.022    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y120         FDCE                                         r  ADT/FSM_onehot_present_state_reg[6]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.158ns (56.542%)  route 0.121ns (43.458%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[2]/G
    SLICE_X4Y123         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.121     0.279    ADT/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X4Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.851     2.017    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.158ns (53.130%)  route 0.139ns (46.870%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[5]/G
    SLICE_X9Y124         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[5]/Q
                         net (fo=1, routed)           0.139     0.297    ADT/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X9Y125         FDCE                                         r  ADT/FSM_onehot_present_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.824     1.989    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  ADT/FSM_onehot_present_state_reg[5]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.158ns (48.361%)  route 0.169ns (51.639%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[8]/G
    SLICE_X4Y123         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[8]/Q
                         net (fo=1, routed)           0.169     0.327    ADT/FSM_onehot_next_state_reg_n_0_[8]
    SLICE_X4Y122         FDCE                                         r  ADT/FSM_onehot_present_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.854     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/FSM_onehot_present_state_reg[8]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.178ns (51.109%)  route 0.170ns (48.891%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[1]/G
    SLICE_X2Y125         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.170     0.348    ADT/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X3Y125         FDCE                                         r  ADT/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.855     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  ADT/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.158ns (45.255%)  route 0.191ns (54.745%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[7]/G
    SLICE_X4Y121         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.191     0.349    ADT/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X4Y122         FDCE                                         r  ADT/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.854     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 PULLUP_SDA/O
                            (internal pin)
  Destination:            TWICtl/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.228ns (40.366%)  route 0.337ns (59.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                  PULLUP                       0.000     0.000 r  PULLUP_SDA/O
                         net (fo=2, unset)            0.000     0.000    AD2_SCL_IOBUF_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  AD2_SCL_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.337     0.565    TWICtl/AD2_SCL_IBUF
    SLICE_X2Y124         FDRE                                         r  TWICtl/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.855     2.020    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  TWICtl/dScl_reg/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.178ns (31.197%)  route 0.393ns (68.803%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[0]/G
    SLICE_X2Y125         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.393     0.571    ADT/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X3Y125         FDPE                                         r  ADT/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.855     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDPE                                         r  ADT/FSM_onehot_present_state_reg[0]/C





