# single-cycle-processor-riscv
A single cycle risc v processor with minimal instruction support (arithmetic, logical, branch, load, store).
For data memory and instruction memory ip's are used (distributed ram) - coffecient files are uploaded.
clock wizard ip is used for frequency divison as the artix-7 (basys3) borad has 100 MHz clock oscillator.
all instructions used are as per risc v format. For instruction set go through risc v website.
instrutions implemented - R to R type, load, immediate type, branch, store, upper immediate.
