# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
# ** Error: (vish-42) Unsupported ModelSim library format for "C:/Users/ivanz/Documents/GitHub/CSEE469/lab3/work". (Format: 4)
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# ** Error: (vlog-42) Unsupported ModelSim library format for "work". (Format: 4)
# 
# ** Error: Verilog Compiler exiting
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.v""
# ** Error: (vish-42) Unsupported ModelSim library format for "C:/Users/ivanz/Documents/GitHub/CSEE469/lab3/work". (Format: 4)
do runlab.do
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test02_AddsSubs.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test02_AddsSubs.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test02_AddsSubs.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/ivanz/Documents/GitHub/CSEE469/lab3/cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 175 us  Scope: CPU_testbench.dut.data File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 us  Scope: CPU_testbench.dut.data File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 us  Scope: CPU_testbench.dut.data File: ./datamem.sv Line: 31
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 175 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 825 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 875 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 925 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 975 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1025 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1075 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1125 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1175 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1225 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1275 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1325 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1375 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1425 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1475 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1525 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1575 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1625 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1675 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1725 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1775 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1825 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1875 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1925 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1975 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2025 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2075 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2125 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2175 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2225 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2275 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2325 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2375 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2425 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2475 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2525 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2575 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2625 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2675 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2725 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2775 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2825 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2875 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2925 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2975 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3025 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3075 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3125 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3175 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3225 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3275 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3325 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3375 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3425 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3475 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3525 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3575 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3625 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3675 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3725 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3775 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3825 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3875 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3925 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3975 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4025 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4075 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4125 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4175 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4225 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4275 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4325 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4375 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4425 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4475 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4525 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4575 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4625 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4675 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4725 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4775 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4825 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4875 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4925 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4975 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5025 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5075 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 33
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 125 us  Scope: CPU_testbench.dut.data File: ./datamem.sv Line: 31
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test01_AddiB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 125 us  Scope: CPU_testbench.dut.data File: ./datamem.sv Line: 31
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test02_AddsSubs.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# ** Error: ./control.v(127): near ";": syntax error, unexpected ';'
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 21
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./control.v""
do r
# Cannot open macro file: r
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test02_AddsSubs.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/ivanz/Documents/GitHub/CSEE469/lab3/cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test02_AddsSubs.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test02_AddsSubs.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test01_AddiB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/ivanz/Documents/GitHub/CSEE469/lab3/cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# ** Error: ./gatelogic.v(8): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: ./gatelogic.v(9): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./gatelogic.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# ** Error: ./gatelogic.v(8): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: ./gatelogic.v(9): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./gatelogic.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# ** Error: ./gatelogic.v(9): (vlog-2110) Illegal reference to net "out".
# 
# ** Error: ./gatelogic.v(10): (vlog-2110) Illegal reference to net "out".
# 
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./gatelogic.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# ** Error: ./gatelogic.v(25): Primitive output connection must be a scalar net.
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./gatelogic.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# ** Error: ./gatelogic.v(25): Primitive output connection must be a scalar net.
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./gatelogic.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# Break in Module CPU_testbench at ./CPU.sv line 111
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 111
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test04_LdurStur.arm
# Break in Module CPU_testbench at ./CPU.sv line 113
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 113
# MACRO ./runlab.do PAUSED at line 43
add wave -position 24  sim:/CPU_testbench/dut/data/mem[80]
add wave -position 25  sim:/CPU_testbench/dut/data/mem[79]
add wave -position 26  sim:/CPU_testbench/dut/data/mem[78]
add wave -position 27  sim:/CPU_testbench/dut/data/mem[77]
add wave -position 28  sim:/CPU_testbench/dut/data/mem[76]
add wave -position 29  sim:/CPU_testbench/dut/data/mem[75]
add wave -position 30  sim:/CPU_testbench/dut/data/mem[74]
add wave -position 31  sim:/CPU_testbench/dut/data/mem[73]
add wave -position 32  sim:/CPU_testbench/dut/data/mem[72]
add wave -position 33  sim:/CPU_testbench/dut/data/mem[71]
add wave -position 34  sim:/CPU_testbench/dut/data/mem[70]
add wave -position 35  sim:/CPU_testbench/dut/data/mem[69]
add wave -position 36  sim:/CPU_testbench/dut/data/mem[68]
add wave -position 37  sim:/CPU_testbench/dut/data/mem[67]
add wave -position 38  sim:/CPU_testbench/dut/data/mem[66]
add wave -position 39  sim:/CPU_testbench/dut/data/mem[65]
add wave -position 40  sim:/CPU_testbench/dut/data/mem[64]
add wave -position 41  sim:/CPU_testbench/dut/data/mem[63]
add wave -position 42  sim:/CPU_testbench/dut/data/mem[62]
add wave -position 43  sim:/CPU_testbench/dut/data/mem[61]
add wave -position 44  sim:/CPU_testbench/dut/data/mem[60]
add wave -position 45  sim:/CPU_testbench/dut/data/mem[59]
add wave -position 46  sim:/CPU_testbench/dut/data/mem[58]
add wave -position 47  sim:/CPU_testbench/dut/data/mem[57]
add wave -position 48  sim:/CPU_testbench/dut/data/mem[56]
add wave -position 49  sim:/CPU_testbench/dut/data/mem[55]
add wave -position 50  sim:/CPU_testbench/dut/data/mem[54]
add wave -position 51  sim:/CPU_testbench/dut/data/mem[53]
add wave -position 52  sim:/CPU_testbench/dut/data/mem[52]
add wave -position 53  sim:/CPU_testbench/dut/data/mem[51]
add wave -position 54  sim:/CPU_testbench/dut/data/mem[50]
add wave -position 55  sim:/CPU_testbench/dut/data/mem[49]
add wave -position 56  sim:/CPU_testbench/dut/data/mem[48]
add wave -position 57  sim:/CPU_testbench/dut/data/mem[47]
add wave -position 58  sim:/CPU_testbench/dut/data/mem[46]
add wave -position 59  sim:/CPU_testbench/dut/data/mem[45]
add wave -position 60  sim:/CPU_testbench/dut/data/mem[44]
add wave -position 61  sim:/CPU_testbench/dut/data/mem[43]
add wave -position 62  sim:/CPU_testbench/dut/data/mem[42]
add wave -position 63  sim:/CPU_testbench/dut/data/mem[41]
add wave -position 64  sim:/CPU_testbench/dut/data/mem[40]
add wave -position 65  sim:/CPU_testbench/dut/data/mem[39]
add wave -position 66  sim:/CPU_testbench/dut/data/mem[38]
add wave -position 67  sim:/CPU_testbench/dut/data/mem[37]
add wave -position 68  sim:/CPU_testbench/dut/data/mem[36]
add wave -position 69  sim:/CPU_testbench/dut/data/mem[35]
add wave -position 70  sim:/CPU_testbench/dut/data/mem[34]
add wave -position 71  sim:/CPU_testbench/dut/data/mem[33]
add wave -position 72  sim:/CPU_testbench/dut/data/mem[32]
add wave -position 73  sim:/CPU_testbench/dut/data/mem[31]
add wave -position 74  sim:/CPU_testbench/dut/data/mem[30]
add wave -position 75  sim:/CPU_testbench/dut/data/mem[29]
add wave -position 76  sim:/CPU_testbench/dut/data/mem[28]
add wave -position 77  sim:/CPU_testbench/dut/data/mem[27]
add wave -position 78  sim:/CPU_testbench/dut/data/mem[26]
add wave -position 79  sim:/CPU_testbench/dut/data/mem[25]
add wave -position 80  sim:/CPU_testbench/dut/data/mem[24]
add wave -position 81  sim:/CPU_testbench/dut/data/mem[23]
add wave -position 82  sim:/CPU_testbench/dut/data/mem[22]
add wave -position 83  sim:/CPU_testbench/dut/data/mem[21]
add wave -position 84  sim:/CPU_testbench/dut/data/mem[20]
add wave -position 85  sim:/CPU_testbench/dut/data/mem[19]
add wave -position 86  sim:/CPU_testbench/dut/data/mem[18]
add wave -position 87  sim:/CPU_testbench/dut/data/mem[17]
add wave -position 88  sim:/CPU_testbench/dut/data/mem[16]
add wave -position 89  sim:/CPU_testbench/dut/data/mem[15]
add wave -position 90  sim:/CPU_testbench/dut/data/mem[14]
add wave -position 91  sim:/CPU_testbench/dut/data/mem[13]
add wave -position 92  sim:/CPU_testbench/dut/data/mem[12]
add wave -position 93  sim:/CPU_testbench/dut/data/mem[11]
add wave -position 94  sim:/CPU_testbench/dut/data/mem[10]
add wave -position 95  sim:/CPU_testbench/dut/data/mem[9]
add wave -position 96  sim:/CPU_testbench/dut/data/mem[8]
add wave -position 97  sim:/CPU_testbench/dut/data/mem[7]
add wave -position 98  sim:/CPU_testbench/dut/data/mem[6]
add wave -position 99  sim:/CPU_testbench/dut/data/mem[5]
add wave -position 100  sim:/CPU_testbench/dut/data/mem[4]
add wave -position 101  sim:/CPU_testbench/dut/data/mem[3]
add wave -position 102  sim:/CPU_testbench/dut/data/mem[2]
add wave -position 103  sim:/CPU_testbench/dut/data/mem[1]
add wave -position 104  sim:/CPU_testbench/dut/data/mem[0]
add wave -position end  sim:/CPU_testbench/dut/data/mem[80]
add wave -position end  sim:/CPU_testbench/dut/data/mem[79]
add wave -position end  sim:/CPU_testbench/dut/data/mem[78]
add wave -position end  sim:/CPU_testbench/dut/data/mem[77]
add wave -position end  sim:/CPU_testbench/dut/data/mem[76]
add wave -position end  sim:/CPU_testbench/dut/data/mem[75]
add wave -position end  sim:/CPU_testbench/dut/data/mem[74]
add wave -position end  sim:/CPU_testbench/dut/data/mem[73]
add wave -position end  sim:/CPU_testbench/dut/data/mem[72]
add wave -position end  sim:/CPU_testbench/dut/data/mem[71]
add wave -position end  sim:/CPU_testbench/dut/data/mem[70]
add wave -position end  sim:/CPU_testbench/dut/data/mem[69]
add wave -position end  sim:/CPU_testbench/dut/data/mem[68]
add wave -position end  sim:/CPU_testbench/dut/data/mem[67]
add wave -position end  sim:/CPU_testbench/dut/data/mem[66]
add wave -position end  sim:/CPU_testbench/dut/data/mem[65]
add wave -position end  sim:/CPU_testbench/dut/data/mem[64]
add wave -position end  sim:/CPU_testbench/dut/data/mem[63]
add wave -position end  sim:/CPU_testbench/dut/data/mem[62]
add wave -position end  sim:/CPU_testbench/dut/data/mem[61]
add wave -position end  sim:/CPU_testbench/dut/data/mem[60]
add wave -position end  sim:/CPU_testbench/dut/data/mem[59]
add wave -position end  sim:/CPU_testbench/dut/data/mem[58]
add wave -position end  sim:/CPU_testbench/dut/data/mem[57]
add wave -position end  sim:/CPU_testbench/dut/data/mem[56]
add wave -position end  sim:/CPU_testbench/dut/data/mem[55]
add wave -position end  sim:/CPU_testbench/dut/data/mem[54]
add wave -position end  sim:/CPU_testbench/dut/data/mem[53]
add wave -position end  sim:/CPU_testbench/dut/data/mem[52]
add wave -position end  sim:/CPU_testbench/dut/data/mem[51]
add wave -position end  sim:/CPU_testbench/dut/data/mem[50]
add wave -position end  sim:/CPU_testbench/dut/data/mem[49]
add wave -position end  sim:/CPU_testbench/dut/data/mem[48]
add wave -position end  sim:/CPU_testbench/dut/data/mem[47]
add wave -position end  sim:/CPU_testbench/dut/data/mem[46]
add wave -position end  sim:/CPU_testbench/dut/data/mem[45]
add wave -position end  sim:/CPU_testbench/dut/data/mem[44]
add wave -position end  sim:/CPU_testbench/dut/data/mem[43]
add wave -position end  sim:/CPU_testbench/dut/data/mem[42]
add wave -position end  sim:/CPU_testbench/dut/data/mem[41]
add wave -position end  sim:/CPU_testbench/dut/data/mem[40]
add wave -position end  sim:/CPU_testbench/dut/data/mem[39]
add wave -position end  sim:/CPU_testbench/dut/data/mem[38]
add wave -position end  sim:/CPU_testbench/dut/data/mem[37]
add wave -position end  sim:/CPU_testbench/dut/data/mem[36]
add wave -position end  sim:/CPU_testbench/dut/data/mem[35]
add wave -position end  sim:/CPU_testbench/dut/data/mem[34]
add wave -position end  sim:/CPU_testbench/dut/data/mem[33]
add wave -position end  sim:/CPU_testbench/dut/data/mem[32]
add wave -position end  sim:/CPU_testbench/dut/data/mem[31]
add wave -position end  sim:/CPU_testbench/dut/data/mem[30]
add wave -position end  sim:/CPU_testbench/dut/data/mem[29]
add wave -position end  sim:/CPU_testbench/dut/data/mem[28]
add wave -position end  sim:/CPU_testbench/dut/data/mem[27]
add wave -position end  sim:/CPU_testbench/dut/data/mem[26]
add wave -position end  sim:/CPU_testbench/dut/data/mem[25]
add wave -position end  sim:/CPU_testbench/dut/data/mem[24]
add wave -position end  sim:/CPU_testbench/dut/data/mem[23]
add wave -position end  sim:/CPU_testbench/dut/data/mem[22]
add wave -position end  sim:/CPU_testbench/dut/data/mem[21]
add wave -position end  sim:/CPU_testbench/dut/data/mem[20]
add wave -position end  sim:/CPU_testbench/dut/data/mem[19]
add wave -position end  sim:/CPU_testbench/dut/data/mem[18]
add wave -position end  sim:/CPU_testbench/dut/data/mem[17]
add wave -position end  sim:/CPU_testbench/dut/data/mem[16]
add wave -position end  sim:/CPU_testbench/dut/data/mem[15]
add wave -position end  sim:/CPU_testbench/dut/data/mem[14]
add wave -position end  sim:/CPU_testbench/dut/data/mem[13]
add wave -position end  sim:/CPU_testbench/dut/data/mem[12]
add wave -position end  sim:/CPU_testbench/dut/data/mem[11]
add wave -position end  sim:/CPU_testbench/dut/data/mem[10]
add wave -position end  sim:/CPU_testbench/dut/data/mem[9]
add wave -position end  sim:/CPU_testbench/dut/data/mem[8]
add wave -position end  sim:/CPU_testbench/dut/data/mem[7]
add wave -position end  sim:/CPU_testbench/dut/data/mem[6]
add wave -position end  sim:/CPU_testbench/dut/data/mem[5]
add wave -position end  sim:/CPU_testbench/dut/data/mem[4]
add wave -position end  sim:/CPU_testbench/dut/data/mem[3]
add wave -position end  sim:/CPU_testbench/dut/data/mem[2]
add wave -position end  sim:/CPU_testbench/dut/data/mem[1]
add wave -position end  sim:/CPU_testbench/dut/data/mem[0]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/ivanz/Documents/GitHub/CSEE469/lab3/cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test04_LdurStur.arm
# Break in Module CPU_testbench at ./CPU.sv line 113
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 113
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test04_LdurStur.arm
# Break in Module CPU_testbench at ./CPU.sv line 113
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 113
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# ** Error: ./CPU.sv(62): near "always_comb": syntax error, unexpected always_comb, expecting ';' or ','
# -- Compiling module CPU_testbench
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 19
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./CPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# ** Error: ./CPU.sv(62): near "always_comb": syntax error, unexpected always_comb, expecting ';' or ','
# -- Compiling module CPU_testbench
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 19
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./CPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 425 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 475 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 525 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 575 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 625 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 675 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 725 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 775 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 825 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 875 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 925 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 975 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1025 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1075 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1125 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1175 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1225 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1275 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1325 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1375 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1425 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1475 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1525 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1575 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1625 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1675 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1725 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1775 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1825 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1875 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1925 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 1975 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2025 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2075 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2125 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2175 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2225 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2275 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2325 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2375 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2425 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2475 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2525 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2575 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2625 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2675 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2725 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2775 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2825 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2875 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2925 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 2975 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3025 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3075 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3125 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3175 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3225 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3275 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3325 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3375 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3425 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3475 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3525 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3575 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3625 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3675 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3725 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3775 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3825 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3875 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3925 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 3975 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4025 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4075 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4125 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4175 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4225 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4275 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4325 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4375 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4425 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4475 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4525 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4575 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4625 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4675 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4725 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4775 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4825 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4875 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4925 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 4975 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 5025 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# ** Error: Assertion error.
#    Time: 5075 us  Scope: CPU_testbench.dut.instruc File: ./instructmem.sv Line: 34
# Break in Module CPU_testbench at ./CPU.sv line 114
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 114
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[0]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[0]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[0]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[1]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[1]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[1]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[2]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[2]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[2]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[3]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[3]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[3]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[4]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[4]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[4]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[5]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[5]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[5]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[6]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[6]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[6]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[7]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[7]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[7]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[8]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[8]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[8]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[9]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[9]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[9]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[10]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[10]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[10]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[11]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[11]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[11]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[12]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[12]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[12]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[13]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[13]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[13]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[14]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[14]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[14]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[15]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[15]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[15]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[16]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[16]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[16]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[17]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[17]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[17]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[18]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[18]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[18]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[19]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[19]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[19]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[20]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[20]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[20]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[21]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[21]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[21]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[22]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[22]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[22]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[23]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[23]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[23]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[24]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[24]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[24]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[25]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[25]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[25]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[26]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[26]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[26]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[27]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[27]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[27]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[28]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[28]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[28]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[29]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[29]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[29]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[30]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[30]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[30]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[31]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[31]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[31]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[32]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[32]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[32]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[33]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[33]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[33]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[34]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[34]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[34]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[35]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[35]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[35]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[36]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[36]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[36]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[37]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[37]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[37]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[38]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[38]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[38]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[39]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[39]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[39]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[40]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[40]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[40]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[41]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[41]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[41]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[42]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[42]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[42]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[43]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[43]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[43]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[44]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[44]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[44]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[45]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[45]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[45]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[46]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[46]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[46]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[47]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[47]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[47]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[48]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[48]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[48]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[49]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[49]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[49]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[50]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[50]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[50]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[51]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[51]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[51]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[52]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[52]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[52]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[53]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[53]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[53]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[54]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[54]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[54]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[55]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[55]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[55]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[56]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[56]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[56]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[57]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[57]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[57]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[58]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[58]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[58]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[59]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[59]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[59]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[60]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[60]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[60]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[61]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[61]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[61]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[62]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[62]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[62]/sel1
# ** Error: (vsim-3839) ./CPU.sv(58): Variable '/CPU_testbench/dut/alusrc[63]', driven via a port connection, is multiply driven. See ./CPU.sv(64).
# 
#         Region: /CPU_testbench/dut/aluin[63]/sel1
# ** Warning: (vsim-3015) ./CPU.sv(58): [PCDPC] - Port size (1 or 1) does not match connection size (3) for port 'en'. The port definition is at: ./mux2to1.v(3).
# 
#         Region: /CPU_testbench/dut/aluin[63]/sel1
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 31
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
# Break in Module CPU_testbench at ./CPU.sv line 114
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 114
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test04_LdurStur.arm
# Break in Module CPU_testbench at ./CPU.sv line 114
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 114
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test04_LdurStur.arm
# Break in Module CPU_testbench at ./CPU.sv line 114
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 114
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test04_LdurStur.arm
# Break in Module CPU_testbench at ./CPU.sv line 114
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 114
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test04_LdurStur.arm
# Break in Module CPU_testbench at ./CPU.sv line 114
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 114
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test04_LdurStur.arm
# ** Error: Assertion error.
#    Time: 375 us  Scope: CPU_testbench.dut.data File: ./datamem.sv Line: 31
# Break in Module CPU_testbench at ./CPU.sv line 114
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 114
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test04_LdurStur.arm
# Break in Module CPU_testbench at ./CPU.sv line 114
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 114
# MACRO ./runlab.do PAUSED at line 43
add wave -position 21  sim:/CPU_testbench/dut/alusrc
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/ivanz/Documents/GitHub/CSEE469/lab3/cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test04_LdurStur.arm
# Break in Module CPU_testbench at ./CPU.sv line 114
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 114
# MACRO ./runlab.do PAUSED at line 43
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/ivanz/Documents/GitHub/CSEE469/lab3/cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test04_LdurStur.arm
# Break in Module CPU_testbench at ./CPU.sv line 114
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 114
# MACRO ./runlab.do PAUSED at line 43
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/ivanz/Documents/GitHub/CSEE469/lab3/cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# ** Error: ./regfile.sv(21): (vlog-2730) Undefined variable: 'outwr'.
# 
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./regfile.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# ** Error: ./regfile.sv(21): (vlog-2730) Undefined variable: 'outwr'.
# 
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./regfile.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# ** Error: ./regfile.sv(21): (vlog-2730) Undefined variable: 'outwr'.
# 
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./regfile.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# 
# Top level modules:
# 	signExtend
# 	lsl
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.mux2to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.lsl
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.datamem
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test04_LdurStur.arm
# Break in Module CPU_testbench at ./CPU.sv line 114
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 114
# MACRO ./runlab.do PAUSED at line 43
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/ivanz/Documents/GitHub/CSEE469/lab3/cpu_wave.do
