

================================================================
== Vivado HLS Report for 'k2c_dot_1'
================================================================
* Date:           Wed Apr 24 12:32:26 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Resource_optimized
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.609|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1          |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 2          |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3          |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 4          |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 5          |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 6          |    ?|    ?|         5|          -|          -|     ?|    no    |
        |- Loop 7          |    ?|    ?|         5|          -|          -|     ?|    no    |
        |- Loop 8          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 8.1       |    ?|    ?|         5|          -|          -|     ?|    no    |
        |- Loop 9          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 9.1       |    ?|    ?|         5|          -|          -|     ?|    no    |
        |- Loop 10         |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 11         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 11.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 11.1.1  |    ?|    ?|        11|          -|          -|     ?|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 124
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1 & !exitcond1_1)
	5  / (exitcond1) | (exitcond1_1)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	7  / (exitcond2) | (exitcond2_1)
	6  / (!exitcond2 & !exitcond2_1)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / (!exitcond8 & !exitcond8_1)
	78  / (exitcond8) | (exitcond8_1)
77 --> 
	75  / true
78 --> 
	78  / (tmp_2 & tmp_2_1)
	79  / (!tmp_2) | (!tmp_2_1)
79 --> 
	80  / true
80 --> 
	81  / (tmp_3 & tmp_3_1)
	82  / (!tmp_3) | (!tmp_3_1)
81 --> 
	79  / true
82 --> 
	83  / (!exitcond13)
	84  / (exitcond13)
83 --> 
	84  / true
84 --> 
	85  / (!exitcond13 & !exitcond13_1)
	87  / (exitcond13) | (exitcond13_1)
85 --> 
	86  / true
86 --> 
	82  / true
87 --> 
	88  / (!exitcond12)
	89  / (exitcond12)
88 --> 
	89  / true
89 --> 
	90  / (!exitcond12 & !exitcond12_1)
	92  / (exitcond12) | (exitcond12_1)
90 --> 
	91  / true
91 --> 
	87  / true
92 --> 
	93  / (!exitcond9)
	101  / (exitcond9)
93 --> 
	94  / true
94 --> 
	95  / (!exitcond11)
	96  / (exitcond11)
95 --> 
	96  / true
96 --> 
	97  / (!exitcond11 & !exitcond11_1)
	99  / (exitcond11) | (exitcond11_1)
97 --> 
	98  / true
98 --> 
	94  / true
99 --> 
	100  / true
100 --> 
	92  / true
101 --> 
	102  / (!exitcond10)
	110  / (exitcond10)
102 --> 
	103  / true
103 --> 
	104  / (!exitcond14)
	105  / (exitcond14)
104 --> 
	105  / true
105 --> 
	106  / (!exitcond14 & !exitcond10_1)
	108  / (exitcond14) | (exitcond10_1)
106 --> 
	107  / true
107 --> 
	103  / true
108 --> 
	109  / true
109 --> 
	101  / true
110 --> 
	111  / true
111 --> 
	111  / (!exitcond5)
	112  / (exitcond5)
112 --> 
	113  / (tmp_7)
113 --> 
	114  / (!exitcond)
	112  / (exitcond)
114 --> 
	115  / (!exitcond3)
	113  / (exitcond3)
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	114  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_read2)"   --->   Operation 125 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%B_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %B_numel_read)"   --->   Operation 126 'read' 'B_numel_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%B_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %B_dim)"   --->   Operation 127 'read' 'B_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%A_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %A_numel_read)"   --->   Operation 128 'read' 'A_numel_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%A_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %A_dim)"   --->   Operation 129 'read' 'A_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%permA = alloca [5 x i64], align 16" [Group_5/sample.c:1589]   --->   Operation 130 'alloca' 'permA' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%permB = alloca [5 x i64], align 16" [Group_5/sample.c:1590]   --->   Operation 131 'alloca' 'permB' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%freeA = alloca [5 x i64], align 16" [Group_5/sample.c:1594]   --->   Operation 132 'alloca' 'freeA' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%freeB = alloca [5 x i64], align 16" [Group_5/sample.c:1595]   --->   Operation 133 'alloca' 'freeB' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%newshpA = alloca [5 x i64], align 16" [Group_5/sample.c:1598]   --->   Operation 134 'alloca' 'newshpA' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%newshpB = alloca [5 x i64], align 16" [Group_5/sample.c:1599]   --->   Operation 135 'alloca' 'newshpB' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%Asub = alloca [5 x i64], align 16" [Group_5/sample.c:1604]   --->   Operation 136 'alloca' 'Asub' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%Bsub = alloca [5 x i64], align 16" [Group_5/sample.c:1605]   --->   Operation 137 'alloca' 'Bsub' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 138 [1/1] (1.35ns)   --->   "br label %1" [Group_5/sample.c:1609]   --->   Operation 138 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.34>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%count = phi i64 [ 0, %0 ], [ %count_1_1, %._crit_edge.1 ]" [Group_5/sample.c:1621]   --->   Operation 139 'phi' 'count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %0 ], [ %i_12_1, %._crit_edge.1 ]" [Group_5/sample.c:1609]   --->   Operation 140 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %i, %A_dim_read" [Group_5/sample.c:1609]   --->   Operation 141 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader36.preheader, label %2" [Group_5/sample.c:1609]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (2.34ns)   --->   "%tmp_9 = icmp eq i64 %i, %p_read" [Group_5/sample.c:1615]   --->   Operation 143 'icmp' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (1.35ns)   --->   "br i1 %tmp_9, label %._crit_edge.0, label %3" [Group_5/sample.c:1619]   --->   Operation 144 'br' <Predicate = (!exitcond1)> <Delay = 1.35>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%freeA_addr = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %count" [Group_5/sample.c:1620]   --->   Operation 145 'getelementptr' 'freeA_addr' <Predicate = (!exitcond1 & !tmp_9)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (1.75ns)   --->   "store i64 %i, i64* %freeA_addr, align 8" [Group_5/sample.c:1620]   --->   Operation 146 'store' <Predicate = (!exitcond1 & !tmp_9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 147 [1/1] (2.99ns)   --->   "%count_4 = add i64 %count, 1" [Group_5/sample.c:1621]   --->   Operation 147 'add' 'count_4' <Predicate = (!exitcond1 & !tmp_9)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (1.35ns)   --->   "br label %._crit_edge.0" [Group_5/sample.c:1622]   --->   Operation 148 'br' <Predicate = (!exitcond1 & !tmp_9)> <Delay = 1.35>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%count_1 = phi i64 [ %count_4, %3 ], [ %count, %2 ]" [Group_5/sample.c:1621]   --->   Operation 149 'phi' 'count_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%i_12_s = or i64 %i, 1" [Group_5/sample.c:1609]   --->   Operation 150 'or' 'i_12_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (2.34ns)   --->   "%exitcond1_1 = icmp eq i64 %i_12_s, %A_dim_read" [Group_5/sample.c:1609]   --->   Operation 151 'icmp' 'exitcond1_1' <Predicate = (!exitcond1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %exitcond1_1, label %.preheader36.preheader, label %4" [Group_5/sample.c:1609]   --->   Operation 152 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (2.34ns)   --->   "%tmp_1 = icmp eq i64 %i_12_s, %p_read" [Group_5/sample.c:1615]   --->   Operation 153 'icmp' 'tmp_1' <Predicate = (!exitcond1 & !exitcond1_1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (1.35ns)   --->   "br i1 %tmp_1, label %._crit_edge.1, label %5" [Group_5/sample.c:1619]   --->   Operation 154 'br' <Predicate = (!exitcond1 & !exitcond1_1)> <Delay = 1.35>
ST_2 : Operation 155 [1/1] (1.35ns)   --->   "br label %.preheader36.0" [Group_5/sample.c:1625]   --->   Operation 155 'br' <Predicate = (exitcond1) | (exitcond1_1)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%freeA_addr_7 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %count_1" [Group_5/sample.c:1620]   --->   Operation 156 'getelementptr' 'freeA_addr_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.75ns)   --->   "store i64 %i_12_s, i64* %freeA_addr_7, align 8" [Group_5/sample.c:1620]   --->   Operation 157 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 158 [1/1] (2.99ns)   --->   "%count_4_1 = add i64 %count_1, 1" [Group_5/sample.c:1621]   --->   Operation 158 'add' 'count_4_1' <Predicate = (!tmp_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (1.35ns)   --->   "br label %._crit_edge.1" [Group_5/sample.c:1622]   --->   Operation 159 'br' <Predicate = (!tmp_1)> <Delay = 1.35>
ST_3 : Operation 160 [1/1] (2.99ns)   --->   "%i_12_1 = add i64 %i, 2" [Group_5/sample.c:1609]   --->   Operation 160 'add' 'i_12_1' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%count_1_1 = phi i64 [ %count_4_1, %5 ], [ %count_1, %4 ]" [Group_5/sample.c:1621]   --->   Operation 161 'phi' 'count_1_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1609]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 5.03>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%count_2 = phi i3 [ %count_5_1, %._crit_edge1.1 ], [ 0, %.preheader36.preheader ]" [Group_5/sample.c:1637]   --->   Operation 163 'phi' 'count_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%i_1 = phi i64 [ %i_15_1, %._crit_edge1.1 ], [ 0, %.preheader36.preheader ]" [Group_5/sample.c:1625]   --->   Operation 164 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (2.34ns)   --->   "%exitcond2 = icmp eq i64 %i_1, %B_dim_read" [Group_5/sample.c:1625]   --->   Operation 165 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader35.0, label %6" [Group_5/sample.c:1625]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (2.34ns)   --->   "%tmp = icmp eq i64 %i_1, 0" [Group_5/sample.c:1631]   --->   Operation 167 'icmp' 'tmp' <Predicate = (!exitcond2)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (1.35ns)   --->   "br i1 %tmp, label %._crit_edge1.0, label %7" [Group_5/sample.c:1635]   --->   Operation 168 'br' <Predicate = (!exitcond2)> <Delay = 1.35>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%count_2_cast4 = zext i3 %count_2 to i64" [Group_5/sample.c:1625]   --->   Operation 169 'zext' 'count_2_cast4' <Predicate = (!exitcond2 & !tmp)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%freeB_addr = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %count_2_cast4" [Group_5/sample.c:1636]   --->   Operation 170 'getelementptr' 'freeB_addr' <Predicate = (!exitcond2 & !tmp)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (1.75ns)   --->   "store i64 %i_1, i64* %freeB_addr, align 8" [Group_5/sample.c:1636]   --->   Operation 171 'store' <Predicate = (!exitcond2 & !tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 172 [1/1] (1.34ns)   --->   "%count_5 = add i3 %count_2, 1" [Group_5/sample.c:1637]   --->   Operation 172 'add' 'count_5' <Predicate = (!exitcond2 & !tmp)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (1.35ns)   --->   "br label %._crit_edge1.0" [Group_5/sample.c:1638]   --->   Operation 173 'br' <Predicate = (!exitcond2 & !tmp)> <Delay = 1.35>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%count_3 = phi i3 [ %count_5, %7 ], [ %count_2, %6 ]" [Group_5/sample.c:1637]   --->   Operation 174 'phi' 'count_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%count_3_cast = zext i3 %count_3 to i64" [Group_5/sample.c:1625]   --->   Operation 175 'zext' 'count_3_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%i_15_s = or i64 %i_1, 1" [Group_5/sample.c:1625]   --->   Operation 176 'or' 'i_15_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (2.34ns)   --->   "%exitcond2_1 = icmp eq i64 %i_15_s, %B_dim_read" [Group_5/sample.c:1625]   --->   Operation 177 'icmp' 'exitcond2_1' <Predicate = (!exitcond2)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %exitcond2_1, label %.preheader35.0, label %._crit_edge1.1" [Group_5/sample.c:1625]   --->   Operation 178 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (1.34ns)   --->   "%count_5_1 = add i3 %count_3, 1" [Group_5/sample.c:1637]   --->   Operation 179 'add' 'count_5_1' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (2.99ns)   --->   "%i_15_1 = add i64 %i_1, 2" [Group_5/sample.c:1625]   --->   Operation 180 'add' 'i_15_1' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%dense_13_output_shap_1 = getelementptr [5 x i64]* @dense_13_output_shap, i64 0, i64 %p_read" [Group_5/sample.c:1645]   --->   Operation 181 'getelementptr' 'dense_13_output_shap_1' <Predicate = (exitcond2) | (exitcond2_1)> <Delay = 0.00>
ST_5 : Operation 182 [2/2] (2.77ns)   --->   "%dense_13_output_shap_2 = load i64* %dense_13_output_shap_1, align 8" [Group_5/sample.c:1645]   --->   Operation 182 'load' 'dense_13_output_shap_2' <Predicate = (exitcond2) | (exitcond2_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>

State 6 <SV = 3> <Delay = 1.75>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%freeB_addr_7 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %count_3_cast" [Group_5/sample.c:1636]   --->   Operation 183 'getelementptr' 'freeB_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (1.75ns)   --->   "store i64 %i_15_s, i64* %freeB_addr_7, align 8" [Group_5/sample.c:1636]   --->   Operation 184 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "br label %.preheader36.0" [Group_5/sample.c:1625]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 6.97>
ST_7 : Operation 186 [1/2] (2.77ns)   --->   "%dense_13_output_shap_2 = load i64* %dense_13_output_shap_1, align 8" [Group_5/sample.c:1645]   --->   Operation 186 'load' 'dense_13_output_shap_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i64 %dense_13_output_shap_2 to i14" [Group_5/sample.c:1653]   --->   Operation 187 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i64 %dense_13_output_shap_2 to i9" [Group_5/sample.c:1653]   --->   Operation 188 'trunc' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [68/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 189 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 4> <Delay = 4.20>
ST_8 : Operation 190 [67/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 190 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 4.20>
ST_9 : Operation 191 [66/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 191 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 4.20>
ST_10 : Operation 192 [65/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 192 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 4.20>
ST_11 : Operation 193 [64/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 193 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 4.20>
ST_12 : Operation 194 [63/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 194 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 4.20>
ST_13 : Operation 195 [62/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 195 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 4.20>
ST_14 : Operation 196 [61/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 196 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 4.20>
ST_15 : Operation 197 [60/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 197 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 4.20>
ST_16 : Operation 198 [59/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 198 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 4.20>
ST_17 : Operation 199 [58/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 199 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 4.20>
ST_18 : Operation 200 [57/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 200 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 4.20>
ST_19 : Operation 201 [56/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 201 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 4.20>
ST_20 : Operation 202 [55/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 202 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 4.20>
ST_21 : Operation 203 [54/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 203 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 4.20>
ST_22 : Operation 204 [53/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 204 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 4.20>
ST_23 : Operation 205 [52/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 205 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 4.20>
ST_24 : Operation 206 [51/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 206 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 4.20>
ST_25 : Operation 207 [50/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 207 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 4.20>
ST_26 : Operation 208 [49/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 208 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 4.20>
ST_27 : Operation 209 [48/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 209 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 4.20>
ST_28 : Operation 210 [47/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 210 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 4.20>
ST_29 : Operation 211 [46/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 211 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 4.20>
ST_30 : Operation 212 [45/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 212 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 4.20>
ST_31 : Operation 213 [44/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 213 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 4.20>
ST_32 : Operation 214 [43/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 214 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 4.20>
ST_33 : Operation 215 [42/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 215 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 4.20>
ST_34 : Operation 216 [41/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 216 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 4.20>
ST_35 : Operation 217 [40/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 217 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 4.20>
ST_36 : Operation 218 [39/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 218 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 4.20>
ST_37 : Operation 219 [38/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 219 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 4.20>
ST_38 : Operation 220 [37/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 220 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 35> <Delay = 4.20>
ST_39 : Operation 221 [36/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 221 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 36> <Delay = 4.20>
ST_40 : Operation 222 [35/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 222 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 37> <Delay = 4.20>
ST_41 : Operation 223 [34/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 223 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 38> <Delay = 4.20>
ST_42 : Operation 224 [33/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 224 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 39> <Delay = 4.20>
ST_43 : Operation 225 [32/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 225 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 40> <Delay = 4.20>
ST_44 : Operation 226 [31/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 226 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 41> <Delay = 4.20>
ST_45 : Operation 227 [30/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 227 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 42> <Delay = 4.20>
ST_46 : Operation 228 [29/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 228 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 43> <Delay = 4.20>
ST_47 : Operation 229 [28/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 229 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 44> <Delay = 4.20>
ST_48 : Operation 230 [27/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 230 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 45> <Delay = 4.20>
ST_49 : Operation 231 [26/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 231 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 46> <Delay = 4.20>
ST_50 : Operation 232 [25/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 232 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 47> <Delay = 4.20>
ST_51 : Operation 233 [24/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 233 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 48> <Delay = 4.20>
ST_52 : Operation 234 [23/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 234 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 4.20>
ST_53 : Operation 235 [22/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 235 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 50> <Delay = 4.20>
ST_54 : Operation 236 [21/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 236 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 51> <Delay = 4.20>
ST_55 : Operation 237 [20/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 237 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 52> <Delay = 4.20>
ST_56 : Operation 238 [19/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 238 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 53> <Delay = 4.20>
ST_57 : Operation 239 [18/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 239 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 54> <Delay = 4.20>
ST_58 : Operation 240 [17/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 240 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 55> <Delay = 4.20>
ST_59 : Operation 241 [16/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 241 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 56> <Delay = 4.20>
ST_60 : Operation 242 [15/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 242 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 57> <Delay = 4.20>
ST_61 : Operation 243 [14/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 243 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 58> <Delay = 4.20>
ST_62 : Operation 244 [13/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 244 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 59> <Delay = 4.20>
ST_63 : Operation 245 [12/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 245 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 60> <Delay = 4.20>
ST_64 : Operation 246 [11/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 246 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 61> <Delay = 4.20>
ST_65 : Operation 247 [10/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 247 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 62> <Delay = 4.20>
ST_66 : Operation 248 [9/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 248 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 63> <Delay = 4.20>
ST_67 : Operation 249 [8/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 249 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 64> <Delay = 4.20>
ST_68 : Operation 250 [7/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 250 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 65> <Delay = 4.20>
ST_69 : Operation 251 [6/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 251 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 66> <Delay = 4.20>
ST_70 : Operation 252 [5/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 252 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 67> <Delay = 4.20>
ST_71 : Operation 253 [4/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 253 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 68> <Delay = 4.20>
ST_72 : Operation 254 [3/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 254 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 69> <Delay = 4.20>
ST_73 : Operation 255 [2/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 255 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 70> <Delay = 4.20>
ST_74 : Operation 256 [1/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 256 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 257 [1/1] (0.00ns)   --->   "%free_axesB = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %B_numel_read_3, i32 7, i32 63)" [Group_5/sample.c:1654]   --->   Operation 257 'partselect' 'free_axesB' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 258 [1/1] (0.00ns)   --->   "%free_axesB_3 = zext i57 %free_axesB to i64" [Group_5/sample.c:1654]   --->   Operation 258 'zext' 'free_axesB_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 259 [1/1] (0.00ns)   --->   "%free_axesB_cast6 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %B_numel_read_3, i32 7, i32 20)" [Group_5/sample.c:1654]   --->   Operation 259 'partselect' 'free_axesB_cast6' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 260 [1/1] (0.00ns)   --->   "%free_axesB_cast5 = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %B_numel_read_3, i32 7, i32 13)" [Group_5/sample.c:1654]   --->   Operation 260 'partselect' 'free_axesB_cast5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i64 %A_dim_read to i3"   --->   Operation 261 'trunc' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 262 [1/1] (2.99ns)   --->   "%i_16 = add i64 -1, %A_dim_read" [Group_5/sample.c:1656]   --->   Operation 262 'add' 'i_16' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 263 [1/1] (1.34ns)   --->   "%i_16_cast = add i3 -1, %tmp_31" [Group_5/sample.c:1661]   --->   Operation 263 'add' 'i_16_cast' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 264 [1/1] (1.35ns)   --->   "br label %8" [Group_5/sample.c:1656]   --->   Operation 264 'br' <Predicate = true> <Delay = 1.35>

State 75 <SV = 71> <Delay = 2.34>
ST_75 : Operation 265 [1/1] (0.00ns)   --->   "%i_4 = phi i3 [ 0, %.preheader35.0 ], [ %i_18_1, %10 ]" [Group_5/sample.c:1656]   --->   Operation 265 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 266 [1/1] (0.00ns)   --->   "%i_4_cast = zext i3 %i_4 to i64" [Group_5/sample.c:1656]   --->   Operation 266 'zext' 'i_4_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 267 [1/1] (2.34ns)   --->   "%exitcond8 = icmp eq i64 %i_4_cast, %i_16" [Group_5/sample.c:1656]   --->   Operation 267 'icmp' 'exitcond8' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader2.preheader, label %9" [Group_5/sample.c:1656]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 269 [1/1] (0.00ns)   --->   "%freeA_addr_8 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %i_4_cast" [Group_5/sample.c:1659]   --->   Operation 269 'getelementptr' 'freeA_addr_8' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_75 : Operation 270 [2/2] (1.75ns)   --->   "%freeA_load = load i64* %freeA_addr_8, align 16" [Group_5/sample.c:1659]   --->   Operation 270 'load' 'freeA_load' <Predicate = (!exitcond8)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 76 <SV = 72> <Delay = 3.51>
ST_76 : Operation 271 [1/2] (1.75ns)   --->   "%freeA_load = load i64* %freeA_addr_8, align 16" [Group_5/sample.c:1659]   --->   Operation 271 'load' 'freeA_load' <Predicate = (!exitcond8)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 272 [1/1] (0.00ns)   --->   "%permA_addr = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_4_cast" [Group_5/sample.c:1659]   --->   Operation 272 'getelementptr' 'permA_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_76 : Operation 273 [1/1] (1.75ns)   --->   "store i64 %freeA_load, i64* %permA_addr, align 16" [Group_5/sample.c:1659]   --->   Operation 273 'store' <Predicate = (!exitcond8)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 274 [1/1] (0.00ns)   --->   "%i_18_s = or i3 %i_4, 1" [Group_5/sample.c:1656]   --->   Operation 274 'or' 'i_18_s' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_76 : Operation 275 [1/1] (0.00ns)   --->   "%i_18_cast = zext i3 %i_18_s to i64" [Group_5/sample.c:1656]   --->   Operation 275 'zext' 'i_18_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_76 : Operation 276 [1/1] (2.34ns)   --->   "%exitcond8_1 = icmp eq i64 %i_18_cast, %i_16" [Group_5/sample.c:1656]   --->   Operation 276 'icmp' 'exitcond8_1' <Predicate = (!exitcond8)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %exitcond8_1, label %.preheader2.preheader, label %10" [Group_5/sample.c:1656]   --->   Operation 277 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_76 : Operation 278 [1/1] (0.00ns)   --->   "%freeA_addr_9 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %i_18_cast" [Group_5/sample.c:1659]   --->   Operation 278 'getelementptr' 'freeA_addr_9' <Predicate = (!exitcond8 & !exitcond8_1)> <Delay = 0.00>
ST_76 : Operation 279 [2/2] (1.75ns)   --->   "%freeA_load_1 = load i64* %freeA_addr_9, align 8" [Group_5/sample.c:1659]   --->   Operation 279 'load' 'freeA_load_1' <Predicate = (!exitcond8 & !exitcond8_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 280 [1/1] (1.34ns)   --->   "%i_18_1 = add i3 %i_4, 2" [Group_5/sample.c:1656]   --->   Operation 280 'add' 'i_18_1' <Predicate = (!exitcond8 & !exitcond8_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 281 [1/1] (1.35ns)   --->   "br label %.preheader2.0" [Group_5/sample.c:1661]   --->   Operation 281 'br' <Predicate = (exitcond8) | (exitcond8_1)> <Delay = 1.35>

State 77 <SV = 73> <Delay = 3.51>
ST_77 : Operation 282 [1/2] (1.75ns)   --->   "%freeA_load_1 = load i64* %freeA_addr_9, align 8" [Group_5/sample.c:1659]   --->   Operation 282 'load' 'freeA_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_77 : Operation 283 [1/1] (0.00ns)   --->   "%permA_addr_15 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_18_cast" [Group_5/sample.c:1659]   --->   Operation 283 'getelementptr' 'permA_addr_15' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 284 [1/1] (1.75ns)   --->   "store i64 %freeA_load_1, i64* %permA_addr_15, align 8" [Group_5/sample.c:1659]   --->   Operation 284 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_77 : Operation 285 [1/1] (0.00ns)   --->   "br label %8" [Group_5/sample.c:1656]   --->   Operation 285 'br' <Predicate = true> <Delay = 0.00>

State 78 <SV = 73> <Delay = 3.68>
ST_78 : Operation 286 [1/1] (0.00ns)   --->   "%i_5 = phi i3 [ %i_19_1, %11 ], [ %i_16_cast, %.preheader2.preheader ]" [Group_5/sample.c:1661]   --->   Operation 286 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 287 [1/1] (0.00ns)   --->   "%i_5_cast = zext i3 %i_5 to i64" [Group_5/sample.c:1661]   --->   Operation 287 'zext' 'i_5_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 288 [1/1] (2.34ns)   --->   "%tmp_2 = icmp ult i64 %i_5_cast, %A_dim_read" [Group_5/sample.c:1661]   --->   Operation 288 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 289 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader2.1, label %.preheader33.0" [Group_5/sample.c:1661]   --->   Operation 289 'br' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 290 [1/1] (0.00ns)   --->   "%permA_addr_16 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_5_cast" [Group_5/sample.c:1664]   --->   Operation 290 'getelementptr' 'permA_addr_16' <Predicate = (tmp_2)> <Delay = 0.00>
ST_78 : Operation 291 [1/1] (1.75ns)   --->   "store i64 %p_read, i64* %permA_addr_16, align 8" [Group_5/sample.c:1664]   --->   Operation 291 'store' <Predicate = (tmp_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_78 : Operation 292 [1/1] (1.34ns)   --->   "%i_19 = add i3 %i_5, 1" [Group_5/sample.c:1661]   --->   Operation 292 'add' 'i_19' <Predicate = (tmp_2)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 293 [1/1] (0.00ns)   --->   "%i_19_cast = zext i3 %i_19 to i64" [Group_5/sample.c:1661]   --->   Operation 293 'zext' 'i_19_cast' <Predicate = (tmp_2)> <Delay = 0.00>
ST_78 : Operation 294 [1/1] (2.34ns)   --->   "%tmp_2_1 = icmp ult i64 %i_19_cast, %A_dim_read" [Group_5/sample.c:1661]   --->   Operation 294 'icmp' 'tmp_2_1' <Predicate = (tmp_2)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 295 [1/1] (0.00ns)   --->   "br i1 %tmp_2_1, label %11, label %.preheader33.0" [Group_5/sample.c:1661]   --->   Operation 295 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_78 : Operation 296 [1/1] (0.00ns)   --->   "%permA_addr_17 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_19_cast" [Group_5/sample.c:1664]   --->   Operation 296 'getelementptr' 'permA_addr_17' <Predicate = (tmp_2 & tmp_2_1)> <Delay = 0.00>
ST_78 : Operation 297 [1/1] (1.75ns)   --->   "store i64 %p_read, i64* %permA_addr_17, align 8" [Group_5/sample.c:1664]   --->   Operation 297 'store' <Predicate = (tmp_2 & tmp_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_78 : Operation 298 [1/1] (1.34ns)   --->   "%i_19_1 = add i3 %i_5, 2" [Group_5/sample.c:1661]   --->   Operation 298 'add' 'i_19_1' <Predicate = (tmp_2 & tmp_2_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 299 [1/1] (0.00ns)   --->   "br label %.preheader2.0" [Group_5/sample.c:1661]   --->   Operation 299 'br' <Predicate = (tmp_2 & tmp_2_1)> <Delay = 0.00>
ST_78 : Operation 300 [1/1] (0.00ns)   --->   "%permB_addr = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 0" [Group_5/sample.c:1669]   --->   Operation 300 'getelementptr' 'permB_addr' <Predicate = (!tmp_2) | (!tmp_2_1)> <Delay = 0.00>
ST_78 : Operation 301 [1/1] (1.75ns)   --->   "store i64 0, i64* %permB_addr, align 16" [Group_5/sample.c:1669]   --->   Operation 301 'store' <Predicate = (!tmp_2) | (!tmp_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_78 : Operation 302 [1/1] (1.35ns)   --->   "br label %.preheader32.0" [Group_5/sample.c:1671]   --->   Operation 302 'br' <Predicate = (!tmp_2) | (!tmp_2_1)> <Delay = 1.35>

State 79 <SV = 74> <Delay = 2.34>
ST_79 : Operation 303 [1/1] (0.00ns)   --->   "%i_7 = phi i3 [ %i_21_1, %12 ], [ 1, %.preheader33.0 ]" [Group_5/sample.c:1671]   --->   Operation 303 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 304 [1/1] (0.00ns)   --->   "%j_3 = phi i64 [ %j_9_1, %12 ], [ 0, %.preheader33.0 ]" [Group_5/sample.c:1671]   --->   Operation 304 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 305 [1/1] (0.00ns)   --->   "%i_7_cast = zext i3 %i_7 to i64" [Group_5/sample.c:1671]   --->   Operation 305 'zext' 'i_7_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 306 [1/1] (2.34ns)   --->   "%tmp_3 = icmp ult i64 %i_7_cast, %B_dim_read" [Group_5/sample.c:1671]   --->   Operation 306 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 307 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader32.1, label %.preheader31.preheader" [Group_5/sample.c:1671]   --->   Operation 307 'br' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 308 [1/1] (0.00ns)   --->   "%freeB_addr_8 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %j_3" [Group_5/sample.c:1674]   --->   Operation 308 'getelementptr' 'freeB_addr_8' <Predicate = (tmp_3)> <Delay = 0.00>
ST_79 : Operation 309 [2/2] (1.75ns)   --->   "%freeB_load = load i64* %freeB_addr_8, align 16" [Group_5/sample.c:1674]   --->   Operation 309 'load' 'freeB_load' <Predicate = (tmp_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 80 <SV = 75> <Delay = 3.68>
ST_80 : Operation 310 [1/2] (1.75ns)   --->   "%freeB_load = load i64* %freeB_addr_8, align 16" [Group_5/sample.c:1674]   --->   Operation 310 'load' 'freeB_load' <Predicate = (tmp_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_80 : Operation 311 [1/1] (0.00ns)   --->   "%permB_addr_13 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_7_cast" [Group_5/sample.c:1674]   --->   Operation 311 'getelementptr' 'permB_addr_13' <Predicate = (tmp_3)> <Delay = 0.00>
ST_80 : Operation 312 [1/1] (1.75ns)   --->   "store i64 %freeB_load, i64* %permB_addr_13, align 8" [Group_5/sample.c:1674]   --->   Operation 312 'store' <Predicate = (tmp_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_80 : Operation 313 [1/1] (1.34ns)   --->   "%i_21 = add i3 1, %i_7" [Group_5/sample.c:1671]   --->   Operation 313 'add' 'i_21' <Predicate = (tmp_3)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 314 [1/1] (0.00ns)   --->   "%i_21_cast = zext i3 %i_21 to i64" [Group_5/sample.c:1671]   --->   Operation 314 'zext' 'i_21_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_80 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i64 %j_3 to i4" [Group_5/sample.c:1671]   --->   Operation 315 'trunc' 'tmp_32' <Predicate = (tmp_3)> <Delay = 0.00>
ST_80 : Operation 316 [1/1] (0.00ns)   --->   "%j_9_s = or i4 %tmp_32, 1" [Group_5/sample.c:1671]   --->   Operation 316 'or' 'j_9_s' <Predicate = (tmp_3)> <Delay = 0.00>
ST_80 : Operation 317 [1/1] (0.00ns)   --->   "%j_9_cast = zext i4 %j_9_s to i64" [Group_5/sample.c:1671]   --->   Operation 317 'zext' 'j_9_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_80 : Operation 318 [1/1] (2.34ns)   --->   "%tmp_3_1 = icmp ult i64 %i_21_cast, %B_dim_read" [Group_5/sample.c:1671]   --->   Operation 318 'icmp' 'tmp_3_1' <Predicate = (tmp_3)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 319 [1/1] (0.00ns)   --->   "br i1 %tmp_3_1, label %12, label %.preheader31.preheader" [Group_5/sample.c:1671]   --->   Operation 319 'br' <Predicate = (tmp_3)> <Delay = 0.00>
ST_80 : Operation 320 [1/1] (0.00ns)   --->   "%freeB_addr_9 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %j_9_cast" [Group_5/sample.c:1674]   --->   Operation 320 'getelementptr' 'freeB_addr_9' <Predicate = (tmp_3 & tmp_3_1)> <Delay = 0.00>
ST_80 : Operation 321 [2/2] (1.75ns)   --->   "%freeB_load_1 = load i64* %freeB_addr_9, align 8" [Group_5/sample.c:1674]   --->   Operation 321 'load' 'freeB_load_1' <Predicate = (tmp_3 & tmp_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_80 : Operation 322 [1/1] (1.34ns)   --->   "%i_21_1 = add i3 %i_7, 2" [Group_5/sample.c:1671]   --->   Operation 322 'add' 'i_21_1' <Predicate = (tmp_3 & tmp_3_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 323 [1/1] (2.99ns)   --->   "%j_9_1 = add i64 %j_3, 2" [Group_5/sample.c:1671]   --->   Operation 323 'add' 'j_9_1' <Predicate = (tmp_3 & tmp_3_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 324 [1/1] (1.35ns)   --->   "br label %.preheader31.0" [Group_5/sample.c:1676]   --->   Operation 324 'br' <Predicate = (!tmp_3) | (!tmp_3_1)> <Delay = 1.35>

State 81 <SV = 76> <Delay = 3.51>
ST_81 : Operation 325 [1/2] (1.75ns)   --->   "%freeB_load_1 = load i64* %freeB_addr_9, align 8" [Group_5/sample.c:1674]   --->   Operation 325 'load' 'freeB_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_81 : Operation 326 [1/1] (0.00ns)   --->   "%permB_addr_14 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_21_cast" [Group_5/sample.c:1674]   --->   Operation 326 'getelementptr' 'permB_addr_14' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 327 [1/1] (1.75ns)   --->   "store i64 %freeB_load_1, i64* %permB_addr_14, align 8" [Group_5/sample.c:1674]   --->   Operation 327 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_81 : Operation 328 [1/1] (0.00ns)   --->   "br label %.preheader32.0" [Group_5/sample.c:1671]   --->   Operation 328 'br' <Predicate = true> <Delay = 0.00>

State 82 <SV = 76> <Delay = 2.34>
ST_82 : Operation 329 [1/1] (0.00ns)   --->   "%i_8 = phi i3 [ %i_22_1, %13 ], [ 0, %.preheader31.preheader ]" [Group_5/sample.c:1676]   --->   Operation 329 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 330 [1/1] (0.00ns)   --->   "%i_8_cast = zext i3 %i_8 to i64" [Group_5/sample.c:1676]   --->   Operation 330 'zext' 'i_8_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 331 [1/1] (2.34ns)   --->   "%exitcond13 = icmp eq i64 %i_8_cast, %A_dim_read" [Group_5/sample.c:1676]   --->   Operation 331 'icmp' 'exitcond13' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 332 [1/1] (0.00ns)   --->   "br i1 %exitcond13, label %.preheader30.preheader, label %.preheader31.1" [Group_5/sample.c:1676]   --->   Operation 332 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 333 [1/1] (0.00ns)   --->   "%permA_addr_18 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_8_cast" [Group_5/sample.c:1679]   --->   Operation 333 'getelementptr' 'permA_addr_18' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_82 : Operation 334 [2/2] (1.75ns)   --->   "%permA_load = load i64* %permA_addr_18, align 16" [Group_5/sample.c:1679]   --->   Operation 334 'load' 'permA_load' <Predicate = (!exitcond13)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 83 <SV = 77> <Delay = 4.52>
ST_83 : Operation 335 [1/2] (1.75ns)   --->   "%permA_load = load i64* %permA_addr_18, align 16" [Group_5/sample.c:1679]   --->   Operation 335 'load' 'permA_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_83 : Operation 336 [1/1] (0.00ns)   --->   "%dense_13_output_shap_3 = getelementptr [5 x i64]* @dense_13_output_shap, i64 0, i64 %permA_load" [Group_5/sample.c:1679]   --->   Operation 336 'getelementptr' 'dense_13_output_shap_3' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 337 [2/2] (2.77ns)   --->   "%dense_13_output_shap_4 = load i64* %dense_13_output_shap_3, align 8" [Group_5/sample.c:1679]   --->   Operation 337 'load' 'dense_13_output_shap_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>

State 84 <SV = 78> <Delay = 4.52>
ST_84 : Operation 338 [1/2] (2.77ns)   --->   "%dense_13_output_shap_4 = load i64* %dense_13_output_shap_3, align 8" [Group_5/sample.c:1679]   --->   Operation 338 'load' 'dense_13_output_shap_4' <Predicate = (!exitcond13)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>
ST_84 : Operation 339 [1/1] (0.00ns)   --->   "%newshpA_addr = getelementptr inbounds [5 x i64]* %newshpA, i64 0, i64 %i_8_cast" [Group_5/sample.c:1679]   --->   Operation 339 'getelementptr' 'newshpA_addr' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_84 : Operation 340 [1/1] (1.75ns)   --->   "store i64 %dense_13_output_shap_4, i64* %newshpA_addr, align 16" [Group_5/sample.c:1679]   --->   Operation 340 'store' <Predicate = (!exitcond13)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_84 : Operation 341 [1/1] (0.00ns)   --->   "%i_22_s = or i3 %i_8, 1" [Group_5/sample.c:1676]   --->   Operation 341 'or' 'i_22_s' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_84 : Operation 342 [1/1] (0.00ns)   --->   "%i_22_cast = zext i3 %i_22_s to i64" [Group_5/sample.c:1676]   --->   Operation 342 'zext' 'i_22_cast' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_84 : Operation 343 [1/1] (2.34ns)   --->   "%exitcond13_1 = icmp eq i64 %i_22_cast, %A_dim_read" [Group_5/sample.c:1676]   --->   Operation 343 'icmp' 'exitcond13_1' <Predicate = (!exitcond13)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 344 [1/1] (0.00ns)   --->   "br i1 %exitcond13_1, label %.preheader30.preheader, label %13" [Group_5/sample.c:1676]   --->   Operation 344 'br' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_84 : Operation 345 [1/1] (0.00ns)   --->   "%permA_addr_19 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_22_cast" [Group_5/sample.c:1679]   --->   Operation 345 'getelementptr' 'permA_addr_19' <Predicate = (!exitcond13 & !exitcond13_1)> <Delay = 0.00>
ST_84 : Operation 346 [2/2] (1.75ns)   --->   "%permA_load_7 = load i64* %permA_addr_19, align 8" [Group_5/sample.c:1679]   --->   Operation 346 'load' 'permA_load_7' <Predicate = (!exitcond13 & !exitcond13_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_84 : Operation 347 [1/1] (1.34ns)   --->   "%i_22_1 = add i3 %i_8, 2" [Group_5/sample.c:1676]   --->   Operation 347 'add' 'i_22_1' <Predicate = (!exitcond13 & !exitcond13_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 348 [1/1] (1.35ns)   --->   "br label %.preheader30.0" [Group_5/sample.c:1681]   --->   Operation 348 'br' <Predicate = (exitcond13) | (exitcond13_1)> <Delay = 1.35>

State 85 <SV = 79> <Delay = 4.52>
ST_85 : Operation 349 [1/2] (1.75ns)   --->   "%permA_load_7 = load i64* %permA_addr_19, align 8" [Group_5/sample.c:1679]   --->   Operation 349 'load' 'permA_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_85 : Operation 350 [1/1] (0.00ns)   --->   "%dense_13_output_shap_5 = getelementptr [5 x i64]* @dense_13_output_shap, i64 0, i64 %permA_load_7" [Group_5/sample.c:1679]   --->   Operation 350 'getelementptr' 'dense_13_output_shap_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 351 [2/2] (2.77ns)   --->   "%dense_13_output_shap_6 = load i64* %dense_13_output_shap_5, align 8" [Group_5/sample.c:1679]   --->   Operation 351 'load' 'dense_13_output_shap_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>

State 86 <SV = 80> <Delay = 4.52>
ST_86 : Operation 352 [1/2] (2.77ns)   --->   "%dense_13_output_shap_6 = load i64* %dense_13_output_shap_5, align 8" [Group_5/sample.c:1679]   --->   Operation 352 'load' 'dense_13_output_shap_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>
ST_86 : Operation 353 [1/1] (0.00ns)   --->   "%newshpA_addr_1 = getelementptr inbounds [5 x i64]* %newshpA, i64 0, i64 %i_22_cast" [Group_5/sample.c:1679]   --->   Operation 353 'getelementptr' 'newshpA_addr_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 354 [1/1] (1.75ns)   --->   "store i64 %dense_13_output_shap_6, i64* %newshpA_addr_1, align 8" [Group_5/sample.c:1679]   --->   Operation 354 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_86 : Operation 355 [1/1] (0.00ns)   --->   "br label %.preheader31.0" [Group_5/sample.c:1676]   --->   Operation 355 'br' <Predicate = true> <Delay = 0.00>

State 87 <SV = 79> <Delay = 2.34>
ST_87 : Operation 356 [1/1] (0.00ns)   --->   "%i_9 = phi i3 [ %i_23_1, %14 ], [ 0, %.preheader30.preheader ]" [Group_5/sample.c:1681]   --->   Operation 356 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 357 [1/1] (0.00ns)   --->   "%i_9_cast = zext i3 %i_9 to i64" [Group_5/sample.c:1681]   --->   Operation 357 'zext' 'i_9_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 358 [1/1] (2.34ns)   --->   "%exitcond12 = icmp eq i64 %i_9_cast, %B_dim_read" [Group_5/sample.c:1681]   --->   Operation 358 'icmp' 'exitcond12' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 359 [1/1] (0.00ns)   --->   "br i1 %exitcond12, label %.preheader29.preheader, label %.preheader30.1" [Group_5/sample.c:1681]   --->   Operation 359 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 360 [1/1] (0.00ns)   --->   "%permB_addr_15 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_9_cast" [Group_5/sample.c:1684]   --->   Operation 360 'getelementptr' 'permB_addr_15' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_87 : Operation 361 [2/2] (1.75ns)   --->   "%permB_load = load i64* %permB_addr_15, align 16" [Group_5/sample.c:1684]   --->   Operation 361 'load' 'permB_load' <Predicate = (!exitcond12)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 88 <SV = 80> <Delay = 4.52>
ST_88 : Operation 362 [1/2] (1.75ns)   --->   "%permB_load = load i64* %permB_addr_15, align 16" [Group_5/sample.c:1684]   --->   Operation 362 'load' 'permB_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_88 : Operation 363 [1/1] (0.00ns)   --->   "%dense_14_kernel_shap_1 = getelementptr [5 x i64]* @dense_14_kernel_shap, i64 0, i64 %permB_load" [Group_5/sample.c:1684]   --->   Operation 363 'getelementptr' 'dense_14_kernel_shap_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 364 [2/2] (2.77ns)   --->   "%dense_14_kernel_shap_2 = load i64* %dense_14_kernel_shap_1, align 8" [Group_5/sample.c:1684]   --->   Operation 364 'load' 'dense_14_kernel_shap_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>

State 89 <SV = 81> <Delay = 4.52>
ST_89 : Operation 365 [1/2] (2.77ns)   --->   "%dense_14_kernel_shap_2 = load i64* %dense_14_kernel_shap_1, align 8" [Group_5/sample.c:1684]   --->   Operation 365 'load' 'dense_14_kernel_shap_2' <Predicate = (!exitcond12)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>
ST_89 : Operation 366 [1/1] (0.00ns)   --->   "%newshpB_addr = getelementptr inbounds [5 x i64]* %newshpB, i64 0, i64 %i_9_cast" [Group_5/sample.c:1684]   --->   Operation 366 'getelementptr' 'newshpB_addr' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_89 : Operation 367 [1/1] (1.75ns)   --->   "store i64 %dense_14_kernel_shap_2, i64* %newshpB_addr, align 16" [Group_5/sample.c:1684]   --->   Operation 367 'store' <Predicate = (!exitcond12)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_89 : Operation 368 [1/1] (0.00ns)   --->   "%i_23_s = or i3 %i_9, 1" [Group_5/sample.c:1681]   --->   Operation 368 'or' 'i_23_s' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_89 : Operation 369 [1/1] (0.00ns)   --->   "%i_23_cast = zext i3 %i_23_s to i64" [Group_5/sample.c:1681]   --->   Operation 369 'zext' 'i_23_cast' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_89 : Operation 370 [1/1] (2.34ns)   --->   "%exitcond12_1 = icmp eq i64 %i_23_cast, %B_dim_read" [Group_5/sample.c:1681]   --->   Operation 370 'icmp' 'exitcond12_1' <Predicate = (!exitcond12)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 371 [1/1] (0.00ns)   --->   "br i1 %exitcond12_1, label %.preheader29.preheader, label %14" [Group_5/sample.c:1681]   --->   Operation 371 'br' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_89 : Operation 372 [1/1] (0.00ns)   --->   "%permB_addr_16 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_23_cast" [Group_5/sample.c:1684]   --->   Operation 372 'getelementptr' 'permB_addr_16' <Predicate = (!exitcond12 & !exitcond12_1)> <Delay = 0.00>
ST_89 : Operation 373 [2/2] (1.75ns)   --->   "%permB_load_7 = load i64* %permB_addr_16, align 8" [Group_5/sample.c:1684]   --->   Operation 373 'load' 'permB_load_7' <Predicate = (!exitcond12 & !exitcond12_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_89 : Operation 374 [1/1] (1.34ns)   --->   "%i_23_1 = add i3 %i_9, 2" [Group_5/sample.c:1681]   --->   Operation 374 'add' 'i_23_1' <Predicate = (!exitcond12 & !exitcond12_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 375 [1/1] (1.35ns)   --->   "br label %.preheader29" [Group_5/sample.c:1687]   --->   Operation 375 'br' <Predicate = (exitcond12) | (exitcond12_1)> <Delay = 1.35>

State 90 <SV = 82> <Delay = 4.52>
ST_90 : Operation 376 [1/2] (1.75ns)   --->   "%permB_load_7 = load i64* %permB_addr_16, align 8" [Group_5/sample.c:1684]   --->   Operation 376 'load' 'permB_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_90 : Operation 377 [1/1] (0.00ns)   --->   "%dense_14_kernel_shap_3 = getelementptr [5 x i64]* @dense_14_kernel_shap, i64 0, i64 %permB_load_7" [Group_5/sample.c:1684]   --->   Operation 377 'getelementptr' 'dense_14_kernel_shap_3' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 378 [2/2] (2.77ns)   --->   "%dense_14_kernel_shap_4 = load i64* %dense_14_kernel_shap_3, align 8" [Group_5/sample.c:1684]   --->   Operation 378 'load' 'dense_14_kernel_shap_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>

State 91 <SV = 83> <Delay = 4.52>
ST_91 : Operation 379 [1/2] (2.77ns)   --->   "%dense_14_kernel_shap_4 = load i64* %dense_14_kernel_shap_3, align 8" [Group_5/sample.c:1684]   --->   Operation 379 'load' 'dense_14_kernel_shap_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>
ST_91 : Operation 380 [1/1] (0.00ns)   --->   "%newshpB_addr_1 = getelementptr inbounds [5 x i64]* %newshpB, i64 0, i64 %i_23_cast" [Group_5/sample.c:1684]   --->   Operation 380 'getelementptr' 'newshpB_addr_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 381 [1/1] (1.75ns)   --->   "store i64 %dense_14_kernel_shap_4, i64* %newshpB_addr_1, align 8" [Group_5/sample.c:1684]   --->   Operation 381 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_91 : Operation 382 [1/1] (0.00ns)   --->   "br label %.preheader30.0" [Group_5/sample.c:1681]   --->   Operation 382 'br' <Predicate = true> <Delay = 0.00>

State 92 <SV = 82> <Delay = 2.99>
ST_92 : Operation 383 [1/1] (0.00ns)   --->   "%i_s = phi i64 [ %i_23, %19 ], [ 0, %.preheader29.preheader ]"   --->   Operation 383 'phi' 'i_s' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 384 [1/1] (2.34ns)   --->   "%exitcond9 = icmp eq i64 %i_s, %A_numel_read_3" [Group_5/sample.c:1687]   --->   Operation 384 'icmp' 'exitcond9' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 385 [1/1] (2.99ns)   --->   "%i_23 = add i64 %i_s, 1" [Group_5/sample.c:1687]   --->   Operation 385 'add' 'i_23' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 386 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader28.preheader, label %15" [Group_5/sample.c:1687]   --->   Operation 386 'br' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 387 [2/2] (2.70ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_s, [5 x i64]* %Asub, [5 x i64]* @dense_13_output_shap, i64 %A_dim_read)" [Group_5/sample.c:1688]   --->   Operation 387 'call' <Predicate = (!exitcond9)> <Delay = 2.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i64 %A_numel_read_3 to i14"   --->   Operation 388 'trunc' 'tmp_33' <Predicate = (exitcond9)> <Delay = 0.00>
ST_92 : Operation 389 [1/1] (1.35ns)   --->   "br label %.preheader28" [Group_5/sample.c:1698]   --->   Operation 389 'br' <Predicate = (exitcond9)> <Delay = 1.35>

State 93 <SV = 83> <Delay = 1.35>
ST_93 : Operation 390 [1/2] (0.00ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_s, [5 x i64]* %Asub, [5 x i64]* @dense_13_output_shap, i64 %A_dim_read)" [Group_5/sample.c:1688]   --->   Operation 390 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 391 [1/1] (1.35ns)   --->   "br label %16" [Group_5/sample.c:1689]   --->   Operation 391 'br' <Predicate = true> <Delay = 1.35>

State 94 <SV = 84> <Delay = 2.34>
ST_94 : Operation 392 [1/1] (0.00ns)   --->   "%j_4 = phi i3 [ 0, %15 ], [ %j_10_1, %18 ]" [Group_5/sample.c:1689]   --->   Operation 392 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 393 [1/1] (0.00ns)   --->   "%j_4_cast = zext i3 %j_4 to i64" [Group_5/sample.c:1689]   --->   Operation 393 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 394 [1/1] (2.34ns)   --->   "%exitcond11 = icmp eq i64 %j_4_cast, %A_dim_read" [Group_5/sample.c:1689]   --->   Operation 394 'icmp' 'exitcond11' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 395 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %19, label %17" [Group_5/sample.c:1689]   --->   Operation 395 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 396 [1/1] (0.00ns)   --->   "%permA_addr_20 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %j_4_cast" [Group_5/sample.c:1692]   --->   Operation 396 'getelementptr' 'permA_addr_20' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_94 : Operation 397 [2/2] (1.75ns)   --->   "%permA_load_8 = load i64* %permA_addr_20, align 16" [Group_5/sample.c:1692]   --->   Operation 397 'load' 'permA_load_8' <Predicate = (!exitcond11)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 95 <SV = 85> <Delay = 3.51>
ST_95 : Operation 398 [1/2] (1.75ns)   --->   "%permA_load_8 = load i64* %permA_addr_20, align 16" [Group_5/sample.c:1692]   --->   Operation 398 'load' 'permA_load_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_95 : Operation 399 [1/1] (0.00ns)   --->   "%Asub_addr = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %permA_load_8" [Group_5/sample.c:1692]   --->   Operation 399 'getelementptr' 'Asub_addr' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 400 [2/2] (1.75ns)   --->   "%Asub_load = load i64* %Asub_addr, align 8" [Group_5/sample.c:1692]   --->   Operation 400 'load' 'Asub_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 96 <SV = 86> <Delay = 3.51>
ST_96 : Operation 401 [1/2] (1.75ns)   --->   "%Asub_load = load i64* %Asub_addr, align 8" [Group_5/sample.c:1692]   --->   Operation 401 'load' 'Asub_load' <Predicate = (!exitcond11)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_96 : Operation 402 [1/1] (0.00ns)   --->   "%Bsub_addr = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %j_4_cast" [Group_5/sample.c:1692]   --->   Operation 402 'getelementptr' 'Bsub_addr' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_96 : Operation 403 [1/1] (1.75ns)   --->   "store i64 %Asub_load, i64* %Bsub_addr, align 16" [Group_5/sample.c:1692]   --->   Operation 403 'store' <Predicate = (!exitcond11)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_96 : Operation 404 [1/1] (0.00ns)   --->   "%j_10_s = or i3 %j_4, 1" [Group_5/sample.c:1689]   --->   Operation 404 'or' 'j_10_s' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_96 : Operation 405 [1/1] (0.00ns)   --->   "%j_10_cast = zext i3 %j_10_s to i64" [Group_5/sample.c:1689]   --->   Operation 405 'zext' 'j_10_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_96 : Operation 406 [1/1] (2.34ns)   --->   "%exitcond11_1 = icmp eq i64 %j_10_cast, %A_dim_read" [Group_5/sample.c:1689]   --->   Operation 406 'icmp' 'exitcond11_1' <Predicate = (!exitcond11)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 407 [1/1] (0.00ns)   --->   "br i1 %exitcond11_1, label %19, label %18" [Group_5/sample.c:1689]   --->   Operation 407 'br' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_96 : Operation 408 [1/1] (0.00ns)   --->   "%permA_addr_21 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %j_10_cast" [Group_5/sample.c:1692]   --->   Operation 408 'getelementptr' 'permA_addr_21' <Predicate = (!exitcond11 & !exitcond11_1)> <Delay = 0.00>
ST_96 : Operation 409 [2/2] (1.75ns)   --->   "%permA_load_9 = load i64* %permA_addr_21, align 8" [Group_5/sample.c:1692]   --->   Operation 409 'load' 'permA_load_9' <Predicate = (!exitcond11 & !exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_96 : Operation 410 [1/1] (1.34ns)   --->   "%j_10_1 = add i3 %j_4, 2" [Group_5/sample.c:1689]   --->   Operation 410 'add' 'j_10_1' <Predicate = (!exitcond11 & !exitcond11_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 411 [1/1] (0.00ns)   --->   "%A_array_addr = getelementptr [128 x float]* %A_array, i64 0, i64 %i_s" [Group_5/sample.c:1695]   --->   Operation 411 'getelementptr' 'A_array_addr' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 0.00>
ST_96 : Operation 412 [2/2] (2.77ns)   --->   "%A_array_load = load float* %A_array_addr, align 4" [Group_5/sample.c:1695]   --->   Operation 412 'load' 'A_array_load' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 97 <SV = 87> <Delay = 3.51>
ST_97 : Operation 413 [1/2] (1.75ns)   --->   "%permA_load_9 = load i64* %permA_addr_21, align 8" [Group_5/sample.c:1692]   --->   Operation 413 'load' 'permA_load_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_97 : Operation 414 [1/1] (0.00ns)   --->   "%Asub_addr_8 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %permA_load_9" [Group_5/sample.c:1692]   --->   Operation 414 'getelementptr' 'Asub_addr_8' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 415 [2/2] (1.75ns)   --->   "%Asub_load_1 = load i64* %Asub_addr_8, align 8" [Group_5/sample.c:1692]   --->   Operation 415 'load' 'Asub_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 98 <SV = 88> <Delay = 3.51>
ST_98 : Operation 416 [1/2] (1.75ns)   --->   "%Asub_load_1 = load i64* %Asub_addr_8, align 8" [Group_5/sample.c:1692]   --->   Operation 416 'load' 'Asub_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_98 : Operation 417 [1/1] (0.00ns)   --->   "%Bsub_addr_8 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %j_10_cast" [Group_5/sample.c:1692]   --->   Operation 417 'getelementptr' 'Bsub_addr_8' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 418 [1/1] (1.75ns)   --->   "store i64 %Asub_load_1, i64* %Bsub_addr_8, align 8" [Group_5/sample.c:1692]   --->   Operation 418 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_98 : Operation 419 [1/1] (0.00ns)   --->   "br label %16" [Group_5/sample.c:1689]   --->   Operation 419 'br' <Predicate = true> <Delay = 0.00>

State 99 <SV = 87> <Delay = 2.77>
ST_99 : Operation 420 [2/2] (1.35ns)   --->   "%bidx = call fastcc i64 @k2c_sub2idx([5 x i64]* %Bsub, [5 x i64]* %newshpA, i64 %A_dim_read)" [Group_5/sample.c:1694]   --->   Operation 420 'call' 'bidx' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 421 [1/2] (2.77ns)   --->   "%A_array_load = load float* %A_array_addr, align 4" [Group_5/sample.c:1695]   --->   Operation 421 'load' 'A_array_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 100 <SV = 88> <Delay = 2.77>
ST_100 : Operation 422 [1/2] (0.00ns)   --->   "%bidx = call fastcc i64 @k2c_sub2idx([5 x i64]* %Bsub, [5 x i64]* %newshpA, i64 %A_dim_read)" [Group_5/sample.c:1694]   --->   Operation 422 'call' 'bidx' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_100 : Operation 423 [1/1] (0.00ns)   --->   "%dense_14_fwork_addr = getelementptr [4224 x float]* @dense_14_fwork, i64 0, i64 %bidx" [Group_5/sample.c:1695]   --->   Operation 423 'getelementptr' 'dense_14_fwork_addr' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 424 [1/1] (2.77ns)   --->   "store float %A_array_load, float* %dense_14_fwork_addr, align 4" [Group_5/sample.c:1695]   --->   Operation 424 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_100 : Operation 425 [1/1] (0.00ns)   --->   "br label %.preheader29" [Group_5/sample.c:1687]   --->   Operation 425 'br' <Predicate = true> <Delay = 0.00>

State 101 <SV = 83> <Delay = 8.60>
ST_101 : Operation 426 [1/1] (0.00ns)   --->   "%i_10 = phi i64 [ %i_24, %24 ], [ 0, %.preheader28.preheader ]"   --->   Operation 426 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 427 [1/1] (2.34ns)   --->   "%exitcond10 = icmp eq i64 %i_10, %B_numel_read_3" [Group_5/sample.c:1698]   --->   Operation 427 'icmp' 'exitcond10' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 428 [1/1] (2.99ns)   --->   "%i_24 = add i64 %i_10, 1" [Group_5/sample.c:1698]   --->   Operation 428 'add' 'i_24' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 429 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %.loopexit, label %20" [Group_5/sample.c:1698]   --->   Operation 429 'br' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 430 [2/2] (2.70ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_10, [5 x i64]* %Bsub, [5 x i64]* @dense_14_kernel_shap, i64 %B_dim_read)" [Group_5/sample.c:1699]   --->   Operation 430 'call' <Predicate = (!exitcond10)> <Delay = 2.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_101 : Operation 431 [2/2] (8.60ns)   --->   "%tmp_6 = mul i64 %free_axesB_3, %free_axesA" [Group_5/sample.c:1747]   --->   Operation 431 'mul' 'tmp_6' <Predicate = (exitcond10)> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 84> <Delay = 1.35>
ST_102 : Operation 432 [1/2] (0.00ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_10, [5 x i64]* %Bsub, [5 x i64]* @dense_14_kernel_shap, i64 %B_dim_read)" [Group_5/sample.c:1699]   --->   Operation 432 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_102 : Operation 433 [1/1] (1.35ns)   --->   "br label %21" [Group_5/sample.c:1700]   --->   Operation 433 'br' <Predicate = true> <Delay = 1.35>

State 103 <SV = 85> <Delay = 2.34>
ST_103 : Operation 434 [1/1] (0.00ns)   --->   "%j_5 = phi i3 [ 0, %20 ], [ %j_11_1, %23 ]" [Group_5/sample.c:1700]   --->   Operation 434 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 435 [1/1] (0.00ns)   --->   "%j_5_cast = zext i3 %j_5 to i64" [Group_5/sample.c:1700]   --->   Operation 435 'zext' 'j_5_cast' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 436 [1/1] (2.34ns)   --->   "%exitcond14 = icmp eq i64 %j_5_cast, %B_dim_read" [Group_5/sample.c:1700]   --->   Operation 436 'icmp' 'exitcond14' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 437 [1/1] (0.00ns)   --->   "br i1 %exitcond14, label %24, label %22" [Group_5/sample.c:1700]   --->   Operation 437 'br' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 438 [1/1] (0.00ns)   --->   "%permB_addr_17 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %j_5_cast" [Group_5/sample.c:1703]   --->   Operation 438 'getelementptr' 'permB_addr_17' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_103 : Operation 439 [2/2] (1.75ns)   --->   "%permB_load_8 = load i64* %permB_addr_17, align 16" [Group_5/sample.c:1703]   --->   Operation 439 'load' 'permB_load_8' <Predicate = (!exitcond14)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 104 <SV = 86> <Delay = 3.51>
ST_104 : Operation 440 [1/2] (1.75ns)   --->   "%permB_load_8 = load i64* %permB_addr_17, align 16" [Group_5/sample.c:1703]   --->   Operation 440 'load' 'permB_load_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_104 : Operation 441 [1/1] (0.00ns)   --->   "%Bsub_addr_7 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %permB_load_8" [Group_5/sample.c:1703]   --->   Operation 441 'getelementptr' 'Bsub_addr_7' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 442 [2/2] (1.75ns)   --->   "%Bsub_load = load i64* %Bsub_addr_7, align 8" [Group_5/sample.c:1703]   --->   Operation 442 'load' 'Bsub_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 105 <SV = 87> <Delay = 3.51>
ST_105 : Operation 443 [1/2] (1.75ns)   --->   "%Bsub_load = load i64* %Bsub_addr_7, align 8" [Group_5/sample.c:1703]   --->   Operation 443 'load' 'Bsub_load' <Predicate = (!exitcond14)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_105 : Operation 444 [1/1] (0.00ns)   --->   "%Asub_addr_7 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %j_5_cast" [Group_5/sample.c:1703]   --->   Operation 444 'getelementptr' 'Asub_addr_7' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_105 : Operation 445 [1/1] (1.75ns)   --->   "store i64 %Bsub_load, i64* %Asub_addr_7, align 16" [Group_5/sample.c:1703]   --->   Operation 445 'store' <Predicate = (!exitcond14)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_105 : Operation 446 [1/1] (0.00ns)   --->   "%j_11_s = or i3 %j_5, 1" [Group_5/sample.c:1700]   --->   Operation 446 'or' 'j_11_s' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_105 : Operation 447 [1/1] (0.00ns)   --->   "%j_11_cast = zext i3 %j_11_s to i64" [Group_5/sample.c:1700]   --->   Operation 447 'zext' 'j_11_cast' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_105 : Operation 448 [1/1] (2.34ns)   --->   "%exitcond10_1 = icmp eq i64 %j_11_cast, %B_dim_read" [Group_5/sample.c:1700]   --->   Operation 448 'icmp' 'exitcond10_1' <Predicate = (!exitcond14)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 449 [1/1] (0.00ns)   --->   "br i1 %exitcond10_1, label %24, label %23" [Group_5/sample.c:1700]   --->   Operation 449 'br' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_105 : Operation 450 [1/1] (0.00ns)   --->   "%permB_addr_18 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %j_11_cast" [Group_5/sample.c:1703]   --->   Operation 450 'getelementptr' 'permB_addr_18' <Predicate = (!exitcond14 & !exitcond10_1)> <Delay = 0.00>
ST_105 : Operation 451 [2/2] (1.75ns)   --->   "%permB_load_9 = load i64* %permB_addr_18, align 8" [Group_5/sample.c:1703]   --->   Operation 451 'load' 'permB_load_9' <Predicate = (!exitcond14 & !exitcond10_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_105 : Operation 452 [1/1] (1.34ns)   --->   "%j_11_1 = add i3 %j_5, 2" [Group_5/sample.c:1700]   --->   Operation 452 'add' 'j_11_1' <Predicate = (!exitcond14 & !exitcond10_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 453 [1/1] (0.00ns)   --->   "%dense_14_kernel_arra_1 = getelementptr [4096 x float]* @dense_14_kernel_arra, i64 0, i64 %i_10" [Group_5/sample.c:1706]   --->   Operation 453 'getelementptr' 'dense_14_kernel_arra_1' <Predicate = (exitcond14) | (exitcond10_1)> <Delay = 0.00>
ST_105 : Operation 454 [2/2] (2.77ns)   --->   "%dense_14_kernel_arra_2 = load float* %dense_14_kernel_arra_1, align 4" [Group_5/sample.c:1706]   --->   Operation 454 'load' 'dense_14_kernel_arra_2' <Predicate = (exitcond14) | (exitcond10_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>

State 106 <SV = 88> <Delay = 3.51>
ST_106 : Operation 455 [1/2] (1.75ns)   --->   "%permB_load_9 = load i64* %permB_addr_18, align 8" [Group_5/sample.c:1703]   --->   Operation 455 'load' 'permB_load_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_106 : Operation 456 [1/1] (0.00ns)   --->   "%Bsub_addr_9 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %permB_load_9" [Group_5/sample.c:1703]   --->   Operation 456 'getelementptr' 'Bsub_addr_9' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 457 [2/2] (1.75ns)   --->   "%Bsub_load_1 = load i64* %Bsub_addr_9, align 8" [Group_5/sample.c:1703]   --->   Operation 457 'load' 'Bsub_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 107 <SV = 89> <Delay = 3.51>
ST_107 : Operation 458 [1/2] (1.75ns)   --->   "%Bsub_load_1 = load i64* %Bsub_addr_9, align 8" [Group_5/sample.c:1703]   --->   Operation 458 'load' 'Bsub_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_107 : Operation 459 [1/1] (0.00ns)   --->   "%Asub_addr_9 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %j_11_cast" [Group_5/sample.c:1703]   --->   Operation 459 'getelementptr' 'Asub_addr_9' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 460 [1/1] (1.75ns)   --->   "store i64 %Bsub_load_1, i64* %Asub_addr_9, align 8" [Group_5/sample.c:1703]   --->   Operation 460 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_107 : Operation 461 [1/1] (0.00ns)   --->   "br label %21" [Group_5/sample.c:1700]   --->   Operation 461 'br' <Predicate = true> <Delay = 0.00>

State 108 <SV = 88> <Delay = 2.77>
ST_108 : Operation 462 [2/2] (1.35ns)   --->   "%bidx_3 = call fastcc i64 @k2c_sub2idx([5 x i64]* %Asub, [5 x i64]* %newshpB, i64 %B_dim_read)" [Group_5/sample.c:1705]   --->   Operation 462 'call' 'bidx_3' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 463 [1/2] (2.77ns)   --->   "%dense_14_kernel_arra_2 = load float* %dense_14_kernel_arra_1, align 4" [Group_5/sample.c:1706]   --->   Operation 463 'load' 'dense_14_kernel_arra_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>

State 109 <SV = 89> <Delay = 4.58>
ST_109 : Operation 464 [1/2] (0.00ns)   --->   "%bidx_3 = call fastcc i64 @k2c_sub2idx([5 x i64]* %Asub, [5 x i64]* %newshpB, i64 %B_dim_read)" [Group_5/sample.c:1705]   --->   Operation 464 'call' 'bidx_3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_109 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i64 %bidx_3 to i14" [Group_5/sample.c:1705]   --->   Operation 465 'trunc' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 466 [1/1] (1.80ns)   --->   "%sum = add i14 %tmp_36, %tmp_33" [Group_5/sample.c:1705]   --->   Operation 466 'add' 'sum' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 467 [1/1] (0.00ns)   --->   "%sum_cast = zext i14 %sum to i64" [Group_5/sample.c:1705]   --->   Operation 467 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 468 [1/1] (0.00ns)   --->   "%dense_14_fwork_addr_1 = getelementptr [4224 x float]* @dense_14_fwork, i64 0, i64 %sum_cast" [Group_5/sample.c:1706]   --->   Operation 468 'getelementptr' 'dense_14_fwork_addr_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 469 [1/1] (2.77ns)   --->   "store float %dense_14_kernel_arra_2, float* %dense_14_fwork_addr_1, align 4" [Group_5/sample.c:1706]   --->   Operation 469 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_109 : Operation 470 [1/1] (0.00ns)   --->   "br label %.preheader28" [Group_5/sample.c:1698]   --->   Operation 470 'br' <Predicate = true> <Delay = 0.00>

State 110 <SV = 84> <Delay = 8.60>
ST_110 : Operation 471 [1/2] (8.60ns)   --->   "%tmp_6 = mul i64 %free_axesB_3, %free_axesA" [Group_5/sample.c:1747]   --->   Operation 471 'mul' 'tmp_6' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 472 [1/1] (1.35ns)   --->   "br label %25" [Group_5/sample.c:1747]   --->   Operation 472 'br' <Predicate = true> <Delay = 1.35>

State 111 <SV = 85> <Delay = 2.77>
ST_111 : Operation 473 [1/1] (0.00ns)   --->   "%i_11 = phi i6 [ 0, %.loopexit ], [ %i_22, %26 ]"   --->   Operation 473 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 474 [1/1] (0.00ns)   --->   "%i_11_cast = zext i6 %i_11 to i64" [Group_5/sample.c:1747]   --->   Operation 474 'zext' 'i_11_cast' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 475 [1/1] (2.34ns)   --->   "%exitcond5 = icmp eq i64 %i_11_cast, %tmp_6" [Group_5/sample.c:1747]   --->   Operation 475 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 476 [1/1] (1.60ns)   --->   "%i_22 = add i6 %i_11, 1" [Group_5/sample.c:1747]   --->   Operation 476 'add' 'i_22' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 477 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader24.preheader, label %26" [Group_5/sample.c:1747]   --->   Operation 477 'br' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 478 [1/1] (0.00ns)   --->   "%C_array_addr = getelementptr [32 x float]* %C_array, i64 0, i64 %i_11_cast" [Group_5/sample.c:1748]   --->   Operation 478 'getelementptr' 'C_array_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_111 : Operation 479 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %C_array_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 479 'store' <Predicate = (!exitcond5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_111 : Operation 480 [1/1] (0.00ns)   --->   "br label %25" [Group_5/sample.c:1747]   --->   Operation 480 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_111 : Operation 481 [1/1] (1.35ns)   --->   "br label %.preheader24" [Group_5/sample.c:1751]   --->   Operation 481 'br' <Predicate = (exitcond5)> <Delay = 1.35>

State 112 <SV = 86> <Delay = 6.35>
ST_112 : Operation 482 [1/1] (0.00ns)   --->   "%i_14 = phi i64 [ %i_25, %.preheader24.loopexit ], [ 0, %.preheader24.preheader ]"   --->   Operation 482 'phi' 'i_14' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i64 %i_14 to i14" [Group_5/sample.c:1751]   --->   Operation 483 'trunc' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i64 %i_14 to i7" [Group_5/sample.c:1751]   --->   Operation 484 'trunc' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 485 [1/1] (2.34ns)   --->   "%tmp_7 = icmp ult i64 %i_14, %free_axesA" [Group_5/sample.c:1751]   --->   Operation 485 'icmp' 'tmp_7' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 486 [1/1] (2.99ns)   --->   "%i_25 = add i64 1, %i_14" [Group_5/sample.c:1751]   --->   Operation 486 'add' 'i_25' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 487 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %27, label %29" [Group_5/sample.c:1751]   --->   Operation 487 'br' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 488 [1/1] (3.29ns)   --->   "%outrowidx = mul i7 %tmp_35, %free_axesB_cast5" [Group_5/sample.c:1752]   --->   Operation 488 'mul' 'outrowidx' <Predicate = (tmp_7)> <Delay = 3.29> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 489 [1/1] (6.35ns)   --->   "%inneridx = mul i14 %tmp_29, %tmp_34" [Group_5/sample.c:1753]   --->   Operation 489 'mul' 'inneridx' <Predicate = (tmp_7)> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 490 [1/1] (1.35ns)   --->   "br label %.loopexit11" [Group_5/sample.c:1754]   --->   Operation 490 'br' <Predicate = (tmp_7)> <Delay = 1.35>
ST_112 : Operation 491 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:1762]   --->   Operation 491 'ret' <Predicate = (!tmp_7)> <Delay = 0.00>

State 113 <SV = 87> <Delay = 6.35>
ST_113 : Operation 492 [1/1] (0.00ns)   --->   "%k = phi i8 [ 0, %27 ], [ %k_1, %.loopexit11.loopexit ]"   --->   Operation 492 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 493 [1/1] (0.00ns)   --->   "%k_cast3 = zext i8 %k to i14" [Group_5/sample.c:1754]   --->   Operation 493 'zext' 'k_cast3' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 494 [1/1] (0.00ns)   --->   "%k_cast = zext i8 %k to i9" [Group_5/sample.c:1754]   --->   Operation 494 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 495 [1/1] (1.34ns)   --->   "%exitcond = icmp eq i9 %k_cast, %tmp_30" [Group_5/sample.c:1754]   --->   Operation 495 'icmp' 'exitcond' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 496 [1/1] (1.71ns)   --->   "%k_1 = add i8 %k, 1" [Group_5/sample.c:1754]   --->   Operation 496 'add' 'k_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 497 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader24.loopexit, label %.preheader.preheader" [Group_5/sample.c:1754]   --->   Operation 497 'br' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 498 [1/1] (1.80ns)   --->   "%sum6 = add i14 %k_cast3, %inneridx" [Group_5/sample.c:1754]   --->   Operation 498 'add' 'sum6' <Predicate = (!exitcond)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 499 [1/1] (0.00ns)   --->   "%sum6_cast = zext i14 %sum6 to i64" [Group_5/sample.c:1754]   --->   Operation 499 'zext' 'sum6_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_113 : Operation 500 [1/1] (0.00ns)   --->   "%dense_14_fwork_addr_2 = getelementptr [4224 x float]* @dense_14_fwork, i64 0, i64 %sum6_cast" [Group_5/sample.c:1756]   --->   Operation 500 'getelementptr' 'dense_14_fwork_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_113 : Operation 501 [1/1] (6.35ns)   --->   "%tmp_1_11 = mul i14 %k_cast3, %free_axesB_cast6" [Group_5/sample.c:1756]   --->   Operation 501 'mul' 'tmp_1_11' <Predicate = (!exitcond)> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 502 [1/1] (1.35ns)   --->   "br label %.preheader" [Group_5/sample.c:1755]   --->   Operation 502 'br' <Predicate = (!exitcond)> <Delay = 1.35>
ST_113 : Operation 503 [1/1] (0.00ns)   --->   "br label %.preheader24"   --->   Operation 503 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 114 <SV = 88> <Delay = 6.01>
ST_114 : Operation 504 [1/1] (0.00ns)   --->   "%j_s = phi i57 [ %j, %28 ], [ 0, %.preheader.preheader ]"   --->   Operation 504 'phi' 'j_s' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i57 %j_s to i14" [Group_5/sample.c:1755]   --->   Operation 505 'trunc' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i57 %j_s to i7" [Group_5/sample.c:1755]   --->   Operation 506 'trunc' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 507 [1/1] (2.34ns)   --->   "%exitcond3 = icmp eq i57 %j_s, %free_axesB" [Group_5/sample.c:1755]   --->   Operation 507 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 508 [1/1] (2.82ns)   --->   "%j = add i57 1, %j_s" [Group_5/sample.c:1755]   --->   Operation 508 'add' 'j' <Predicate = true> <Delay = 2.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 509 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit11.loopexit, label %28" [Group_5/sample.c:1755]   --->   Operation 509 'br' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 510 [2/2] (2.77ns)   --->   "%dense_14_fwork_load = load float* %dense_14_fwork_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 510 'load' 'dense_14_fwork_load' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_114 : Operation 511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i14 %tmp_37, %tmp_33" [Group_5/sample.c:1755]   --->   Operation 511 'add' 'tmp1' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.62> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 512 [1/1] (3.24ns) (root node of TernaryAdder)   --->   "%sum7 = add i14 %tmp1, %tmp_1_11" [Group_5/sample.c:1755]   --->   Operation 512 'add' 'sum7' <Predicate = (!exitcond3)> <Delay = 3.24> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.62> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 513 [1/1] (0.00ns)   --->   "%sum7_cast = zext i14 %sum7 to i64" [Group_5/sample.c:1755]   --->   Operation 513 'zext' 'sum7_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_114 : Operation 514 [1/1] (0.00ns)   --->   "%dense_14_fwork_addr_3 = getelementptr [4224 x float]* @dense_14_fwork, i64 0, i64 %sum7_cast" [Group_5/sample.c:1756]   --->   Operation 514 'getelementptr' 'dense_14_fwork_addr_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_114 : Operation 515 [2/2] (2.77ns)   --->   "%dense_14_fwork_load_1 = load float* %dense_14_fwork_addr_3, align 4" [Group_5/sample.c:1756]   --->   Operation 515 'load' 'dense_14_fwork_load_1' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_114 : Operation 516 [1/1] (1.66ns)   --->   "%sum2 = add i7 %tmp_38, %outrowidx" [Group_5/sample.c:1755]   --->   Operation 516 'add' 'sum2' <Predicate = (!exitcond3)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 517 [1/1] (0.00ns)   --->   "%sum2_cast = zext i7 %sum2 to i64" [Group_5/sample.c:1755]   --->   Operation 517 'zext' 'sum2_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_114 : Operation 518 [1/1] (0.00ns)   --->   "%C_array_addr_3 = getelementptr [32 x float]* %C_array, i64 0, i64 %sum2_cast" [Group_5/sample.c:1756]   --->   Operation 518 'getelementptr' 'C_array_addr_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_114 : Operation 519 [1/1] (0.00ns)   --->   "br label %.loopexit11"   --->   Operation 519 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 115 <SV = 89> <Delay = 2.77>
ST_115 : Operation 520 [1/2] (2.77ns)   --->   "%dense_14_fwork_load = load float* %dense_14_fwork_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 520 'load' 'dense_14_fwork_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_115 : Operation 521 [1/2] (2.77ns)   --->   "%dense_14_fwork_load_1 = load float* %dense_14_fwork_addr_3, align 4" [Group_5/sample.c:1756]   --->   Operation 521 'load' 'dense_14_fwork_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 116 <SV = 90> <Delay = 8.54>
ST_116 : Operation 522 [3/3] (8.54ns)   --->   "%tmp_s = fmul float %dense_14_fwork_load, %dense_14_fwork_load_1" [Group_5/sample.c:1756]   --->   Operation 522 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 91> <Delay = 8.54>
ST_117 : Operation 523 [2/3] (8.54ns)   --->   "%tmp_s = fmul float %dense_14_fwork_load, %dense_14_fwork_load_1" [Group_5/sample.c:1756]   --->   Operation 523 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 524 [2/2] (2.77ns)   --->   "%C_array_load = load float* %C_array_addr_3, align 4" [Group_5/sample.c:1756]   --->   Operation 524 'load' 'C_array_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 118 <SV = 92> <Delay = 8.54>
ST_118 : Operation 525 [1/3] (8.54ns)   --->   "%tmp_s = fmul float %dense_14_fwork_load, %dense_14_fwork_load_1" [Group_5/sample.c:1756]   --->   Operation 525 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 526 [1/2] (2.77ns)   --->   "%C_array_load = load float* %C_array_addr_3, align 4" [Group_5/sample.c:1756]   --->   Operation 526 'load' 'C_array_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 119 <SV = 93> <Delay = 6.51>
ST_119 : Operation 527 [5/5] (6.51ns)   --->   "%tmp_4 = fadd float %C_array_load, %tmp_s" [Group_5/sample.c:1756]   --->   Operation 527 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 94> <Delay = 6.51>
ST_120 : Operation 528 [4/5] (6.51ns)   --->   "%tmp_4 = fadd float %C_array_load, %tmp_s" [Group_5/sample.c:1756]   --->   Operation 528 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 95> <Delay = 6.51>
ST_121 : Operation 529 [3/5] (6.51ns)   --->   "%tmp_4 = fadd float %C_array_load, %tmp_s" [Group_5/sample.c:1756]   --->   Operation 529 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 96> <Delay = 6.51>
ST_122 : Operation 530 [2/5] (6.51ns)   --->   "%tmp_4 = fadd float %C_array_load, %tmp_s" [Group_5/sample.c:1756]   --->   Operation 530 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 97> <Delay = 6.51>
ST_123 : Operation 531 [1/5] (6.51ns)   --->   "%tmp_4 = fadd float %C_array_load, %tmp_s" [Group_5/sample.c:1756]   --->   Operation 531 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 98> <Delay = 2.77>
ST_124 : Operation 532 [1/1] (2.77ns)   --->   "store float %tmp_4, float* %C_array_addr_3, align 4" [Group_5/sample.c:1756]   --->   Operation 532 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_124 : Operation 533 [1/1] (0.00ns)   --->   "br label %.preheader" [Group_5/sample.c:1755]   --->   Operation 533 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('count', Group_5/sample.c:1621) with incoming values : ('count_4', Group_5/sample.c:1621) ('count_4_1', Group_5/sample.c:1621) [27]  (1.35 ns)

 <State 2>: 4.35ns
The critical path consists of the following:
	'phi' operation ('count', Group_5/sample.c:1621) with incoming values : ('count_4', Group_5/sample.c:1621) ('count_4_1', Group_5/sample.c:1621) [27]  (0 ns)
	'add' operation ('count_4', Group_5/sample.c:1621) [37]  (3 ns)
	multiplexor before 'phi' operation ('count_1', Group_5/sample.c:1621) with incoming values : ('count_4', Group_5/sample.c:1621) ('count_4_1', Group_5/sample.c:1621) [40]  (1.35 ns)

 <State 3>: 3ns
The critical path consists of the following:
	'add' operation ('count_4_1', Group_5/sample.c:1621) [50]  (3 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 5.04ns
The critical path consists of the following:
	'phi' operation ('i_1', Group_5/sample.c:1625) with incoming values : ('i_15_1', Group_5/sample.c:1625) [60]  (0 ns)
	'icmp' operation ('tmp', Group_5/sample.c:1631) [64]  (2.34 ns)
	multiplexor before 'phi' operation ('count_3', Group_5/sample.c:1637) with incoming values : ('count_5', Group_5/sample.c:1637) ('count_5_1', Group_5/sample.c:1637) [73]  (1.35 ns)
	'phi' operation ('count_3', Group_5/sample.c:1637) with incoming values : ('count_5', Group_5/sample.c:1637) ('count_5_1', Group_5/sample.c:1637) [73]  (0 ns)
	'add' operation ('count_5_1', Group_5/sample.c:1637) [81]  (1.35 ns)

 <State 6>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('freeB_addr_7', Group_5/sample.c:1636) [79]  (0 ns)
	'store' operation (Group_5/sample.c:1636) of variable 'i_15_s', Group_5/sample.c:1625 on array 'freeB', Group_5/sample.c:1595 [80]  (1.75 ns)

 <State 7>: 6.97ns
The critical path consists of the following:
	'load' operation ('dense_13_output_shap_2', Group_5/sample.c:1645) on array 'dense_13_output_shap' [86]  (2.77 ns)
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 8>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 9>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 10>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 11>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 12>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 13>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 14>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 15>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 16>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 17>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 18>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 19>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 20>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 21>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 22>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 23>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 24>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 25>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 26>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 27>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 28>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 29>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 30>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 31>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 32>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 33>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 34>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 35>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 36>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 37>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 38>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 39>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 40>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 41>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 42>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 43>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 44>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 45>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 46>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 47>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 48>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 49>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 50>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 51>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 52>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 53>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 54>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 55>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 56>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 57>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 58>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 59>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 60>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 61>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 62>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 63>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 64>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 65>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 66>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 67>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 68>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 69>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 70>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 71>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 72>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 73>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 74>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [89]  (4.2 ns)

 <State 75>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i_4', Group_5/sample.c:1656) with incoming values : ('i_18_1', Group_5/sample.c:1656) [99]  (0 ns)
	'icmp' operation ('exitcond8', Group_5/sample.c:1656) [101]  (2.34 ns)

 <State 76>: 3.51ns
The critical path consists of the following:
	'load' operation ('freeA_load', Group_5/sample.c:1659) on array 'freeA', Group_5/sample.c:1594 [105]  (1.75 ns)
	'store' operation (Group_5/sample.c:1659) of variable 'freeA_load', Group_5/sample.c:1659 on array 'permA', Group_5/sample.c:1589 [107]  (1.75 ns)

 <State 77>: 3.51ns
The critical path consists of the following:
	'load' operation ('freeA_load_1', Group_5/sample.c:1659) on array 'freeA', Group_5/sample.c:1594 [114]  (1.75 ns)
	'store' operation (Group_5/sample.c:1659) of variable 'freeA_load_1', Group_5/sample.c:1659 on array 'permA', Group_5/sample.c:1589 [116]  (1.75 ns)

 <State 78>: 3.69ns
The critical path consists of the following:
	'phi' operation ('i_5', Group_5/sample.c:1661) with incoming values : ('i_16_cast', Group_5/sample.c:1661) ('i_19_1', Group_5/sample.c:1661) [122]  (0 ns)
	'add' operation ('i_19', Group_5/sample.c:1661) [129]  (1.35 ns)
	'icmp' operation ('tmp_2_1', Group_5/sample.c:1661) [131]  (2.34 ns)

 <State 79>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i_7', Group_5/sample.c:1671) with incoming values : ('i_21_1', Group_5/sample.c:1671) [143]  (0 ns)
	'icmp' operation ('tmp_3', Group_5/sample.c:1671) [146]  (2.34 ns)

 <State 80>: 3.69ns
The critical path consists of the following:
	'add' operation ('i_21', Group_5/sample.c:1671) [153]  (1.35 ns)
	'icmp' operation ('tmp_3_1', Group_5/sample.c:1671) [158]  (2.34 ns)

 <State 81>: 3.51ns
The critical path consists of the following:
	'load' operation ('freeB_load_1', Group_5/sample.c:1674) on array 'freeB', Group_5/sample.c:1595 [162]  (1.75 ns)
	'store' operation (Group_5/sample.c:1674) of variable 'freeB_load_1', Group_5/sample.c:1674 on array 'permB', Group_5/sample.c:1590 [164]  (1.75 ns)

 <State 82>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i_8', Group_5/sample.c:1676) with incoming values : ('i_22_1', Group_5/sample.c:1676) [171]  (0 ns)
	'icmp' operation ('exitcond13', Group_5/sample.c:1676) [173]  (2.34 ns)

 <State 83>: 4.53ns
The critical path consists of the following:
	'load' operation ('permA_load', Group_5/sample.c:1679) on array 'permA', Group_5/sample.c:1589 [177]  (1.75 ns)
	'getelementptr' operation ('dense_13_output_shap_3', Group_5/sample.c:1679) [178]  (0 ns)
	'load' operation ('dense_13_output_shap_4', Group_5/sample.c:1679) on array 'dense_13_output_shap' [179]  (2.77 ns)

 <State 84>: 4.53ns
The critical path consists of the following:
	'load' operation ('dense_13_output_shap_4', Group_5/sample.c:1679) on array 'dense_13_output_shap' [179]  (2.77 ns)
	'store' operation (Group_5/sample.c:1679) of variable 'dense_13_output_shap_4', Group_5/sample.c:1679 on array 'newshpA', Group_5/sample.c:1598 [181]  (1.75 ns)

 <State 85>: 4.53ns
The critical path consists of the following:
	'load' operation ('permA_load_7', Group_5/sample.c:1679) on array 'permA', Group_5/sample.c:1589 [188]  (1.75 ns)
	'getelementptr' operation ('dense_13_output_shap_5', Group_5/sample.c:1679) [189]  (0 ns)
	'load' operation ('dense_13_output_shap_6', Group_5/sample.c:1679) on array 'dense_13_output_shap' [190]  (2.77 ns)

 <State 86>: 4.53ns
The critical path consists of the following:
	'load' operation ('dense_13_output_shap_6', Group_5/sample.c:1679) on array 'dense_13_output_shap' [190]  (2.77 ns)
	'store' operation (Group_5/sample.c:1679) of variable 'dense_13_output_shap_6', Group_5/sample.c:1679 on array 'newshpA', Group_5/sample.c:1598 [192]  (1.75 ns)

 <State 87>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i_9', Group_5/sample.c:1681) with incoming values : ('i_23_1', Group_5/sample.c:1681) [198]  (0 ns)
	'icmp' operation ('exitcond12', Group_5/sample.c:1681) [200]  (2.34 ns)

 <State 88>: 4.53ns
The critical path consists of the following:
	'load' operation ('permB_load', Group_5/sample.c:1684) on array 'permB', Group_5/sample.c:1590 [204]  (1.75 ns)
	'getelementptr' operation ('dense_14_kernel_shap_1', Group_5/sample.c:1684) [205]  (0 ns)
	'load' operation ('dense_14_kernel_shap_2', Group_5/sample.c:1684) on array 'dense_14_kernel_shap' [206]  (2.77 ns)

 <State 89>: 4.53ns
The critical path consists of the following:
	'load' operation ('dense_14_kernel_shap_2', Group_5/sample.c:1684) on array 'dense_14_kernel_shap' [206]  (2.77 ns)
	'store' operation (Group_5/sample.c:1684) of variable 'dense_14_kernel_shap_2', Group_5/sample.c:1684 on array 'newshpB', Group_5/sample.c:1599 [208]  (1.75 ns)

 <State 90>: 4.53ns
The critical path consists of the following:
	'load' operation ('permB_load_7', Group_5/sample.c:1684) on array 'permB', Group_5/sample.c:1590 [215]  (1.75 ns)
	'getelementptr' operation ('dense_14_kernel_shap_3', Group_5/sample.c:1684) [216]  (0 ns)
	'load' operation ('dense_14_kernel_shap_4', Group_5/sample.c:1684) on array 'dense_14_kernel_shap' [217]  (2.77 ns)

 <State 91>: 4.53ns
The critical path consists of the following:
	'load' operation ('dense_14_kernel_shap_4', Group_5/sample.c:1684) on array 'dense_14_kernel_shap' [217]  (2.77 ns)
	'store' operation (Group_5/sample.c:1684) of variable 'dense_14_kernel_shap_4', Group_5/sample.c:1684 on array 'newshpB', Group_5/sample.c:1599 [219]  (1.75 ns)

 <State 92>: 3ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:1687) [225]  (0 ns)
	'add' operation ('i', Group_5/sample.c:1687) [227]  (3 ns)

 <State 93>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_4', Group_5/sample.c:1689) with incoming values : ('j_10_1', Group_5/sample.c:1689) [233]  (1.35 ns)

 <State 94>: 2.34ns
The critical path consists of the following:
	'phi' operation ('j_4', Group_5/sample.c:1689) with incoming values : ('j_10_1', Group_5/sample.c:1689) [233]  (0 ns)
	'icmp' operation ('exitcond11', Group_5/sample.c:1689) [235]  (2.34 ns)

 <State 95>: 3.51ns
The critical path consists of the following:
	'load' operation ('permA_load_8', Group_5/sample.c:1692) on array 'permA', Group_5/sample.c:1589 [239]  (1.75 ns)
	'getelementptr' operation ('Asub_addr', Group_5/sample.c:1692) [240]  (0 ns)
	'load' operation ('Asub_load', Group_5/sample.c:1692) on array 'Asub', Group_5/sample.c:1604 [241]  (1.75 ns)

 <State 96>: 3.51ns
The critical path consists of the following:
	'load' operation ('Asub_load', Group_5/sample.c:1692) on array 'Asub', Group_5/sample.c:1604 [241]  (1.75 ns)
	'store' operation (Group_5/sample.c:1692) of variable 'Asub_load', Group_5/sample.c:1692 on array 'Bsub', Group_5/sample.c:1605 [243]  (1.75 ns)

 <State 97>: 3.51ns
The critical path consists of the following:
	'load' operation ('permA_load_9', Group_5/sample.c:1692) on array 'permA', Group_5/sample.c:1589 [250]  (1.75 ns)
	'getelementptr' operation ('Asub_addr_8', Group_5/sample.c:1692) [251]  (0 ns)
	'load' operation ('Asub_load_1', Group_5/sample.c:1692) on array 'Asub', Group_5/sample.c:1604 [252]  (1.75 ns)

 <State 98>: 3.51ns
The critical path consists of the following:
	'load' operation ('Asub_load_1', Group_5/sample.c:1692) on array 'Asub', Group_5/sample.c:1604 [252]  (1.75 ns)
	'store' operation (Group_5/sample.c:1692) of variable 'Asub_load_1', Group_5/sample.c:1692 on array 'Bsub', Group_5/sample.c:1605 [254]  (1.75 ns)

 <State 99>: 2.77ns
The critical path consists of the following:
	'load' operation ('A_array_load', Group_5/sample.c:1695) on array 'A_array' [260]  (2.77 ns)

 <State 100>: 2.77ns
The critical path consists of the following:
	'call' operation ('bidx', Group_5/sample.c:1694) to 'k2c_sub2idx' [258]  (0 ns)
	'getelementptr' operation ('dense_14_fwork_addr', Group_5/sample.c:1695) [261]  (0 ns)
	'store' operation (Group_5/sample.c:1695) of variable 'A_array_load', Group_5/sample.c:1695 on array 'dense_14_fwork' [262]  (2.77 ns)

 <State 101>: 8.61ns
The critical path consists of the following:
	'mul' operation ('tmp_6', Group_5/sample.c:1747) [311]  (8.61 ns)

 <State 102>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_5', Group_5/sample.c:1700) with incoming values : ('j_11_1', Group_5/sample.c:1700) [276]  (1.35 ns)

 <State 103>: 2.34ns
The critical path consists of the following:
	'phi' operation ('j_5', Group_5/sample.c:1700) with incoming values : ('j_11_1', Group_5/sample.c:1700) [276]  (0 ns)
	'icmp' operation ('exitcond14', Group_5/sample.c:1700) [278]  (2.34 ns)

 <State 104>: 3.51ns
The critical path consists of the following:
	'load' operation ('permB_load_8', Group_5/sample.c:1703) on array 'permB', Group_5/sample.c:1590 [282]  (1.75 ns)
	'getelementptr' operation ('Bsub_addr_7', Group_5/sample.c:1703) [283]  (0 ns)
	'load' operation ('Bsub_load', Group_5/sample.c:1703) on array 'Bsub', Group_5/sample.c:1605 [284]  (1.75 ns)

 <State 105>: 3.51ns
The critical path consists of the following:
	'load' operation ('Bsub_load', Group_5/sample.c:1703) on array 'Bsub', Group_5/sample.c:1605 [284]  (1.75 ns)
	'store' operation (Group_5/sample.c:1703) of variable 'Bsub_load', Group_5/sample.c:1703 on array 'Asub', Group_5/sample.c:1604 [286]  (1.75 ns)

 <State 106>: 3.51ns
The critical path consists of the following:
	'load' operation ('permB_load_9', Group_5/sample.c:1703) on array 'permB', Group_5/sample.c:1590 [293]  (1.75 ns)
	'getelementptr' operation ('Bsub_addr_9', Group_5/sample.c:1703) [294]  (0 ns)
	'load' operation ('Bsub_load_1', Group_5/sample.c:1703) on array 'Bsub', Group_5/sample.c:1605 [295]  (1.75 ns)

 <State 107>: 3.51ns
The critical path consists of the following:
	'load' operation ('Bsub_load_1', Group_5/sample.c:1703) on array 'Bsub', Group_5/sample.c:1605 [295]  (1.75 ns)
	'store' operation (Group_5/sample.c:1703) of variable 'Bsub_load_1', Group_5/sample.c:1703 on array 'Asub', Group_5/sample.c:1604 [297]  (1.75 ns)

 <State 108>: 2.77ns
The critical path consists of the following:
	'load' operation ('dense_14_kernel_arra_2', Group_5/sample.c:1706) on array 'dense_14_kernel_arra' [304]  (2.77 ns)

 <State 109>: 4.58ns
The critical path consists of the following:
	'call' operation ('bidx', Group_5/sample.c:1705) to 'k2c_sub2idx' [301]  (0 ns)
	'add' operation ('sum', Group_5/sample.c:1705) [305]  (1.81 ns)
	'getelementptr' operation ('dense_14_fwork_addr_1', Group_5/sample.c:1706) [307]  (0 ns)
	'store' operation (Group_5/sample.c:1706) of variable 'dense_14_kernel_arra_2', Group_5/sample.c:1706 on array 'dense_14_fwork' [308]  (2.77 ns)

 <State 110>: 8.61ns
The critical path consists of the following:
	'mul' operation ('tmp_6', Group_5/sample.c:1747) [311]  (8.61 ns)

 <State 111>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:1747) [314]  (0 ns)
	'getelementptr' operation ('C_array_addr', Group_5/sample.c:1748) [320]  (0 ns)
	'store' operation (Group_5/sample.c:1748) of constant 0 on array 'C_array' [321]  (2.77 ns)

 <State 112>: 6.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:1751) [326]  (0 ns)
	'mul' operation ('inneridx', Group_5/sample.c:1753) [334]  (6.35 ns)

 <State 113>: 6.35ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', Group_5/sample.c:1754) [337]  (0 ns)
	'mul' operation ('tmp_1_11', Group_5/sample.c:1756) [347]  (6.35 ns)

 <State 114>: 6.02ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Group_5/sample.c:1755) [350]  (0 ns)
	'add' operation ('tmp1', Group_5/sample.c:1755) [358]  (0 ns)
	'add' operation ('sum7', Group_5/sample.c:1755) [359]  (3.24 ns)
	'getelementptr' operation ('dense_14_fwork_addr_3', Group_5/sample.c:1756) [361]  (0 ns)
	'load' operation ('dense_14_fwork_load_1', Group_5/sample.c:1756) on array 'dense_14_fwork' [362]  (2.77 ns)

 <State 115>: 2.77ns
The critical path consists of the following:
	'load' operation ('dense_14_fwork_load', Group_5/sample.c:1756) on array 'dense_14_fwork' [357]  (2.77 ns)

 <State 116>: 8.54ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', Group_5/sample.c:1756) [363]  (8.54 ns)

 <State 117>: 8.54ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', Group_5/sample.c:1756) [363]  (8.54 ns)

 <State 118>: 8.54ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', Group_5/sample.c:1756) [363]  (8.54 ns)

 <State 119>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', Group_5/sample.c:1756) [368]  (6.51 ns)

 <State 120>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', Group_5/sample.c:1756) [368]  (6.51 ns)

 <State 121>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', Group_5/sample.c:1756) [368]  (6.51 ns)

 <State 122>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', Group_5/sample.c:1756) [368]  (6.51 ns)

 <State 123>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', Group_5/sample.c:1756) [368]  (6.51 ns)

 <State 124>: 2.77ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1756) of variable 'tmp_4', Group_5/sample.c:1756 on array 'C_array' [369]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
