<stg><name>matrixMultiplication</name>


<trans_list>

<trans id="1373" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln32 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln32"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:10 %store_ln33 = store i13 0, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:11 %store_ln33 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:12 %store_ln33 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln33 = br void %VITIS_LOOP_36_3

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_36_3:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_36_3:1 %indvar_flatten_load = load i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_36_3:2 %trunc_ln37 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_36_3:3 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln37, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_36_3:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_36_3:5 %icmp_ln33 = icmp_eq  i13 %indvar_flatten_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_36_3:6 %add_ln33_1 = add i13 %indvar_flatten_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_36_3:7 %br_ln33 = br i1 %icmp_ln33, void %for.inc27, void %for.end29

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc27:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc27:1 %add_ln33 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="7">
<![CDATA[
for.inc27:2 %trunc_ln33 = trunc i7 %add_ln33

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc27:5 %icmp_ln34 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc27:6 %select_ln33 = select i1 %icmp_ln34, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln33"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc27:7 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln33, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc27:8 %select_ln33_1 = select i1 %icmp_ln34, i7 %add_ln33, i7 %i_1

]]></Node>
<StgValue><ssdm name="select_ln33_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="7">
<![CDATA[
for.inc27:9 %trunc_ln35 = trunc i7 %select_ln33_1

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:23 %select_ln33_67 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_67"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:24 %or_ln33_2 = or i12 %select_ln33_67, i12 3

]]></Node>
<StgValue><ssdm name="or_ln33_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:25 %zext_ln37_190 = zext i12 %or_ln33_2

]]></Node>
<StgValue><ssdm name="zext_ln37_190"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:26 %A_addr_2 = getelementptr i8 %A, i64 0, i64 %zext_ln37_190

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:27 %A_load_2 = load i12 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="9" op_0_bw="7">
<![CDATA[
for.inc27:391 %zext_ln37_252 = zext i7 %select_ln33

]]></Node>
<StgValue><ssdm name="zext_ln37_252"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc27:401 %add_ln37_63 = add i9 %zext_ln37_252, i9 192

]]></Node>
<StgValue><ssdm name="add_ln37_63"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="9">
<![CDATA[
for.inc27:402 %zext_ln37_258 = zext i9 %add_ln37_63

]]></Node>
<StgValue><ssdm name="zext_ln37_258"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:403 %B_addr_2 = getelementptr i8 %B, i64 0, i64 %zext_ln37_258

]]></Node>
<StgValue><ssdm name="B_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:597 %B_load_2 = load i12 %B_addr_2

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc27:966 %add_ln34 = add i7 %select_ln33, i7 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27:967 %store_ln34 = store i13 %add_ln33_1, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27:968 %store_ln34 = store i7 %select_ln33_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27:969 %store_ln34 = store i7 %add_ln34, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:27 %A_load_2 = load i12 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:35 %select_ln33_69 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_69"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:36 %or_ln33_4 = or i12 %select_ln33_69, i12 5

]]></Node>
<StgValue><ssdm name="or_ln33_4"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:37 %zext_ln37_192 = zext i12 %or_ln33_4

]]></Node>
<StgValue><ssdm name="zext_ln37_192"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:38 %A_addr_4 = getelementptr i8 %A, i64 0, i64 %zext_ln37_192

]]></Node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:39 %A_load_4 = load i12 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:47 %select_ln33_71 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_71"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:48 %or_ln33_6 = or i12 %select_ln33_71, i12 7

]]></Node>
<StgValue><ssdm name="or_ln33_6"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:49 %zext_ln37_194 = zext i12 %or_ln33_6

]]></Node>
<StgValue><ssdm name="zext_ln37_194"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:50 %A_addr_6 = getelementptr i8 %A, i64 0, i64 %zext_ln37_194

]]></Node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:51 %A_load_6 = load i12 %A_addr_6

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="7">
<![CDATA[
for.inc27:392 %zext_ln37_253 = zext i7 %select_ln33

]]></Node>
<StgValue><ssdm name="zext_ln37_253"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc27:407 %add_ln37_64 = add i9 %zext_ln37_252, i9 320

]]></Node>
<StgValue><ssdm name="add_ln37_64"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="9">
<![CDATA[
for.inc27:408 %zext_ln37_260 = zext i9 %add_ln37_64

]]></Node>
<StgValue><ssdm name="zext_ln37_260"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:409 %B_addr_4 = getelementptr i8 %B, i64 0, i64 %zext_ln37_260

]]></Node>
<StgValue><ssdm name="B_addr_4"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc27:413 %add_ln37_65 = add i10 %zext_ln37_253, i10 448

]]></Node>
<StgValue><ssdm name="add_ln37_65"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="10">
<![CDATA[
for.inc27:414 %zext_ln37_262 = zext i10 %add_ln37_65

]]></Node>
<StgValue><ssdm name="zext_ln37_262"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:415 %B_addr_6 = getelementptr i8 %B, i64 0, i64 %zext_ln37_262

]]></Node>
<StgValue><ssdm name="B_addr_6"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:597 %B_load_2 = load i12 %B_addr_2

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:605 %B_load_4 = load i12 %B_addr_4

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:613 %B_load_6 = load i12 %B_addr_6

]]></Node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:39 %A_load_4 = load i12 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:51 %A_load_6 = load i12 %A_addr_6

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:59 %select_ln33_73 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_73"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:60 %or_ln33_8 = or i12 %select_ln33_73, i12 9

]]></Node>
<StgValue><ssdm name="or_ln33_8"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:61 %zext_ln37_196 = zext i12 %or_ln33_8

]]></Node>
<StgValue><ssdm name="zext_ln37_196"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:62 %A_addr_8 = getelementptr i8 %A, i64 0, i64 %zext_ln37_196

]]></Node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:63 %A_load_8 = load i12 %A_addr_8

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:71 %select_ln33_75 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_75"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:72 %or_ln33_10 = or i12 %select_ln33_75, i12 11

]]></Node>
<StgValue><ssdm name="or_ln33_10"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:73 %zext_ln37_198 = zext i12 %or_ln33_10

]]></Node>
<StgValue><ssdm name="zext_ln37_198"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:74 %A_addr_10 = getelementptr i8 %A, i64 0, i64 %zext_ln37_198

]]></Node>
<StgValue><ssdm name="A_addr_10"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:75 %A_load_10 = load i12 %A_addr_10

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc27:419 %add_ln37_66 = add i10 %zext_ln37_253, i10 576

]]></Node>
<StgValue><ssdm name="add_ln37_66"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="10">
<![CDATA[
for.inc27:420 %zext_ln37_264 = zext i10 %add_ln37_66

]]></Node>
<StgValue><ssdm name="zext_ln37_264"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:421 %B_addr_8 = getelementptr i8 %B, i64 0, i64 %zext_ln37_264

]]></Node>
<StgValue><ssdm name="B_addr_8"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc27:425 %add_ln37_67 = add i10 %zext_ln37_253, i10 704

]]></Node>
<StgValue><ssdm name="add_ln37_67"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="10">
<![CDATA[
for.inc27:426 %zext_ln37_266 = zext i10 %add_ln37_67

]]></Node>
<StgValue><ssdm name="zext_ln37_266"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:427 %B_addr_10 = getelementptr i8 %B, i64 0, i64 %zext_ln37_266

]]></Node>
<StgValue><ssdm name="B_addr_10"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:605 %B_load_4 = load i12 %B_addr_4

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:613 %B_load_6 = load i12 %B_addr_6

]]></Node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:621 %B_load_8 = load i12 %B_addr_8

]]></Node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:629 %B_load_10 = load i12 %B_addr_10

]]></Node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="140" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:63 %A_load_8 = load i12 %A_addr_8

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:75 %A_load_10 = load i12 %A_addr_10

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:83 %select_ln33_77 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_77"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:84 %or_ln33_12 = or i12 %select_ln33_77, i12 13

]]></Node>
<StgValue><ssdm name="or_ln33_12"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:85 %zext_ln37_200 = zext i12 %or_ln33_12

]]></Node>
<StgValue><ssdm name="zext_ln37_200"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:86 %A_addr_12 = getelementptr i8 %A, i64 0, i64 %zext_ln37_200

]]></Node>
<StgValue><ssdm name="A_addr_12"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:87 %A_load_12 = load i12 %A_addr_12

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:95 %select_ln33_79 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_79"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:96 %or_ln33_14 = or i12 %select_ln33_79, i12 15

]]></Node>
<StgValue><ssdm name="or_ln33_14"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:97 %zext_ln37_202 = zext i12 %or_ln33_14

]]></Node>
<StgValue><ssdm name="zext_ln37_202"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:98 %A_addr_14 = getelementptr i8 %A, i64 0, i64 %zext_ln37_202

]]></Node>
<StgValue><ssdm name="A_addr_14"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:99 %A_load_14 = load i12 %A_addr_14

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="7">
<![CDATA[
for.inc27:393 %zext_ln37_254 = zext i7 %select_ln33

]]></Node>
<StgValue><ssdm name="zext_ln37_254"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="9">
<![CDATA[
for.inc27:431 %sext_ln37_2 = sext i9 %add_ln37_64

]]></Node>
<StgValue><ssdm name="sext_ln37_2"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="10">
<![CDATA[
for.inc27:432 %zext_ln37_268 = zext i10 %sext_ln37_2

]]></Node>
<StgValue><ssdm name="zext_ln37_268"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:433 %B_addr_12 = getelementptr i8 %B, i64 0, i64 %zext_ln37_268

]]></Node>
<StgValue><ssdm name="B_addr_12"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc27:437 %add_ln37_68 = add i11 %zext_ln37_254, i11 960

]]></Node>
<StgValue><ssdm name="add_ln37_68"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:438 %zext_ln37_270 = zext i11 %add_ln37_68

]]></Node>
<StgValue><ssdm name="zext_ln37_270"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:439 %B_addr_14 = getelementptr i8 %B, i64 0, i64 %zext_ln37_270

]]></Node>
<StgValue><ssdm name="B_addr_14"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:621 %B_load_8 = load i12 %B_addr_8

]]></Node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:629 %B_load_10 = load i12 %B_addr_10

]]></Node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:637 %B_load_12 = load i12 %B_addr_12

]]></Node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:645 %B_load_14 = load i12 %B_addr_14

]]></Node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="163" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:87 %A_load_12 = load i12 %A_addr_12

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:99 %A_load_14 = load i12 %A_addr_14

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:107 %select_ln33_81 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_81"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:108 %or_ln33_16 = or i12 %select_ln33_81, i12 17

]]></Node>
<StgValue><ssdm name="or_ln33_16"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:109 %zext_ln37_204 = zext i12 %or_ln33_16

]]></Node>
<StgValue><ssdm name="zext_ln37_204"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:110 %A_addr_16 = getelementptr i8 %A, i64 0, i64 %zext_ln37_204

]]></Node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:111 %A_load_16 = load i12 %A_addr_16

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:119 %select_ln33_83 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_83"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:120 %or_ln33_18 = or i12 %select_ln33_83, i12 19

]]></Node>
<StgValue><ssdm name="or_ln33_18"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:121 %zext_ln37_206 = zext i12 %or_ln33_18

]]></Node>
<StgValue><ssdm name="zext_ln37_206"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:122 %A_addr_18 = getelementptr i8 %A, i64 0, i64 %zext_ln37_206

]]></Node>
<StgValue><ssdm name="A_addr_18"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:123 %A_load_18 = load i12 %A_addr_18

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc27:443 %add_ln37_69 = add i11 %zext_ln37_254, i11 1088

]]></Node>
<StgValue><ssdm name="add_ln37_69"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:444 %zext_ln37_272 = zext i11 %add_ln37_69

]]></Node>
<StgValue><ssdm name="zext_ln37_272"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:445 %B_addr_16 = getelementptr i8 %B, i64 0, i64 %zext_ln37_272

]]></Node>
<StgValue><ssdm name="B_addr_16"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc27:449 %add_ln37_70 = add i11 %zext_ln37_254, i11 1216

]]></Node>
<StgValue><ssdm name="add_ln37_70"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:450 %zext_ln37_274 = zext i11 %add_ln37_70

]]></Node>
<StgValue><ssdm name="zext_ln37_274"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:451 %B_addr_18 = getelementptr i8 %B, i64 0, i64 %zext_ln37_274

]]></Node>
<StgValue><ssdm name="B_addr_18"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:637 %B_load_12 = load i12 %B_addr_12

]]></Node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:645 %B_load_14 = load i12 %B_addr_14

]]></Node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:653 %B_load_16 = load i12 %B_addr_16

]]></Node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:661 %B_load_18 = load i12 %B_addr_18

]]></Node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="185" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:111 %A_load_16 = load i12 %A_addr_16

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:123 %A_load_18 = load i12 %A_addr_18

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:131 %select_ln33_85 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_85"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:132 %or_ln33_20 = or i12 %select_ln33_85, i12 21

]]></Node>
<StgValue><ssdm name="or_ln33_20"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:133 %zext_ln37_208 = zext i12 %or_ln33_20

]]></Node>
<StgValue><ssdm name="zext_ln37_208"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:134 %A_addr_20 = getelementptr i8 %A, i64 0, i64 %zext_ln37_208

]]></Node>
<StgValue><ssdm name="A_addr_20"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:135 %A_load_20 = load i12 %A_addr_20

]]></Node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:143 %select_ln33_87 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_87"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:144 %or_ln33_22 = or i12 %select_ln33_87, i12 23

]]></Node>
<StgValue><ssdm name="or_ln33_22"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:145 %zext_ln37_210 = zext i12 %or_ln33_22

]]></Node>
<StgValue><ssdm name="zext_ln37_210"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:146 %A_addr_22 = getelementptr i8 %A, i64 0, i64 %zext_ln37_210

]]></Node>
<StgValue><ssdm name="A_addr_22"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:147 %A_load_22 = load i12 %A_addr_22

]]></Node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc27:455 %add_ln37_71 = add i11 %zext_ln37_254, i11 1344

]]></Node>
<StgValue><ssdm name="add_ln37_71"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:456 %zext_ln37_276 = zext i11 %add_ln37_71

]]></Node>
<StgValue><ssdm name="zext_ln37_276"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:457 %B_addr_20 = getelementptr i8 %B, i64 0, i64 %zext_ln37_276

]]></Node>
<StgValue><ssdm name="B_addr_20"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc27:461 %add_ln37_72 = add i11 %zext_ln37_254, i11 1472

]]></Node>
<StgValue><ssdm name="add_ln37_72"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:462 %zext_ln37_278 = zext i11 %add_ln37_72

]]></Node>
<StgValue><ssdm name="zext_ln37_278"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:463 %B_addr_22 = getelementptr i8 %B, i64 0, i64 %zext_ln37_278

]]></Node>
<StgValue><ssdm name="B_addr_22"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:653 %B_load_16 = load i12 %B_addr_16

]]></Node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:661 %B_load_18 = load i12 %B_addr_18

]]></Node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:669 %B_load_20 = load i12 %B_addr_20

]]></Node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:677 %B_load_22 = load i12 %B_addr_22

]]></Node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="207" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:135 %A_load_20 = load i12 %A_addr_20

]]></Node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:147 %A_load_22 = load i12 %A_addr_22

]]></Node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:155 %select_ln33_89 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_89"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:156 %or_ln33_24 = or i12 %select_ln33_89, i12 25

]]></Node>
<StgValue><ssdm name="or_ln33_24"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:157 %zext_ln37_212 = zext i12 %or_ln33_24

]]></Node>
<StgValue><ssdm name="zext_ln37_212"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:158 %A_addr_24 = getelementptr i8 %A, i64 0, i64 %zext_ln37_212

]]></Node>
<StgValue><ssdm name="A_addr_24"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:159 %A_load_24 = load i12 %A_addr_24

]]></Node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:167 %select_ln33_91 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_91"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:168 %or_ln33_26 = or i12 %select_ln33_91, i12 27

]]></Node>
<StgValue><ssdm name="or_ln33_26"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:169 %zext_ln37_214 = zext i12 %or_ln33_26

]]></Node>
<StgValue><ssdm name="zext_ln37_214"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:170 %A_addr_26 = getelementptr i8 %A, i64 0, i64 %zext_ln37_214

]]></Node>
<StgValue><ssdm name="A_addr_26"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:171 %A_load_26 = load i12 %A_addr_26

]]></Node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="10">
<![CDATA[
for.inc27:467 %sext_ln37_5 = sext i10 %add_ln37_66

]]></Node>
<StgValue><ssdm name="sext_ln37_5"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:468 %zext_ln37_280 = zext i11 %sext_ln37_5

]]></Node>
<StgValue><ssdm name="zext_ln37_280"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:469 %B_addr_24 = getelementptr i8 %B, i64 0, i64 %zext_ln37_280

]]></Node>
<StgValue><ssdm name="B_addr_24"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="10">
<![CDATA[
for.inc27:473 %sext_ln37_7 = sext i10 %add_ln37_67

]]></Node>
<StgValue><ssdm name="sext_ln37_7"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:474 %zext_ln37_282 = zext i11 %sext_ln37_7

]]></Node>
<StgValue><ssdm name="zext_ln37_282"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:475 %B_addr_26 = getelementptr i8 %B, i64 0, i64 %zext_ln37_282

]]></Node>
<StgValue><ssdm name="B_addr_26"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:669 %B_load_20 = load i12 %B_addr_20

]]></Node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:677 %B_load_22 = load i12 %B_addr_22

]]></Node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:685 %B_load_24 = load i12 %B_addr_24

]]></Node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:693 %B_load_26 = load i12 %B_addr_26

]]></Node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="229" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:159 %A_load_24 = load i12 %A_addr_24

]]></Node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:171 %A_load_26 = load i12 %A_addr_26

]]></Node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:179 %select_ln33_93 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_93"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:180 %or_ln33_28 = or i12 %select_ln33_93, i12 29

]]></Node>
<StgValue><ssdm name="or_ln33_28"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:181 %zext_ln37_216 = zext i12 %or_ln33_28

]]></Node>
<StgValue><ssdm name="zext_ln37_216"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:182 %A_addr_28 = getelementptr i8 %A, i64 0, i64 %zext_ln37_216

]]></Node>
<StgValue><ssdm name="A_addr_28"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:183 %A_load_28 = load i12 %A_addr_28

]]></Node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:191 %select_ln33_95 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_95"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:192 %or_ln33_30 = or i12 %select_ln33_95, i12 31

]]></Node>
<StgValue><ssdm name="or_ln33_30"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:193 %zext_ln37_218 = zext i12 %or_ln33_30

]]></Node>
<StgValue><ssdm name="zext_ln37_218"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:194 %A_addr_30 = getelementptr i8 %A, i64 0, i64 %zext_ln37_218

]]></Node>
<StgValue><ssdm name="A_addr_30"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:195 %A_load_30 = load i12 %A_addr_30

]]></Node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="7">
<![CDATA[
for.inc27:390 %zext_ln37_251 = zext i7 %select_ln33

]]></Node>
<StgValue><ssdm name="zext_ln37_251"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="9">
<![CDATA[
for.inc27:479 %sext_ln37_9 = sext i9 %add_ln37_64

]]></Node>
<StgValue><ssdm name="sext_ln37_9"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:480 %zext_ln37_284 = zext i11 %sext_ln37_9

]]></Node>
<StgValue><ssdm name="zext_ln37_284"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:481 %B_addr_28 = getelementptr i8 %B, i64 0, i64 %zext_ln37_284

]]></Node>
<StgValue><ssdm name="B_addr_28"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:485 %add_ln37_73 = add i12 %zext_ln37_251, i12 1984

]]></Node>
<StgValue><ssdm name="add_ln37_73"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:486 %zext_ln37_286 = zext i12 %add_ln37_73

]]></Node>
<StgValue><ssdm name="zext_ln37_286"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:487 %B_addr_30 = getelementptr i8 %B, i64 0, i64 %zext_ln37_286

]]></Node>
<StgValue><ssdm name="B_addr_30"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:685 %B_load_24 = load i12 %B_addr_24

]]></Node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:693 %B_load_26 = load i12 %B_addr_26

]]></Node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:701 %B_load_28 = load i12 %B_addr_28

]]></Node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:709 %B_load_30 = load i12 %B_addr_30

]]></Node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="252" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:183 %A_load_28 = load i12 %A_addr_28

]]></Node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:195 %A_load_30 = load i12 %A_addr_30

]]></Node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:203 %select_ln33_97 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_97"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:204 %or_ln33_32 = or i12 %select_ln33_97, i12 33

]]></Node>
<StgValue><ssdm name="or_ln33_32"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:205 %zext_ln37_220 = zext i12 %or_ln33_32

]]></Node>
<StgValue><ssdm name="zext_ln37_220"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:206 %A_addr_32 = getelementptr i8 %A, i64 0, i64 %zext_ln37_220

]]></Node>
<StgValue><ssdm name="A_addr_32"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:207 %A_load_32 = load i12 %A_addr_32

]]></Node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:215 %select_ln33_99 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_99"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:216 %or_ln33_34 = or i12 %select_ln33_99, i12 35

]]></Node>
<StgValue><ssdm name="or_ln33_34"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:217 %zext_ln37_222 = zext i12 %or_ln33_34

]]></Node>
<StgValue><ssdm name="zext_ln37_222"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:218 %A_addr_34 = getelementptr i8 %A, i64 0, i64 %zext_ln37_222

]]></Node>
<StgValue><ssdm name="A_addr_34"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:219 %A_load_34 = load i12 %A_addr_34

]]></Node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:491 %add_ln37_74 = add i12 %zext_ln37_251, i12 2112

]]></Node>
<StgValue><ssdm name="add_ln37_74"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:492 %zext_ln37_288 = zext i12 %add_ln37_74

]]></Node>
<StgValue><ssdm name="zext_ln37_288"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:493 %B_addr_32 = getelementptr i8 %B, i64 0, i64 %zext_ln37_288

]]></Node>
<StgValue><ssdm name="B_addr_32"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:497 %add_ln37_75 = add i12 %zext_ln37_251, i12 2240

]]></Node>
<StgValue><ssdm name="add_ln37_75"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:498 %zext_ln37_290 = zext i12 %add_ln37_75

]]></Node>
<StgValue><ssdm name="zext_ln37_290"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:499 %B_addr_34 = getelementptr i8 %B, i64 0, i64 %zext_ln37_290

]]></Node>
<StgValue><ssdm name="B_addr_34"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:701 %B_load_28 = load i12 %B_addr_28

]]></Node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:709 %B_load_30 = load i12 %B_addr_30

]]></Node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:717 %B_load_32 = load i12 %B_addr_32

]]></Node>
<StgValue><ssdm name="B_load_32"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:725 %B_load_34 = load i12 %B_addr_34

]]></Node>
<StgValue><ssdm name="B_load_34"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="274" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:207 %A_load_32 = load i12 %A_addr_32

]]></Node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:219 %A_load_34 = load i12 %A_addr_34

]]></Node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:227 %select_ln33_101 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_101"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:228 %or_ln33_36 = or i12 %select_ln33_101, i12 37

]]></Node>
<StgValue><ssdm name="or_ln33_36"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:229 %zext_ln37_224 = zext i12 %or_ln33_36

]]></Node>
<StgValue><ssdm name="zext_ln37_224"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:230 %A_addr_36 = getelementptr i8 %A, i64 0, i64 %zext_ln37_224

]]></Node>
<StgValue><ssdm name="A_addr_36"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:231 %A_load_36 = load i12 %A_addr_36

]]></Node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:239 %select_ln33_103 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_103"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:240 %or_ln33_38 = or i12 %select_ln33_103, i12 39

]]></Node>
<StgValue><ssdm name="or_ln33_38"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:241 %zext_ln37_226 = zext i12 %or_ln33_38

]]></Node>
<StgValue><ssdm name="zext_ln37_226"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:242 %A_addr_38 = getelementptr i8 %A, i64 0, i64 %zext_ln37_226

]]></Node>
<StgValue><ssdm name="A_addr_38"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:243 %A_load_38 = load i12 %A_addr_38

]]></Node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:503 %add_ln37_76 = add i12 %zext_ln37_251, i12 2368

]]></Node>
<StgValue><ssdm name="add_ln37_76"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:504 %zext_ln37_292 = zext i12 %add_ln37_76

]]></Node>
<StgValue><ssdm name="zext_ln37_292"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:505 %B_addr_36 = getelementptr i8 %B, i64 0, i64 %zext_ln37_292

]]></Node>
<StgValue><ssdm name="B_addr_36"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:509 %add_ln37_77 = add i12 %zext_ln37_251, i12 2496

]]></Node>
<StgValue><ssdm name="add_ln37_77"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:510 %zext_ln37_294 = zext i12 %add_ln37_77

]]></Node>
<StgValue><ssdm name="zext_ln37_294"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:511 %B_addr_38 = getelementptr i8 %B, i64 0, i64 %zext_ln37_294

]]></Node>
<StgValue><ssdm name="B_addr_38"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:717 %B_load_32 = load i12 %B_addr_32

]]></Node>
<StgValue><ssdm name="B_load_32"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:725 %B_load_34 = load i12 %B_addr_34

]]></Node>
<StgValue><ssdm name="B_load_34"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:733 %B_load_36 = load i12 %B_addr_36

]]></Node>
<StgValue><ssdm name="B_load_36"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:741 %B_load_38 = load i12 %B_addr_38

]]></Node>
<StgValue><ssdm name="B_load_38"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="296" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:231 %A_load_36 = load i12 %A_addr_36

]]></Node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:243 %A_load_38 = load i12 %A_addr_38

]]></Node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:251 %select_ln33_105 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_105"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:252 %or_ln33_40 = or i12 %select_ln33_105, i12 41

]]></Node>
<StgValue><ssdm name="or_ln33_40"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:253 %zext_ln37_228 = zext i12 %or_ln33_40

]]></Node>
<StgValue><ssdm name="zext_ln37_228"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:254 %A_addr_40 = getelementptr i8 %A, i64 0, i64 %zext_ln37_228

]]></Node>
<StgValue><ssdm name="A_addr_40"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:255 %A_load_40 = load i12 %A_addr_40

]]></Node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:263 %select_ln33_107 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_107"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:264 %or_ln33_42 = or i12 %select_ln33_107, i12 43

]]></Node>
<StgValue><ssdm name="or_ln33_42"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:265 %zext_ln37_230 = zext i12 %or_ln33_42

]]></Node>
<StgValue><ssdm name="zext_ln37_230"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:266 %A_addr_42 = getelementptr i8 %A, i64 0, i64 %zext_ln37_230

]]></Node>
<StgValue><ssdm name="A_addr_42"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:267 %A_load_42 = load i12 %A_addr_42

]]></Node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:515 %add_ln37_78 = add i12 %zext_ln37_251, i12 2624

]]></Node>
<StgValue><ssdm name="add_ln37_78"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:516 %zext_ln37_296 = zext i12 %add_ln37_78

]]></Node>
<StgValue><ssdm name="zext_ln37_296"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:517 %B_addr_40 = getelementptr i8 %B, i64 0, i64 %zext_ln37_296

]]></Node>
<StgValue><ssdm name="B_addr_40"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:521 %add_ln37_79 = add i12 %zext_ln37_251, i12 2752

]]></Node>
<StgValue><ssdm name="add_ln37_79"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:522 %zext_ln37_298 = zext i12 %add_ln37_79

]]></Node>
<StgValue><ssdm name="zext_ln37_298"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:523 %B_addr_42 = getelementptr i8 %B, i64 0, i64 %zext_ln37_298

]]></Node>
<StgValue><ssdm name="B_addr_42"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:733 %B_load_36 = load i12 %B_addr_36

]]></Node>
<StgValue><ssdm name="B_load_36"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:741 %B_load_38 = load i12 %B_addr_38

]]></Node>
<StgValue><ssdm name="B_load_38"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:749 %B_load_40 = load i12 %B_addr_40

]]></Node>
<StgValue><ssdm name="B_load_40"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:757 %B_load_42 = load i12 %B_addr_42

]]></Node>
<StgValue><ssdm name="B_load_42"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc27:10 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln35, i6 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:255 %A_load_40 = load i12 %A_addr_40

]]></Node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:267 %A_load_42 = load i12 %A_addr_42

]]></Node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:275 %select_ln33_109 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_109"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:276 %or_ln33_44 = or i12 %select_ln33_109, i12 45

]]></Node>
<StgValue><ssdm name="or_ln33_44"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:277 %zext_ln37_232 = zext i12 %or_ln33_44

]]></Node>
<StgValue><ssdm name="zext_ln37_232"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:278 %A_addr_44 = getelementptr i8 %A, i64 0, i64 %zext_ln37_232

]]></Node>
<StgValue><ssdm name="A_addr_44"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:279 %A_load_44 = load i12 %A_addr_44

]]></Node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:287 %select_ln33_111 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_111"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:288 %or_ln33_46 = or i12 %select_ln33_111, i12 47

]]></Node>
<StgValue><ssdm name="or_ln33_46"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:289 %zext_ln37_234 = zext i12 %or_ln33_46

]]></Node>
<StgValue><ssdm name="zext_ln37_234"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:290 %A_addr_46 = getelementptr i8 %A, i64 0, i64 %zext_ln37_234

]]></Node>
<StgValue><ssdm name="A_addr_46"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:291 %A_load_46 = load i12 %A_addr_46

]]></Node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:527 %add_ln37_80 = add i12 %zext_ln37_251, i12 2880

]]></Node>
<StgValue><ssdm name="add_ln37_80"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:528 %zext_ln37_300 = zext i12 %add_ln37_80

]]></Node>
<StgValue><ssdm name="zext_ln37_300"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:529 %B_addr_44 = getelementptr i8 %B, i64 0, i64 %zext_ln37_300

]]></Node>
<StgValue><ssdm name="B_addr_44"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:533 %add_ln37_81 = add i12 %zext_ln37_251, i12 3008

]]></Node>
<StgValue><ssdm name="add_ln37_81"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:534 %zext_ln37_302 = zext i12 %add_ln37_81

]]></Node>
<StgValue><ssdm name="zext_ln37_302"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:535 %B_addr_46 = getelementptr i8 %B, i64 0, i64 %zext_ln37_302

]]></Node>
<StgValue><ssdm name="B_addr_46"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:585 %add_ln35 = add i12 %tmp_1, i12 %zext_ln37_251

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:749 %B_load_40 = load i12 %B_addr_40

]]></Node>
<StgValue><ssdm name="B_load_40"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:757 %B_load_42 = load i12 %B_addr_42

]]></Node>
<StgValue><ssdm name="B_load_42"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:765 %B_load_44 = load i12 %B_addr_44

]]></Node>
<StgValue><ssdm name="B_load_44"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:773 %B_load_46 = load i12 %B_addr_46

]]></Node>
<StgValue><ssdm name="B_load_46"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="342" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:279 %A_load_44 = load i12 %A_addr_44

]]></Node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:291 %A_load_46 = load i12 %A_addr_46

]]></Node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:299 %select_ln33_113 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_113"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:300 %or_ln33_48 = or i12 %select_ln33_113, i12 49

]]></Node>
<StgValue><ssdm name="or_ln33_48"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:301 %zext_ln37_236 = zext i12 %or_ln33_48

]]></Node>
<StgValue><ssdm name="zext_ln37_236"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:302 %A_addr_48 = getelementptr i8 %A, i64 0, i64 %zext_ln37_236

]]></Node>
<StgValue><ssdm name="A_addr_48"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:303 %A_load_48 = load i12 %A_addr_48

]]></Node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:311 %select_ln33_115 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_115"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:312 %or_ln33_50 = or i12 %select_ln33_115, i12 51

]]></Node>
<StgValue><ssdm name="or_ln33_50"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:313 %zext_ln37_238 = zext i12 %or_ln33_50

]]></Node>
<StgValue><ssdm name="zext_ln37_238"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:314 %A_addr_50 = getelementptr i8 %A, i64 0, i64 %zext_ln37_238

]]></Node>
<StgValue><ssdm name="A_addr_50"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:315 %A_load_50 = load i12 %A_addr_50

]]></Node>
<StgValue><ssdm name="A_load_50"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="11">
<![CDATA[
for.inc27:539 %sext_ln37_12 = sext i11 %add_ln37_69

]]></Node>
<StgValue><ssdm name="sext_ln37_12"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:540 %zext_ln37_304 = zext i12 %sext_ln37_12

]]></Node>
<StgValue><ssdm name="zext_ln37_304"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:541 %B_addr_48 = getelementptr i8 %B, i64 0, i64 %zext_ln37_304

]]></Node>
<StgValue><ssdm name="B_addr_48"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="12" op_0_bw="11">
<![CDATA[
for.inc27:545 %sext_ln37_14 = sext i11 %add_ln37_70

]]></Node>
<StgValue><ssdm name="sext_ln37_14"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:546 %zext_ln37_306 = zext i12 %sext_ln37_14

]]></Node>
<StgValue><ssdm name="zext_ln37_306"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:547 %B_addr_50 = getelementptr i8 %B, i64 0, i64 %zext_ln37_306

]]></Node>
<StgValue><ssdm name="B_addr_50"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:765 %B_load_44 = load i12 %B_addr_44

]]></Node>
<StgValue><ssdm name="B_load_44"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:773 %B_load_46 = load i12 %B_addr_46

]]></Node>
<StgValue><ssdm name="B_load_46"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:781 %B_load_48 = load i12 %B_addr_48

]]></Node>
<StgValue><ssdm name="B_load_48"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:789 %B_load_50 = load i12 %B_addr_50

]]></Node>
<StgValue><ssdm name="B_load_50"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="364" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:303 %A_load_48 = load i12 %A_addr_48

]]></Node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:315 %A_load_50 = load i12 %A_addr_50

]]></Node>
<StgValue><ssdm name="A_load_50"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:323 %select_ln33_117 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_117"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:324 %or_ln33_52 = or i12 %select_ln33_117, i12 53

]]></Node>
<StgValue><ssdm name="or_ln33_52"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:325 %zext_ln37_240 = zext i12 %or_ln33_52

]]></Node>
<StgValue><ssdm name="zext_ln37_240"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:326 %A_addr_52 = getelementptr i8 %A, i64 0, i64 %zext_ln37_240

]]></Node>
<StgValue><ssdm name="A_addr_52"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:327 %A_load_52 = load i12 %A_addr_52

]]></Node>
<StgValue><ssdm name="A_load_52"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:335 %select_ln33_119 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_119"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:336 %or_ln33_54 = or i12 %select_ln33_119, i12 55

]]></Node>
<StgValue><ssdm name="or_ln33_54"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:337 %zext_ln37_242 = zext i12 %or_ln33_54

]]></Node>
<StgValue><ssdm name="zext_ln37_242"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:338 %A_addr_54 = getelementptr i8 %A, i64 0, i64 %zext_ln37_242

]]></Node>
<StgValue><ssdm name="A_addr_54"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:339 %A_load_54 = load i12 %A_addr_54

]]></Node>
<StgValue><ssdm name="A_load_54"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="11">
<![CDATA[
for.inc27:551 %sext_ln37_16 = sext i11 %add_ln37_71

]]></Node>
<StgValue><ssdm name="sext_ln37_16"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:552 %zext_ln37_308 = zext i12 %sext_ln37_16

]]></Node>
<StgValue><ssdm name="zext_ln37_308"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:553 %B_addr_52 = getelementptr i8 %B, i64 0, i64 %zext_ln37_308

]]></Node>
<StgValue><ssdm name="B_addr_52"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="12" op_0_bw="11">
<![CDATA[
for.inc27:557 %sext_ln37_18 = sext i11 %add_ln37_72

]]></Node>
<StgValue><ssdm name="sext_ln37_18"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:558 %zext_ln37_310 = zext i12 %sext_ln37_18

]]></Node>
<StgValue><ssdm name="zext_ln37_310"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:559 %B_addr_54 = getelementptr i8 %B, i64 0, i64 %zext_ln37_310

]]></Node>
<StgValue><ssdm name="B_addr_54"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:781 %B_load_48 = load i12 %B_addr_48

]]></Node>
<StgValue><ssdm name="B_load_48"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:789 %B_load_50 = load i12 %B_addr_50

]]></Node>
<StgValue><ssdm name="B_load_50"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:797 %B_load_52 = load i12 %B_addr_52

]]></Node>
<StgValue><ssdm name="B_load_52"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:805 %B_load_54 = load i12 %B_addr_54

]]></Node>
<StgValue><ssdm name="B_load_54"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="386" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:327 %A_load_52 = load i12 %A_addr_52

]]></Node>
<StgValue><ssdm name="A_load_52"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:339 %A_load_54 = load i12 %A_addr_54

]]></Node>
<StgValue><ssdm name="A_load_54"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:347 %select_ln33_121 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_121"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:348 %or_ln33_56 = or i12 %select_ln33_121, i12 57

]]></Node>
<StgValue><ssdm name="or_ln33_56"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:349 %zext_ln37_244 = zext i12 %or_ln33_56

]]></Node>
<StgValue><ssdm name="zext_ln37_244"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:350 %A_addr_56 = getelementptr i8 %A, i64 0, i64 %zext_ln37_244

]]></Node>
<StgValue><ssdm name="A_addr_56"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:351 %A_load_56 = load i12 %A_addr_56

]]></Node>
<StgValue><ssdm name="A_load_56"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:359 %select_ln33_123 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_123"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:360 %or_ln33_58 = or i12 %select_ln33_123, i12 59

]]></Node>
<StgValue><ssdm name="or_ln33_58"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:361 %zext_ln37_246 = zext i12 %or_ln33_58

]]></Node>
<StgValue><ssdm name="zext_ln37_246"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:362 %A_addr_58 = getelementptr i8 %A, i64 0, i64 %zext_ln37_246

]]></Node>
<StgValue><ssdm name="A_addr_58"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:363 %A_load_58 = load i12 %A_addr_58

]]></Node>
<StgValue><ssdm name="A_load_58"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="12" op_0_bw="10">
<![CDATA[
for.inc27:563 %sext_ln37_20 = sext i10 %add_ln37_66

]]></Node>
<StgValue><ssdm name="sext_ln37_20"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:564 %zext_ln37_312 = zext i12 %sext_ln37_20

]]></Node>
<StgValue><ssdm name="zext_ln37_312"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:565 %B_addr_56 = getelementptr i8 %B, i64 0, i64 %zext_ln37_312

]]></Node>
<StgValue><ssdm name="B_addr_56"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="12" op_0_bw="10">
<![CDATA[
for.inc27:569 %sext_ln37_22 = sext i10 %add_ln37_67

]]></Node>
<StgValue><ssdm name="sext_ln37_22"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:570 %zext_ln37_314 = zext i12 %sext_ln37_22

]]></Node>
<StgValue><ssdm name="zext_ln37_314"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:571 %B_addr_58 = getelementptr i8 %B, i64 0, i64 %zext_ln37_314

]]></Node>
<StgValue><ssdm name="B_addr_58"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:797 %B_load_52 = load i12 %B_addr_52

]]></Node>
<StgValue><ssdm name="B_load_52"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:805 %B_load_54 = load i12 %B_addr_54

]]></Node>
<StgValue><ssdm name="B_load_54"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:813 %B_load_56 = load i12 %B_addr_56

]]></Node>
<StgValue><ssdm name="B_load_56"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:821 %B_load_58 = load i12 %B_addr_58

]]></Node>
<StgValue><ssdm name="B_load_58"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:28 %zext_ln33_2 = zext i8 %A_load_2

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:351 %A_load_56 = load i12 %A_addr_56

]]></Node>
<StgValue><ssdm name="A_load_56"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:363 %A_load_58 = load i12 %A_addr_58

]]></Node>
<StgValue><ssdm name="A_load_58"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:371 %select_ln33_125 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_125"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:372 %or_ln33_60 = or i12 %select_ln33_125, i12 61

]]></Node>
<StgValue><ssdm name="or_ln33_60"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:373 %zext_ln37_248 = zext i12 %or_ln33_60

]]></Node>
<StgValue><ssdm name="zext_ln37_248"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:374 %A_addr_60 = getelementptr i8 %A, i64 0, i64 %zext_ln37_248

]]></Node>
<StgValue><ssdm name="A_addr_60"/></StgValue>
</operation>

<operation id="415" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:375 %A_load_60 = load i12 %A_addr_60

]]></Node>
<StgValue><ssdm name="A_load_60"/></StgValue>
</operation>

<operation id="416" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:383 %select_ln33_127 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_127"/></StgValue>
</operation>

<operation id="417" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:384 %or_ln33_62 = or i12 %select_ln33_127, i12 63

]]></Node>
<StgValue><ssdm name="or_ln33_62"/></StgValue>
</operation>

<operation id="418" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:385 %zext_ln37_250 = zext i12 %or_ln33_62

]]></Node>
<StgValue><ssdm name="zext_ln37_250"/></StgValue>
</operation>

<operation id="419" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:386 %A_addr_62 = getelementptr i8 %A, i64 0, i64 %zext_ln37_250

]]></Node>
<StgValue><ssdm name="A_addr_62"/></StgValue>
</operation>

<operation id="420" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:387 %A_load_62 = load i12 %A_addr_62

]]></Node>
<StgValue><ssdm name="A_load_62"/></StgValue>
</operation>

<operation id="421" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="12" op_0_bw="9">
<![CDATA[
for.inc27:575 %sext_ln37_24 = sext i9 %add_ln37_64

]]></Node>
<StgValue><ssdm name="sext_ln37_24"/></StgValue>
</operation>

<operation id="422" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:576 %zext_ln37_316 = zext i12 %sext_ln37_24

]]></Node>
<StgValue><ssdm name="zext_ln37_316"/></StgValue>
</operation>

<operation id="423" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:577 %B_addr_60 = getelementptr i8 %B, i64 0, i64 %zext_ln37_316

]]></Node>
<StgValue><ssdm name="B_addr_60"/></StgValue>
</operation>

<operation id="424" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc27:581 %xor_ln37 = xor i7 %select_ln33, i7 64

]]></Node>
<StgValue><ssdm name="xor_ln37"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="7">
<![CDATA[
for.inc27:582 %sext_ln37_26 = sext i7 %xor_ln37

]]></Node>
<StgValue><ssdm name="sext_ln37_26"/></StgValue>
</operation>

<operation id="426" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:583 %zext_ln37_318 = zext i12 %sext_ln37_26

]]></Node>
<StgValue><ssdm name="zext_ln37_318"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:584 %B_addr_62 = getelementptr i8 %B, i64 0, i64 %zext_ln37_318

]]></Node>
<StgValue><ssdm name="B_addr_62"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:598 %zext_ln37_4 = zext i8 %B_load_2

]]></Node>
<StgValue><ssdm name="zext_ln37_4"/></StgValue>
</operation>

<operation id="429" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:599 %mul_ln37_2 = mul i16 %zext_ln37_4, i16 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="mul_ln37_2"/></StgValue>
</operation>

<operation id="430" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:813 %B_load_56 = load i12 %B_addr_56

]]></Node>
<StgValue><ssdm name="B_load_56"/></StgValue>
</operation>

<operation id="431" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:821 %B_load_58 = load i12 %B_addr_58

]]></Node>
<StgValue><ssdm name="B_load_58"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:829 %B_load_60 = load i12 %B_addr_60

]]></Node>
<StgValue><ssdm name="B_load_60"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:837 %B_load_62 = load i12 %B_addr_62

]]></Node>
<StgValue><ssdm name="B_load_62"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="434" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:11 %select_ln33_65 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_65"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:12 %or_ln33 = or i12 %select_ln33_65, i12 1

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:13 %zext_ln37_188 = zext i12 %or_ln33

]]></Node>
<StgValue><ssdm name="zext_ln37_188"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:14 %A_addr = getelementptr i8 %A, i64 0, i64 %zext_ln37_188

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:15 %A_load = load i12 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:29 %select_ln33_68 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_68"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:30 %or_ln33_3 = or i12 %select_ln33_68, i12 4

]]></Node>
<StgValue><ssdm name="or_ln33_3"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:31 %zext_ln37_191 = zext i12 %or_ln33_3

]]></Node>
<StgValue><ssdm name="zext_ln37_191"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:32 %A_addr_3 = getelementptr i8 %A, i64 0, i64 %zext_ln37_191

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:33 %A_load_3 = load i12 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="444" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:40 %zext_ln33_4 = zext i8 %A_load_4

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="445" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:375 %A_load_60 = load i12 %A_addr_60

]]></Node>
<StgValue><ssdm name="A_load_60"/></StgValue>
</operation>

<operation id="446" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:387 %A_load_62 = load i12 %A_addr_62

]]></Node>
<StgValue><ssdm name="A_load_62"/></StgValue>
</operation>

<operation id="447" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="7">
<![CDATA[
for.inc27:394 %zext_ln37_255 = zext i7 %select_ln33

]]></Node>
<StgValue><ssdm name="zext_ln37_255"/></StgValue>
</operation>

<operation id="448" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:395 %add_ln37_62 = add i8 %zext_ln37_255, i8 64

]]></Node>
<StgValue><ssdm name="add_ln37_62"/></StgValue>
</operation>

<operation id="449" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="8">
<![CDATA[
for.inc27:396 %zext_ln37_256 = zext i8 %add_ln37_62

]]></Node>
<StgValue><ssdm name="zext_ln37_256"/></StgValue>
</operation>

<operation id="450" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:397 %B_addr = getelementptr i8 %B, i64 0, i64 %zext_ln37_256

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="451" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
for.inc27:404 %tmp_130_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_130_cast"/></StgValue>
</operation>

<operation id="452" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="9">
<![CDATA[
for.inc27:405 %zext_ln37_259 = zext i9 %tmp_130_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_259"/></StgValue>
</operation>

<operation id="453" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:406 %B_addr_3 = getelementptr i8 %B, i64 0, i64 %zext_ln37_259

]]></Node>
<StgValue><ssdm name="B_addr_3"/></StgValue>
</operation>

<operation id="454" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:589 %B_load = load i12 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="455" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:599 %mul_ln37_2 = mul i16 %zext_ln37_4, i16 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="mul_ln37_2"/></StgValue>
</operation>

<operation id="456" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:601 %B_load_3 = load i12 %B_addr_3

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="457" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:606 %zext_ln37_8 = zext i8 %B_load_4

]]></Node>
<StgValue><ssdm name="zext_ln37_8"/></StgValue>
</operation>

<operation id="458" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:607 %mul_ln37_4 = mul i16 %zext_ln37_8, i16 %zext_ln33_4

]]></Node>
<StgValue><ssdm name="mul_ln37_4"/></StgValue>
</operation>

<operation id="459" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:829 %B_load_60 = load i12 %B_addr_60

]]></Node>
<StgValue><ssdm name="B_load_60"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:837 %B_load_62 = load i12 %B_addr_62

]]></Node>
<StgValue><ssdm name="B_load_62"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="461" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:15 %A_load = load i12 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:16 %zext_ln33 = zext i8 %A_load

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:33 %A_load_3 = load i12 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:41 %select_ln33_70 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_70"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:42 %or_ln33_5 = or i12 %select_ln33_70, i12 6

]]></Node>
<StgValue><ssdm name="or_ln33_5"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:43 %zext_ln37_193 = zext i12 %or_ln33_5

]]></Node>
<StgValue><ssdm name="zext_ln37_193"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:44 %A_addr_5 = getelementptr i8 %A, i64 0, i64 %zext_ln37_193

]]></Node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:45 %A_load_5 = load i12 %A_addr_5

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="469" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:52 %zext_ln33_6 = zext i8 %A_load_6

]]></Node>
<StgValue><ssdm name="zext_ln33_6"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:53 %select_ln33_72 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_72"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:54 %or_ln33_7 = or i12 %select_ln33_72, i12 8

]]></Node>
<StgValue><ssdm name="or_ln33_7"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:55 %zext_ln37_195 = zext i12 %or_ln33_7

]]></Node>
<StgValue><ssdm name="zext_ln37_195"/></StgValue>
</operation>

<operation id="473" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:56 %A_addr_7 = getelementptr i8 %A, i64 0, i64 %zext_ln37_195

]]></Node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:57 %A_load_7 = load i12 %A_addr_7

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="475" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc27:398 %tmp_129_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_129_cast"/></StgValue>
</operation>

<operation id="476" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="8">
<![CDATA[
for.inc27:410 %sext_ln37 = sext i8 %tmp_129_cast

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="477" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="9">
<![CDATA[
for.inc27:411 %zext_ln37_261 = zext i9 %sext_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37_261"/></StgValue>
</operation>

<operation id="478" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:412 %B_addr_5 = getelementptr i8 %B, i64 0, i64 %zext_ln37_261

]]></Node>
<StgValue><ssdm name="B_addr_5"/></StgValue>
</operation>

<operation id="479" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc27:416 %tmp_132_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_132_cast"/></StgValue>
</operation>

<operation id="480" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="10">
<![CDATA[
for.inc27:417 %zext_ln37_263 = zext i10 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_263"/></StgValue>
</operation>

<operation id="481" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:418 %B_addr_7 = getelementptr i8 %B, i64 0, i64 %zext_ln37_263

]]></Node>
<StgValue><ssdm name="B_addr_7"/></StgValue>
</operation>

<operation id="482" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:589 %B_load = load i12 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="483" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:590 %zext_ln37 = zext i8 %B_load

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="484" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:591 %mul_ln37 = mul i16 %zext_ln37, i16 %zext_ln33

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="485" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:592 %zext_ln37_1 = zext i16 %mul_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="486" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:599 %mul_ln37_2 = mul i16 %zext_ln37_4, i16 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="mul_ln37_2"/></StgValue>
</operation>

<operation id="487" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:600 %zext_ln37_5 = zext i16 %mul_ln37_2

]]></Node>
<StgValue><ssdm name="zext_ln37_5"/></StgValue>
</operation>

<operation id="488" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:601 %B_load_3 = load i12 %B_addr_3

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="489" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:607 %mul_ln37_4 = mul i16 %zext_ln37_8, i16 %zext_ln33_4

]]></Node>
<StgValue><ssdm name="mul_ln37_4"/></StgValue>
</operation>

<operation id="490" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:609 %B_load_5 = load i12 %B_addr_5

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>

<operation id="491" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:614 %zext_ln37_12 = zext i8 %B_load_6

]]></Node>
<StgValue><ssdm name="zext_ln37_12"/></StgValue>
</operation>

<operation id="492" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:615 %mul_ln37_6 = mul i16 %zext_ln37_12, i16 %zext_ln33_6

]]></Node>
<StgValue><ssdm name="mul_ln37_6"/></StgValue>
</operation>

<operation id="493" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:617 %B_load_7 = load i12 %B_addr_7

]]></Node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>

<operation id="494" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:841 %add_ln37 = add i17 %zext_ln37_1, i17 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="1268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0">
<![CDATA[
for.end29:0 %ret_ln41 = ret

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="495" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:34 %zext_ln33_3 = zext i8 %A_load_3

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="496" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:45 %A_load_5 = load i12 %A_addr_5

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="497" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:57 %A_load_7 = load i12 %A_addr_7

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="498" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:64 %zext_ln33_8 = zext i8 %A_load_8

]]></Node>
<StgValue><ssdm name="zext_ln33_8"/></StgValue>
</operation>

<operation id="499" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:65 %select_ln33_74 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_74"/></StgValue>
</operation>

<operation id="500" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:66 %or_ln33_9 = or i12 %select_ln33_74, i12 10

]]></Node>
<StgValue><ssdm name="or_ln33_9"/></StgValue>
</operation>

<operation id="501" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:67 %zext_ln37_197 = zext i12 %or_ln33_9

]]></Node>
<StgValue><ssdm name="zext_ln37_197"/></StgValue>
</operation>

<operation id="502" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:68 %A_addr_9 = getelementptr i8 %A, i64 0, i64 %zext_ln37_197

]]></Node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="503" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:69 %A_load_9 = load i12 %A_addr_9

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="504" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:77 %select_ln33_76 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_76"/></StgValue>
</operation>

<operation id="505" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:78 %or_ln33_11 = or i12 %select_ln33_76, i12 12

]]></Node>
<StgValue><ssdm name="or_ln33_11"/></StgValue>
</operation>

<operation id="506" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:79 %zext_ln37_199 = zext i12 %or_ln33_11

]]></Node>
<StgValue><ssdm name="zext_ln37_199"/></StgValue>
</operation>

<operation id="507" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:80 %A_addr_11 = getelementptr i8 %A, i64 0, i64 %zext_ln37_199

]]></Node>
<StgValue><ssdm name="A_addr_11"/></StgValue>
</operation>

<operation id="508" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:81 %A_load_11 = load i12 %A_addr_11

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="509" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc27:422 %tmp_133_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_133_cast"/></StgValue>
</operation>

<operation id="510" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="10">
<![CDATA[
for.inc27:423 %zext_ln37_265 = zext i10 %tmp_133_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_265"/></StgValue>
</operation>

<operation id="511" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:424 %B_addr_9 = getelementptr i8 %B, i64 0, i64 %zext_ln37_265

]]></Node>
<StgValue><ssdm name="B_addr_9"/></StgValue>
</operation>

<operation id="512" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="9">
<![CDATA[
for.inc27:428 %sext_ln37_1 = sext i9 %tmp_130_cast

]]></Node>
<StgValue><ssdm name="sext_ln37_1"/></StgValue>
</operation>

<operation id="513" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="10">
<![CDATA[
for.inc27:429 %zext_ln37_267 = zext i10 %sext_ln37_1

]]></Node>
<StgValue><ssdm name="zext_ln37_267"/></StgValue>
</operation>

<operation id="514" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:430 %B_addr_11 = getelementptr i8 %B, i64 0, i64 %zext_ln37_267

]]></Node>
<StgValue><ssdm name="B_addr_11"/></StgValue>
</operation>

<operation id="515" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:602 %zext_ln37_6 = zext i8 %B_load_3

]]></Node>
<StgValue><ssdm name="zext_ln37_6"/></StgValue>
</operation>

<operation id="516" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:603 %mul_ln37_3 = mul i16 %zext_ln37_6, i16 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="mul_ln37_3"/></StgValue>
</operation>

<operation id="517" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:604 %zext_ln37_7 = zext i16 %mul_ln37_3

]]></Node>
<StgValue><ssdm name="zext_ln37_7"/></StgValue>
</operation>

<operation id="518" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:607 %mul_ln37_4 = mul i16 %zext_ln37_8, i16 %zext_ln33_4

]]></Node>
<StgValue><ssdm name="mul_ln37_4"/></StgValue>
</operation>

<operation id="519" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:608 %zext_ln37_9 = zext i16 %mul_ln37_4

]]></Node>
<StgValue><ssdm name="zext_ln37_9"/></StgValue>
</operation>

<operation id="520" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:609 %B_load_5 = load i12 %B_addr_5

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>

<operation id="521" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:615 %mul_ln37_6 = mul i16 %zext_ln37_12, i16 %zext_ln33_6

]]></Node>
<StgValue><ssdm name="mul_ln37_6"/></StgValue>
</operation>

<operation id="522" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:617 %B_load_7 = load i12 %B_addr_7

]]></Node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>

<operation id="523" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:622 %zext_ln37_16 = zext i8 %B_load_8

]]></Node>
<StgValue><ssdm name="zext_ln37_16"/></StgValue>
</operation>

<operation id="524" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:623 %mul_ln37_8 = mul i16 %zext_ln37_16, i16 %zext_ln33_8

]]></Node>
<StgValue><ssdm name="mul_ln37_8"/></StgValue>
</operation>

<operation id="525" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:625 %B_load_9 = load i12 %B_addr_9

]]></Node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>

<operation id="526" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:633 %B_load_11 = load i12 %B_addr_11

]]></Node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>

<operation id="527" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:841 %add_ln37 = add i17 %zext_ln37_1, i17 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="528" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:845 %add_ln37_2 = add i17 %zext_ln37_7, i17 %zext_ln37_9

]]></Node>
<StgValue><ssdm name="add_ln37_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="529" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:46 %zext_ln33_5 = zext i8 %A_load_5

]]></Node>
<StgValue><ssdm name="zext_ln33_5"/></StgValue>
</operation>

<operation id="530" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:69 %A_load_9 = load i12 %A_addr_9

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="531" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:76 %zext_ln33_10 = zext i8 %A_load_10

]]></Node>
<StgValue><ssdm name="zext_ln33_10"/></StgValue>
</operation>

<operation id="532" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:81 %A_load_11 = load i12 %A_addr_11

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="533" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:89 %select_ln33_78 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_78"/></StgValue>
</operation>

<operation id="534" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:90 %or_ln33_13 = or i12 %select_ln33_78, i12 14

]]></Node>
<StgValue><ssdm name="or_ln33_13"/></StgValue>
</operation>

<operation id="535" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:91 %zext_ln37_201 = zext i12 %or_ln33_13

]]></Node>
<StgValue><ssdm name="zext_ln37_201"/></StgValue>
</operation>

<operation id="536" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:92 %A_addr_13 = getelementptr i8 %A, i64 0, i64 %zext_ln37_201

]]></Node>
<StgValue><ssdm name="A_addr_13"/></StgValue>
</operation>

<operation id="537" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:93 %A_load_13 = load i12 %A_addr_13

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="538" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:101 %select_ln33_80 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_80"/></StgValue>
</operation>

<operation id="539" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:102 %or_ln33_15 = or i12 %select_ln33_80, i12 16

]]></Node>
<StgValue><ssdm name="or_ln33_15"/></StgValue>
</operation>

<operation id="540" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:103 %zext_ln37_203 = zext i12 %or_ln33_15

]]></Node>
<StgValue><ssdm name="zext_ln37_203"/></StgValue>
</operation>

<operation id="541" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:104 %A_addr_15 = getelementptr i8 %A, i64 0, i64 %zext_ln37_203

]]></Node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="542" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:105 %A_load_15 = load i12 %A_addr_15

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="543" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="8">
<![CDATA[
for.inc27:434 %sext_ln37_3 = sext i8 %tmp_129_cast

]]></Node>
<StgValue><ssdm name="sext_ln37_3"/></StgValue>
</operation>

<operation id="544" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="10">
<![CDATA[
for.inc27:435 %zext_ln37_269 = zext i10 %sext_ln37_3

]]></Node>
<StgValue><ssdm name="zext_ln37_269"/></StgValue>
</operation>

<operation id="545" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:436 %B_addr_13 = getelementptr i8 %B, i64 0, i64 %zext_ln37_269

]]></Node>
<StgValue><ssdm name="B_addr_13"/></StgValue>
</operation>

<operation id="546" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
for.inc27:440 %tmp_136_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 8, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_136_cast"/></StgValue>
</operation>

<operation id="547" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:441 %zext_ln37_271 = zext i11 %tmp_136_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_271"/></StgValue>
</operation>

<operation id="548" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:442 %B_addr_15 = getelementptr i8 %B, i64 0, i64 %zext_ln37_271

]]></Node>
<StgValue><ssdm name="B_addr_15"/></StgValue>
</operation>

<operation id="549" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:610 %zext_ln37_10 = zext i8 %B_load_5

]]></Node>
<StgValue><ssdm name="zext_ln37_10"/></StgValue>
</operation>

<operation id="550" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:611 %mul_ln37_5 = mul i16 %zext_ln37_10, i16 %zext_ln33_5

]]></Node>
<StgValue><ssdm name="mul_ln37_5"/></StgValue>
</operation>

<operation id="551" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:612 %zext_ln37_11 = zext i16 %mul_ln37_5

]]></Node>
<StgValue><ssdm name="zext_ln37_11"/></StgValue>
</operation>

<operation id="552" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:615 %mul_ln37_6 = mul i16 %zext_ln37_12, i16 %zext_ln33_6

]]></Node>
<StgValue><ssdm name="mul_ln37_6"/></StgValue>
</operation>

<operation id="553" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:616 %zext_ln37_13 = zext i16 %mul_ln37_6

]]></Node>
<StgValue><ssdm name="zext_ln37_13"/></StgValue>
</operation>

<operation id="554" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:623 %mul_ln37_8 = mul i16 %zext_ln37_16, i16 %zext_ln33_8

]]></Node>
<StgValue><ssdm name="mul_ln37_8"/></StgValue>
</operation>

<operation id="555" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:625 %B_load_9 = load i12 %B_addr_9

]]></Node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>

<operation id="556" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:630 %zext_ln37_20 = zext i8 %B_load_10

]]></Node>
<StgValue><ssdm name="zext_ln37_20"/></StgValue>
</operation>

<operation id="557" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:631 %mul_ln37_10 = mul i16 %zext_ln37_20, i16 %zext_ln33_10

]]></Node>
<StgValue><ssdm name="mul_ln37_10"/></StgValue>
</operation>

<operation id="558" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:633 %B_load_11 = load i12 %B_addr_11

]]></Node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>

<operation id="559" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:641 %B_load_13 = load i12 %B_addr_13

]]></Node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>

<operation id="560" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:649 %B_load_15 = load i12 %B_addr_15

]]></Node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>

<operation id="561" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:845 %add_ln37_2 = add i17 %zext_ln37_7, i17 %zext_ln37_9

]]></Node>
<StgValue><ssdm name="add_ln37_2"/></StgValue>
</operation>

<operation id="562" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:847 %add_ln37_3 = add i17 %zext_ln37_11, i17 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="add_ln37_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="563" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:58 %zext_ln33_7 = zext i8 %A_load_7

]]></Node>
<StgValue><ssdm name="zext_ln33_7"/></StgValue>
</operation>

<operation id="564" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:88 %zext_ln33_12 = zext i8 %A_load_12

]]></Node>
<StgValue><ssdm name="zext_ln33_12"/></StgValue>
</operation>

<operation id="565" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:93 %A_load_13 = load i12 %A_addr_13

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="566" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:105 %A_load_15 = load i12 %A_addr_15

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="567" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:113 %select_ln33_82 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_82"/></StgValue>
</operation>

<operation id="568" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:114 %or_ln33_17 = or i12 %select_ln33_82, i12 18

]]></Node>
<StgValue><ssdm name="or_ln33_17"/></StgValue>
</operation>

<operation id="569" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:115 %zext_ln37_205 = zext i12 %or_ln33_17

]]></Node>
<StgValue><ssdm name="zext_ln37_205"/></StgValue>
</operation>

<operation id="570" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:116 %A_addr_17 = getelementptr i8 %A, i64 0, i64 %zext_ln37_205

]]></Node>
<StgValue><ssdm name="A_addr_17"/></StgValue>
</operation>

<operation id="571" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:117 %A_load_17 = load i12 %A_addr_17

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="572" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:125 %select_ln33_84 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_84"/></StgValue>
</operation>

<operation id="573" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:126 %or_ln33_19 = or i12 %select_ln33_84, i12 20

]]></Node>
<StgValue><ssdm name="or_ln33_19"/></StgValue>
</operation>

<operation id="574" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:127 %zext_ln37_207 = zext i12 %or_ln33_19

]]></Node>
<StgValue><ssdm name="zext_ln37_207"/></StgValue>
</operation>

<operation id="575" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:128 %A_addr_19 = getelementptr i8 %A, i64 0, i64 %zext_ln37_207

]]></Node>
<StgValue><ssdm name="A_addr_19"/></StgValue>
</operation>

<operation id="576" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:129 %A_load_19 = load i12 %A_addr_19

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="577" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
for.inc27:446 %tmp_137_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 9, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_137_cast"/></StgValue>
</operation>

<operation id="578" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:447 %zext_ln37_273 = zext i11 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_273"/></StgValue>
</operation>

<operation id="579" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:448 %B_addr_17 = getelementptr i8 %B, i64 0, i64 %zext_ln37_273

]]></Node>
<StgValue><ssdm name="B_addr_17"/></StgValue>
</operation>

<operation id="580" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
for.inc27:452 %tmp_138_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 10, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_138_cast"/></StgValue>
</operation>

<operation id="581" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:453 %zext_ln37_275 = zext i11 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_275"/></StgValue>
</operation>

<operation id="582" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:454 %B_addr_19 = getelementptr i8 %B, i64 0, i64 %zext_ln37_275

]]></Node>
<StgValue><ssdm name="B_addr_19"/></StgValue>
</operation>

<operation id="583" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:618 %zext_ln37_14 = zext i8 %B_load_7

]]></Node>
<StgValue><ssdm name="zext_ln37_14"/></StgValue>
</operation>

<operation id="584" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:619 %mul_ln37_7 = mul i16 %zext_ln37_14, i16 %zext_ln33_7

]]></Node>
<StgValue><ssdm name="mul_ln37_7"/></StgValue>
</operation>

<operation id="585" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:620 %zext_ln37_15 = zext i16 %mul_ln37_7

]]></Node>
<StgValue><ssdm name="zext_ln37_15"/></StgValue>
</operation>

<operation id="586" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:623 %mul_ln37_8 = mul i16 %zext_ln37_16, i16 %zext_ln33_8

]]></Node>
<StgValue><ssdm name="mul_ln37_8"/></StgValue>
</operation>

<operation id="587" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:624 %zext_ln37_17 = zext i16 %mul_ln37_8

]]></Node>
<StgValue><ssdm name="zext_ln37_17"/></StgValue>
</operation>

<operation id="588" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:631 %mul_ln37_10 = mul i16 %zext_ln37_20, i16 %zext_ln33_10

]]></Node>
<StgValue><ssdm name="mul_ln37_10"/></StgValue>
</operation>

<operation id="589" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:638 %zext_ln37_24 = zext i8 %B_load_12

]]></Node>
<StgValue><ssdm name="zext_ln37_24"/></StgValue>
</operation>

<operation id="590" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:639 %mul_ln37_12 = mul i16 %zext_ln37_24, i16 %zext_ln33_12

]]></Node>
<StgValue><ssdm name="mul_ln37_12"/></StgValue>
</operation>

<operation id="591" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:641 %B_load_13 = load i12 %B_addr_13

]]></Node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>

<operation id="592" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:649 %B_load_15 = load i12 %B_addr_15

]]></Node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>

<operation id="593" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:657 %B_load_17 = load i12 %B_addr_17

]]></Node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>

<operation id="594" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:665 %B_load_19 = load i12 %B_addr_19

]]></Node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>

<operation id="595" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:846 %zext_ln37_128 = zext i17 %add_ln37_2

]]></Node>
<StgValue><ssdm name="zext_ln37_128"/></StgValue>
</operation>

<operation id="596" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:847 %add_ln37_3 = add i17 %zext_ln37_11, i17 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="add_ln37_3"/></StgValue>
</operation>

<operation id="597" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:848 %zext_ln37_129 = zext i17 %add_ln37_3

]]></Node>
<StgValue><ssdm name="zext_ln37_129"/></StgValue>
</operation>

<operation id="598" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:849 %add_ln37_4 = add i18 %zext_ln37_129, i18 %zext_ln37_128

]]></Node>
<StgValue><ssdm name="add_ln37_4"/></StgValue>
</operation>

<operation id="599" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:853 %add_ln37_6 = add i17 %zext_ln37_15, i17 %zext_ln37_17

]]></Node>
<StgValue><ssdm name="add_ln37_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="600" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:70 %zext_ln33_9 = zext i8 %A_load_9

]]></Node>
<StgValue><ssdm name="zext_ln33_9"/></StgValue>
</operation>

<operation id="601" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:100 %zext_ln33_14 = zext i8 %A_load_14

]]></Node>
<StgValue><ssdm name="zext_ln33_14"/></StgValue>
</operation>

<operation id="602" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:117 %A_load_17 = load i12 %A_addr_17

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="603" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:129 %A_load_19 = load i12 %A_addr_19

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="604" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:137 %select_ln33_86 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_86"/></StgValue>
</operation>

<operation id="605" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:138 %or_ln33_21 = or i12 %select_ln33_86, i12 22

]]></Node>
<StgValue><ssdm name="or_ln33_21"/></StgValue>
</operation>

<operation id="606" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:139 %zext_ln37_209 = zext i12 %or_ln33_21

]]></Node>
<StgValue><ssdm name="zext_ln37_209"/></StgValue>
</operation>

<operation id="607" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:140 %A_addr_21 = getelementptr i8 %A, i64 0, i64 %zext_ln37_209

]]></Node>
<StgValue><ssdm name="A_addr_21"/></StgValue>
</operation>

<operation id="608" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:141 %A_load_21 = load i12 %A_addr_21

]]></Node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="609" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:149 %select_ln33_88 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_88"/></StgValue>
</operation>

<operation id="610" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:150 %or_ln33_23 = or i12 %select_ln33_88, i12 24

]]></Node>
<StgValue><ssdm name="or_ln33_23"/></StgValue>
</operation>

<operation id="611" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:151 %zext_ln37_211 = zext i12 %or_ln33_23

]]></Node>
<StgValue><ssdm name="zext_ln37_211"/></StgValue>
</operation>

<operation id="612" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:152 %A_addr_23 = getelementptr i8 %A, i64 0, i64 %zext_ln37_211

]]></Node>
<StgValue><ssdm name="A_addr_23"/></StgValue>
</operation>

<operation id="613" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:153 %A_load_23 = load i12 %A_addr_23

]]></Node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="614" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
for.inc27:458 %tmp_139_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 11, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_139_cast"/></StgValue>
</operation>

<operation id="615" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:459 %zext_ln37_277 = zext i11 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_277"/></StgValue>
</operation>

<operation id="616" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:460 %B_addr_21 = getelementptr i8 %B, i64 0, i64 %zext_ln37_277

]]></Node>
<StgValue><ssdm name="B_addr_21"/></StgValue>
</operation>

<operation id="617" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="11" op_0_bw="10">
<![CDATA[
for.inc27:464 %sext_ln37_4 = sext i10 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="sext_ln37_4"/></StgValue>
</operation>

<operation id="618" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:465 %zext_ln37_279 = zext i11 %sext_ln37_4

]]></Node>
<StgValue><ssdm name="zext_ln37_279"/></StgValue>
</operation>

<operation id="619" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:466 %B_addr_23 = getelementptr i8 %B, i64 0, i64 %zext_ln37_279

]]></Node>
<StgValue><ssdm name="B_addr_23"/></StgValue>
</operation>

<operation id="620" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:626 %zext_ln37_18 = zext i8 %B_load_9

]]></Node>
<StgValue><ssdm name="zext_ln37_18"/></StgValue>
</operation>

<operation id="621" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:627 %mul_ln37_9 = mul i16 %zext_ln37_18, i16 %zext_ln33_9

]]></Node>
<StgValue><ssdm name="mul_ln37_9"/></StgValue>
</operation>

<operation id="622" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:628 %zext_ln37_19 = zext i16 %mul_ln37_9

]]></Node>
<StgValue><ssdm name="zext_ln37_19"/></StgValue>
</operation>

<operation id="623" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:631 %mul_ln37_10 = mul i16 %zext_ln37_20, i16 %zext_ln33_10

]]></Node>
<StgValue><ssdm name="mul_ln37_10"/></StgValue>
</operation>

<operation id="624" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:632 %zext_ln37_21 = zext i16 %mul_ln37_10

]]></Node>
<StgValue><ssdm name="zext_ln37_21"/></StgValue>
</operation>

<operation id="625" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:639 %mul_ln37_12 = mul i16 %zext_ln37_24, i16 %zext_ln33_12

]]></Node>
<StgValue><ssdm name="mul_ln37_12"/></StgValue>
</operation>

<operation id="626" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:646 %zext_ln37_28 = zext i8 %B_load_14

]]></Node>
<StgValue><ssdm name="zext_ln37_28"/></StgValue>
</operation>

<operation id="627" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:647 %mul_ln37_14 = mul i16 %zext_ln37_28, i16 %zext_ln33_14

]]></Node>
<StgValue><ssdm name="mul_ln37_14"/></StgValue>
</operation>

<operation id="628" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:657 %B_load_17 = load i12 %B_addr_17

]]></Node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>

<operation id="629" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:665 %B_load_19 = load i12 %B_addr_19

]]></Node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>

<operation id="630" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:673 %B_load_21 = load i12 %B_addr_21

]]></Node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>

<operation id="631" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:681 %B_load_23 = load i12 %B_addr_23

]]></Node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>

<operation id="632" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:853 %add_ln37_6 = add i17 %zext_ln37_15, i17 %zext_ln37_17

]]></Node>
<StgValue><ssdm name="add_ln37_6"/></StgValue>
</operation>

<operation id="633" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:855 %add_ln37_7 = add i17 %zext_ln37_19, i17 %zext_ln37_21

]]></Node>
<StgValue><ssdm name="add_ln37_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="634" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:82 %zext_ln33_11 = zext i8 %A_load_11

]]></Node>
<StgValue><ssdm name="zext_ln33_11"/></StgValue>
</operation>

<operation id="635" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:112 %zext_ln33_16 = zext i8 %A_load_16

]]></Node>
<StgValue><ssdm name="zext_ln33_16"/></StgValue>
</operation>

<operation id="636" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:141 %A_load_21 = load i12 %A_addr_21

]]></Node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="637" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:153 %A_load_23 = load i12 %A_addr_23

]]></Node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="638" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:161 %select_ln33_90 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_90"/></StgValue>
</operation>

<operation id="639" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:162 %or_ln33_25 = or i12 %select_ln33_90, i12 26

]]></Node>
<StgValue><ssdm name="or_ln33_25"/></StgValue>
</operation>

<operation id="640" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:163 %zext_ln37_213 = zext i12 %or_ln33_25

]]></Node>
<StgValue><ssdm name="zext_ln37_213"/></StgValue>
</operation>

<operation id="641" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:164 %A_addr_25 = getelementptr i8 %A, i64 0, i64 %zext_ln37_213

]]></Node>
<StgValue><ssdm name="A_addr_25"/></StgValue>
</operation>

<operation id="642" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:165 %A_load_25 = load i12 %A_addr_25

]]></Node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="643" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:173 %select_ln33_92 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_92"/></StgValue>
</operation>

<operation id="644" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:174 %or_ln33_27 = or i12 %select_ln33_92, i12 28

]]></Node>
<StgValue><ssdm name="or_ln33_27"/></StgValue>
</operation>

<operation id="645" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:175 %zext_ln37_215 = zext i12 %or_ln33_27

]]></Node>
<StgValue><ssdm name="zext_ln37_215"/></StgValue>
</operation>

<operation id="646" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:176 %A_addr_27 = getelementptr i8 %A, i64 0, i64 %zext_ln37_215

]]></Node>
<StgValue><ssdm name="A_addr_27"/></StgValue>
</operation>

<operation id="647" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:177 %A_load_27 = load i12 %A_addr_27

]]></Node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="648" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="10">
<![CDATA[
for.inc27:470 %sext_ln37_6 = sext i10 %tmp_133_cast

]]></Node>
<StgValue><ssdm name="sext_ln37_6"/></StgValue>
</operation>

<operation id="649" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:471 %zext_ln37_281 = zext i11 %sext_ln37_6

]]></Node>
<StgValue><ssdm name="zext_ln37_281"/></StgValue>
</operation>

<operation id="650" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:472 %B_addr_25 = getelementptr i8 %B, i64 0, i64 %zext_ln37_281

]]></Node>
<StgValue><ssdm name="B_addr_25"/></StgValue>
</operation>

<operation id="651" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="9">
<![CDATA[
for.inc27:476 %sext_ln37_8 = sext i9 %tmp_130_cast

]]></Node>
<StgValue><ssdm name="sext_ln37_8"/></StgValue>
</operation>

<operation id="652" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:477 %zext_ln37_283 = zext i11 %sext_ln37_8

]]></Node>
<StgValue><ssdm name="zext_ln37_283"/></StgValue>
</operation>

<operation id="653" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:478 %B_addr_27 = getelementptr i8 %B, i64 0, i64 %zext_ln37_283

]]></Node>
<StgValue><ssdm name="B_addr_27"/></StgValue>
</operation>

<operation id="654" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:634 %zext_ln37_22 = zext i8 %B_load_11

]]></Node>
<StgValue><ssdm name="zext_ln37_22"/></StgValue>
</operation>

<operation id="655" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:635 %mul_ln37_11 = mul i16 %zext_ln37_22, i16 %zext_ln33_11

]]></Node>
<StgValue><ssdm name="mul_ln37_11"/></StgValue>
</operation>

<operation id="656" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:636 %zext_ln37_23 = zext i16 %mul_ln37_11

]]></Node>
<StgValue><ssdm name="zext_ln37_23"/></StgValue>
</operation>

<operation id="657" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:639 %mul_ln37_12 = mul i16 %zext_ln37_24, i16 %zext_ln33_12

]]></Node>
<StgValue><ssdm name="mul_ln37_12"/></StgValue>
</operation>

<operation id="658" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:640 %zext_ln37_25 = zext i16 %mul_ln37_12

]]></Node>
<StgValue><ssdm name="zext_ln37_25"/></StgValue>
</operation>

<operation id="659" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:647 %mul_ln37_14 = mul i16 %zext_ln37_28, i16 %zext_ln33_14

]]></Node>
<StgValue><ssdm name="mul_ln37_14"/></StgValue>
</operation>

<operation id="660" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:654 %zext_ln37_32 = zext i8 %B_load_16

]]></Node>
<StgValue><ssdm name="zext_ln37_32"/></StgValue>
</operation>

<operation id="661" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:655 %mul_ln37_16 = mul i16 %zext_ln37_32, i16 %zext_ln33_16

]]></Node>
<StgValue><ssdm name="mul_ln37_16"/></StgValue>
</operation>

<operation id="662" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:673 %B_load_21 = load i12 %B_addr_21

]]></Node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>

<operation id="663" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:681 %B_load_23 = load i12 %B_addr_23

]]></Node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>

<operation id="664" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:689 %B_load_25 = load i12 %B_addr_25

]]></Node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>

<operation id="665" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:697 %B_load_27 = load i12 %B_addr_27

]]></Node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>

<operation id="666" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:854 %zext_ln37_132 = zext i17 %add_ln37_6

]]></Node>
<StgValue><ssdm name="zext_ln37_132"/></StgValue>
</operation>

<operation id="667" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:855 %add_ln37_7 = add i17 %zext_ln37_19, i17 %zext_ln37_21

]]></Node>
<StgValue><ssdm name="add_ln37_7"/></StgValue>
</operation>

<operation id="668" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:856 %zext_ln37_133 = zext i17 %add_ln37_7

]]></Node>
<StgValue><ssdm name="zext_ln37_133"/></StgValue>
</operation>

<operation id="669" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:857 %add_ln37_8 = add i18 %zext_ln37_133, i18 %zext_ln37_132

]]></Node>
<StgValue><ssdm name="add_ln37_8"/></StgValue>
</operation>

<operation id="670" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:859 %add_ln37_9 = add i17 %zext_ln37_23, i17 %zext_ln37_25

]]></Node>
<StgValue><ssdm name="add_ln37_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="671" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:94 %zext_ln33_13 = zext i8 %A_load_13

]]></Node>
<StgValue><ssdm name="zext_ln33_13"/></StgValue>
</operation>

<operation id="672" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:124 %zext_ln33_18 = zext i8 %A_load_18

]]></Node>
<StgValue><ssdm name="zext_ln33_18"/></StgValue>
</operation>

<operation id="673" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:165 %A_load_25 = load i12 %A_addr_25

]]></Node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="674" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:177 %A_load_27 = load i12 %A_addr_27

]]></Node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="675" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:185 %select_ln33_94 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_94"/></StgValue>
</operation>

<operation id="676" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:186 %or_ln33_29 = or i12 %select_ln33_94, i12 30

]]></Node>
<StgValue><ssdm name="or_ln33_29"/></StgValue>
</operation>

<operation id="677" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:187 %zext_ln37_217 = zext i12 %or_ln33_29

]]></Node>
<StgValue><ssdm name="zext_ln37_217"/></StgValue>
</operation>

<operation id="678" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:188 %A_addr_29 = getelementptr i8 %A, i64 0, i64 %zext_ln37_217

]]></Node>
<StgValue><ssdm name="A_addr_29"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:189 %A_load_29 = load i12 %A_addr_29

]]></Node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="680" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:197 %select_ln33_96 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_96"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:198 %or_ln33_31 = or i12 %select_ln33_96, i12 32

]]></Node>
<StgValue><ssdm name="or_ln33_31"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:199 %zext_ln37_219 = zext i12 %or_ln33_31

]]></Node>
<StgValue><ssdm name="zext_ln37_219"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:200 %A_addr_31 = getelementptr i8 %A, i64 0, i64 %zext_ln37_219

]]></Node>
<StgValue><ssdm name="A_addr_31"/></StgValue>
</operation>

<operation id="684" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:201 %A_load_31 = load i12 %A_addr_31

]]></Node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="685" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="11" op_0_bw="8">
<![CDATA[
for.inc27:482 %sext_ln37_10 = sext i8 %tmp_129_cast

]]></Node>
<StgValue><ssdm name="sext_ln37_10"/></StgValue>
</operation>

<operation id="686" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="11">
<![CDATA[
for.inc27:483 %zext_ln37_285 = zext i11 %sext_ln37_10

]]></Node>
<StgValue><ssdm name="zext_ln37_285"/></StgValue>
</operation>

<operation id="687" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:484 %B_addr_29 = getelementptr i8 %B, i64 0, i64 %zext_ln37_285

]]></Node>
<StgValue><ssdm name="B_addr_29"/></StgValue>
</operation>

<operation id="688" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
for.inc27:488 %tmp_144_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 16, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_144_cast"/></StgValue>
</operation>

<operation id="689" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:489 %zext_ln37_287 = zext i12 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_287"/></StgValue>
</operation>

<operation id="690" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:490 %B_addr_31 = getelementptr i8 %B, i64 0, i64 %zext_ln37_287

]]></Node>
<StgValue><ssdm name="B_addr_31"/></StgValue>
</operation>

<operation id="691" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:642 %zext_ln37_26 = zext i8 %B_load_13

]]></Node>
<StgValue><ssdm name="zext_ln37_26"/></StgValue>
</operation>

<operation id="692" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:643 %mul_ln37_13 = mul i16 %zext_ln37_26, i16 %zext_ln33_13

]]></Node>
<StgValue><ssdm name="mul_ln37_13"/></StgValue>
</operation>

<operation id="693" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:644 %zext_ln37_27 = zext i16 %mul_ln37_13

]]></Node>
<StgValue><ssdm name="zext_ln37_27"/></StgValue>
</operation>

<operation id="694" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:647 %mul_ln37_14 = mul i16 %zext_ln37_28, i16 %zext_ln33_14

]]></Node>
<StgValue><ssdm name="mul_ln37_14"/></StgValue>
</operation>

<operation id="695" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:648 %zext_ln37_29 = zext i16 %mul_ln37_14

]]></Node>
<StgValue><ssdm name="zext_ln37_29"/></StgValue>
</operation>

<operation id="696" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:655 %mul_ln37_16 = mul i16 %zext_ln37_32, i16 %zext_ln33_16

]]></Node>
<StgValue><ssdm name="mul_ln37_16"/></StgValue>
</operation>

<operation id="697" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:662 %zext_ln37_36 = zext i8 %B_load_18

]]></Node>
<StgValue><ssdm name="zext_ln37_36"/></StgValue>
</operation>

<operation id="698" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:663 %mul_ln37_18 = mul i16 %zext_ln37_36, i16 %zext_ln33_18

]]></Node>
<StgValue><ssdm name="mul_ln37_18"/></StgValue>
</operation>

<operation id="699" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:689 %B_load_25 = load i12 %B_addr_25

]]></Node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>

<operation id="700" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:697 %B_load_27 = load i12 %B_addr_27

]]></Node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>

<operation id="701" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:705 %B_load_29 = load i12 %B_addr_29

]]></Node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>

<operation id="702" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:713 %B_load_31 = load i12 %B_addr_31

]]></Node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>

<operation id="703" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:859 %add_ln37_9 = add i17 %zext_ln37_23, i17 %zext_ln37_25

]]></Node>
<StgValue><ssdm name="add_ln37_9"/></StgValue>
</operation>

<operation id="704" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:861 %add_ln37_10 = add i17 %zext_ln37_27, i17 %zext_ln37_29

]]></Node>
<StgValue><ssdm name="add_ln37_10"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="705" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:106 %zext_ln33_15 = zext i8 %A_load_15

]]></Node>
<StgValue><ssdm name="zext_ln33_15"/></StgValue>
</operation>

<operation id="706" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:136 %zext_ln33_20 = zext i8 %A_load_20

]]></Node>
<StgValue><ssdm name="zext_ln33_20"/></StgValue>
</operation>

<operation id="707" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:189 %A_load_29 = load i12 %A_addr_29

]]></Node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="708" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:201 %A_load_31 = load i12 %A_addr_31

]]></Node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="709" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:209 %select_ln33_98 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_98"/></StgValue>
</operation>

<operation id="710" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:210 %or_ln33_33 = or i12 %select_ln33_98, i12 34

]]></Node>
<StgValue><ssdm name="or_ln33_33"/></StgValue>
</operation>

<operation id="711" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:211 %zext_ln37_221 = zext i12 %or_ln33_33

]]></Node>
<StgValue><ssdm name="zext_ln37_221"/></StgValue>
</operation>

<operation id="712" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:212 %A_addr_33 = getelementptr i8 %A, i64 0, i64 %zext_ln37_221

]]></Node>
<StgValue><ssdm name="A_addr_33"/></StgValue>
</operation>

<operation id="713" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:213 %A_load_33 = load i12 %A_addr_33

]]></Node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>

<operation id="714" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:221 %select_ln33_100 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_100"/></StgValue>
</operation>

<operation id="715" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:222 %or_ln33_35 = or i12 %select_ln33_100, i12 36

]]></Node>
<StgValue><ssdm name="or_ln33_35"/></StgValue>
</operation>

<operation id="716" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:223 %zext_ln37_223 = zext i12 %or_ln33_35

]]></Node>
<StgValue><ssdm name="zext_ln37_223"/></StgValue>
</operation>

<operation id="717" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:224 %A_addr_35 = getelementptr i8 %A, i64 0, i64 %zext_ln37_223

]]></Node>
<StgValue><ssdm name="A_addr_35"/></StgValue>
</operation>

<operation id="718" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:225 %A_load_35 = load i12 %A_addr_35

]]></Node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>

<operation id="719" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
for.inc27:494 %tmp_145_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 17, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_145_cast"/></StgValue>
</operation>

<operation id="720" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:495 %zext_ln37_289 = zext i12 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_289"/></StgValue>
</operation>

<operation id="721" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:496 %B_addr_33 = getelementptr i8 %B, i64 0, i64 %zext_ln37_289

]]></Node>
<StgValue><ssdm name="B_addr_33"/></StgValue>
</operation>

<operation id="722" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
for.inc27:500 %tmp_146_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 18, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_146_cast"/></StgValue>
</operation>

<operation id="723" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:501 %zext_ln37_291 = zext i12 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_291"/></StgValue>
</operation>

<operation id="724" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:502 %B_addr_35 = getelementptr i8 %B, i64 0, i64 %zext_ln37_291

]]></Node>
<StgValue><ssdm name="B_addr_35"/></StgValue>
</operation>

<operation id="725" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:650 %zext_ln37_30 = zext i8 %B_load_15

]]></Node>
<StgValue><ssdm name="zext_ln37_30"/></StgValue>
</operation>

<operation id="726" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:651 %mul_ln37_15 = mul i16 %zext_ln37_30, i16 %zext_ln33_15

]]></Node>
<StgValue><ssdm name="mul_ln37_15"/></StgValue>
</operation>

<operation id="727" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:652 %zext_ln37_31 = zext i16 %mul_ln37_15

]]></Node>
<StgValue><ssdm name="zext_ln37_31"/></StgValue>
</operation>

<operation id="728" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:655 %mul_ln37_16 = mul i16 %zext_ln37_32, i16 %zext_ln33_16

]]></Node>
<StgValue><ssdm name="mul_ln37_16"/></StgValue>
</operation>

<operation id="729" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:656 %zext_ln37_33 = zext i16 %mul_ln37_16

]]></Node>
<StgValue><ssdm name="zext_ln37_33"/></StgValue>
</operation>

<operation id="730" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:663 %mul_ln37_18 = mul i16 %zext_ln37_36, i16 %zext_ln33_18

]]></Node>
<StgValue><ssdm name="mul_ln37_18"/></StgValue>
</operation>

<operation id="731" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:670 %zext_ln37_40 = zext i8 %B_load_20

]]></Node>
<StgValue><ssdm name="zext_ln37_40"/></StgValue>
</operation>

<operation id="732" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:671 %mul_ln37_20 = mul i16 %zext_ln37_40, i16 %zext_ln33_20

]]></Node>
<StgValue><ssdm name="mul_ln37_20"/></StgValue>
</operation>

<operation id="733" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:705 %B_load_29 = load i12 %B_addr_29

]]></Node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>

<operation id="734" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:713 %B_load_31 = load i12 %B_addr_31

]]></Node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>

<operation id="735" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:721 %B_load_33 = load i12 %B_addr_33

]]></Node>
<StgValue><ssdm name="B_load_33"/></StgValue>
</operation>

<operation id="736" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:729 %B_load_35 = load i12 %B_addr_35

]]></Node>
<StgValue><ssdm name="B_load_35"/></StgValue>
</operation>

<operation id="737" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:858 %zext_ln37_134 = zext i18 %add_ln37_8

]]></Node>
<StgValue><ssdm name="zext_ln37_134"/></StgValue>
</operation>

<operation id="738" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:860 %zext_ln37_135 = zext i17 %add_ln37_9

]]></Node>
<StgValue><ssdm name="zext_ln37_135"/></StgValue>
</operation>

<operation id="739" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:861 %add_ln37_10 = add i17 %zext_ln37_27, i17 %zext_ln37_29

]]></Node>
<StgValue><ssdm name="add_ln37_10"/></StgValue>
</operation>

<operation id="740" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:862 %zext_ln37_136 = zext i17 %add_ln37_10

]]></Node>
<StgValue><ssdm name="zext_ln37_136"/></StgValue>
</operation>

<operation id="741" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:863 %add_ln37_11 = add i18 %zext_ln37_136, i18 %zext_ln37_135

]]></Node>
<StgValue><ssdm name="add_ln37_11"/></StgValue>
</operation>

<operation id="742" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:864 %zext_ln37_137 = zext i18 %add_ln37_11

]]></Node>
<StgValue><ssdm name="zext_ln37_137"/></StgValue>
</operation>

<operation id="743" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc27:865 %add_ln37_12 = add i19 %zext_ln37_137, i19 %zext_ln37_134

]]></Node>
<StgValue><ssdm name="add_ln37_12"/></StgValue>
</operation>

<operation id="744" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:869 %add_ln37_14 = add i17 %zext_ln37_31, i17 %zext_ln37_33

]]></Node>
<StgValue><ssdm name="add_ln37_14"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="745" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:118 %zext_ln33_17 = zext i8 %A_load_17

]]></Node>
<StgValue><ssdm name="zext_ln33_17"/></StgValue>
</operation>

<operation id="746" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:148 %zext_ln33_22 = zext i8 %A_load_22

]]></Node>
<StgValue><ssdm name="zext_ln33_22"/></StgValue>
</operation>

<operation id="747" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:213 %A_load_33 = load i12 %A_addr_33

]]></Node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>

<operation id="748" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:225 %A_load_35 = load i12 %A_addr_35

]]></Node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>

<operation id="749" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:233 %select_ln33_102 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_102"/></StgValue>
</operation>

<operation id="750" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:234 %or_ln33_37 = or i12 %select_ln33_102, i12 38

]]></Node>
<StgValue><ssdm name="or_ln33_37"/></StgValue>
</operation>

<operation id="751" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:235 %zext_ln37_225 = zext i12 %or_ln33_37

]]></Node>
<StgValue><ssdm name="zext_ln37_225"/></StgValue>
</operation>

<operation id="752" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:236 %A_addr_37 = getelementptr i8 %A, i64 0, i64 %zext_ln37_225

]]></Node>
<StgValue><ssdm name="A_addr_37"/></StgValue>
</operation>

<operation id="753" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:237 %A_load_37 = load i12 %A_addr_37

]]></Node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>

<operation id="754" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:245 %select_ln33_104 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_104"/></StgValue>
</operation>

<operation id="755" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:246 %or_ln33_39 = or i12 %select_ln33_104, i12 40

]]></Node>
<StgValue><ssdm name="or_ln33_39"/></StgValue>
</operation>

<operation id="756" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:247 %zext_ln37_227 = zext i12 %or_ln33_39

]]></Node>
<StgValue><ssdm name="zext_ln37_227"/></StgValue>
</operation>

<operation id="757" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:248 %A_addr_39 = getelementptr i8 %A, i64 0, i64 %zext_ln37_227

]]></Node>
<StgValue><ssdm name="A_addr_39"/></StgValue>
</operation>

<operation id="758" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:249 %A_load_39 = load i12 %A_addr_39

]]></Node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>

<operation id="759" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
for.inc27:506 %tmp_147_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 19, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_147_cast"/></StgValue>
</operation>

<operation id="760" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:507 %zext_ln37_293 = zext i12 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_293"/></StgValue>
</operation>

<operation id="761" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:508 %B_addr_37 = getelementptr i8 %B, i64 0, i64 %zext_ln37_293

]]></Node>
<StgValue><ssdm name="B_addr_37"/></StgValue>
</operation>

<operation id="762" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
for.inc27:512 %tmp_148_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 20, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_148_cast"/></StgValue>
</operation>

<operation id="763" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:513 %zext_ln37_295 = zext i12 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_295"/></StgValue>
</operation>

<operation id="764" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:514 %B_addr_39 = getelementptr i8 %B, i64 0, i64 %zext_ln37_295

]]></Node>
<StgValue><ssdm name="B_addr_39"/></StgValue>
</operation>

<operation id="765" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:658 %zext_ln37_34 = zext i8 %B_load_17

]]></Node>
<StgValue><ssdm name="zext_ln37_34"/></StgValue>
</operation>

<operation id="766" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:659 %mul_ln37_17 = mul i16 %zext_ln37_34, i16 %zext_ln33_17

]]></Node>
<StgValue><ssdm name="mul_ln37_17"/></StgValue>
</operation>

<operation id="767" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:660 %zext_ln37_35 = zext i16 %mul_ln37_17

]]></Node>
<StgValue><ssdm name="zext_ln37_35"/></StgValue>
</operation>

<operation id="768" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:663 %mul_ln37_18 = mul i16 %zext_ln37_36, i16 %zext_ln33_18

]]></Node>
<StgValue><ssdm name="mul_ln37_18"/></StgValue>
</operation>

<operation id="769" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:664 %zext_ln37_37 = zext i16 %mul_ln37_18

]]></Node>
<StgValue><ssdm name="zext_ln37_37"/></StgValue>
</operation>

<operation id="770" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:671 %mul_ln37_20 = mul i16 %zext_ln37_40, i16 %zext_ln33_20

]]></Node>
<StgValue><ssdm name="mul_ln37_20"/></StgValue>
</operation>

<operation id="771" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:678 %zext_ln37_44 = zext i8 %B_load_22

]]></Node>
<StgValue><ssdm name="zext_ln37_44"/></StgValue>
</operation>

<operation id="772" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:679 %mul_ln37_22 = mul i16 %zext_ln37_44, i16 %zext_ln33_22

]]></Node>
<StgValue><ssdm name="mul_ln37_22"/></StgValue>
</operation>

<operation id="773" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:721 %B_load_33 = load i12 %B_addr_33

]]></Node>
<StgValue><ssdm name="B_load_33"/></StgValue>
</operation>

<operation id="774" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:729 %B_load_35 = load i12 %B_addr_35

]]></Node>
<StgValue><ssdm name="B_load_35"/></StgValue>
</operation>

<operation id="775" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:737 %B_load_37 = load i12 %B_addr_37

]]></Node>
<StgValue><ssdm name="B_load_37"/></StgValue>
</operation>

<operation id="776" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:745 %B_load_39 = load i12 %B_addr_39

]]></Node>
<StgValue><ssdm name="B_load_39"/></StgValue>
</operation>

<operation id="777" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:869 %add_ln37_14 = add i17 %zext_ln37_31, i17 %zext_ln37_33

]]></Node>
<StgValue><ssdm name="add_ln37_14"/></StgValue>
</operation>

<operation id="778" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:871 %add_ln37_15 = add i17 %zext_ln37_35, i17 %zext_ln37_37

]]></Node>
<StgValue><ssdm name="add_ln37_15"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="779" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:130 %zext_ln33_19 = zext i8 %A_load_19

]]></Node>
<StgValue><ssdm name="zext_ln33_19"/></StgValue>
</operation>

<operation id="780" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:160 %zext_ln33_24 = zext i8 %A_load_24

]]></Node>
<StgValue><ssdm name="zext_ln33_24"/></StgValue>
</operation>

<operation id="781" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:237 %A_load_37 = load i12 %A_addr_37

]]></Node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>

<operation id="782" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:249 %A_load_39 = load i12 %A_addr_39

]]></Node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>

<operation id="783" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:257 %select_ln33_106 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_106"/></StgValue>
</operation>

<operation id="784" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:258 %or_ln33_41 = or i12 %select_ln33_106, i12 42

]]></Node>
<StgValue><ssdm name="or_ln33_41"/></StgValue>
</operation>

<operation id="785" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:259 %zext_ln37_229 = zext i12 %or_ln33_41

]]></Node>
<StgValue><ssdm name="zext_ln37_229"/></StgValue>
</operation>

<operation id="786" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:260 %A_addr_41 = getelementptr i8 %A, i64 0, i64 %zext_ln37_229

]]></Node>
<StgValue><ssdm name="A_addr_41"/></StgValue>
</operation>

<operation id="787" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:261 %A_load_41 = load i12 %A_addr_41

]]></Node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>

<operation id="788" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:269 %select_ln33_108 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_108"/></StgValue>
</operation>

<operation id="789" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:270 %or_ln33_43 = or i12 %select_ln33_108, i12 44

]]></Node>
<StgValue><ssdm name="or_ln33_43"/></StgValue>
</operation>

<operation id="790" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:271 %zext_ln37_231 = zext i12 %or_ln33_43

]]></Node>
<StgValue><ssdm name="zext_ln37_231"/></StgValue>
</operation>

<operation id="791" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:272 %A_addr_43 = getelementptr i8 %A, i64 0, i64 %zext_ln37_231

]]></Node>
<StgValue><ssdm name="A_addr_43"/></StgValue>
</operation>

<operation id="792" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:273 %A_load_43 = load i12 %A_addr_43

]]></Node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>

<operation id="793" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
for.inc27:518 %tmp_149_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 21, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_149_cast"/></StgValue>
</operation>

<operation id="794" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:519 %zext_ln37_297 = zext i12 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_297"/></StgValue>
</operation>

<operation id="795" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:520 %B_addr_41 = getelementptr i8 %B, i64 0, i64 %zext_ln37_297

]]></Node>
<StgValue><ssdm name="B_addr_41"/></StgValue>
</operation>

<operation id="796" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
for.inc27:524 %tmp_150_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 22, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_150_cast"/></StgValue>
</operation>

<operation id="797" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:525 %zext_ln37_299 = zext i12 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_299"/></StgValue>
</operation>

<operation id="798" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:526 %B_addr_43 = getelementptr i8 %B, i64 0, i64 %zext_ln37_299

]]></Node>
<StgValue><ssdm name="B_addr_43"/></StgValue>
</operation>

<operation id="799" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:666 %zext_ln37_38 = zext i8 %B_load_19

]]></Node>
<StgValue><ssdm name="zext_ln37_38"/></StgValue>
</operation>

<operation id="800" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:667 %mul_ln37_19 = mul i16 %zext_ln37_38, i16 %zext_ln33_19

]]></Node>
<StgValue><ssdm name="mul_ln37_19"/></StgValue>
</operation>

<operation id="801" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:668 %zext_ln37_39 = zext i16 %mul_ln37_19

]]></Node>
<StgValue><ssdm name="zext_ln37_39"/></StgValue>
</operation>

<operation id="802" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:671 %mul_ln37_20 = mul i16 %zext_ln37_40, i16 %zext_ln33_20

]]></Node>
<StgValue><ssdm name="mul_ln37_20"/></StgValue>
</operation>

<operation id="803" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:672 %zext_ln37_41 = zext i16 %mul_ln37_20

]]></Node>
<StgValue><ssdm name="zext_ln37_41"/></StgValue>
</operation>

<operation id="804" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:679 %mul_ln37_22 = mul i16 %zext_ln37_44, i16 %zext_ln33_22

]]></Node>
<StgValue><ssdm name="mul_ln37_22"/></StgValue>
</operation>

<operation id="805" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:686 %zext_ln37_48 = zext i8 %B_load_24

]]></Node>
<StgValue><ssdm name="zext_ln37_48"/></StgValue>
</operation>

<operation id="806" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:687 %mul_ln37_24 = mul i16 %zext_ln37_48, i16 %zext_ln33_24

]]></Node>
<StgValue><ssdm name="mul_ln37_24"/></StgValue>
</operation>

<operation id="807" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:737 %B_load_37 = load i12 %B_addr_37

]]></Node>
<StgValue><ssdm name="B_load_37"/></StgValue>
</operation>

<operation id="808" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:745 %B_load_39 = load i12 %B_addr_39

]]></Node>
<StgValue><ssdm name="B_load_39"/></StgValue>
</operation>

<operation id="809" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:753 %B_load_41 = load i12 %B_addr_41

]]></Node>
<StgValue><ssdm name="B_load_41"/></StgValue>
</operation>

<operation id="810" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:761 %B_load_43 = load i12 %B_addr_43

]]></Node>
<StgValue><ssdm name="B_load_43"/></StgValue>
</operation>

<operation id="811" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:870 %zext_ln37_140 = zext i17 %add_ln37_14

]]></Node>
<StgValue><ssdm name="zext_ln37_140"/></StgValue>
</operation>

<operation id="812" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:871 %add_ln37_15 = add i17 %zext_ln37_35, i17 %zext_ln37_37

]]></Node>
<StgValue><ssdm name="add_ln37_15"/></StgValue>
</operation>

<operation id="813" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:872 %zext_ln37_141 = zext i17 %add_ln37_15

]]></Node>
<StgValue><ssdm name="zext_ln37_141"/></StgValue>
</operation>

<operation id="814" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:873 %add_ln37_16 = add i18 %zext_ln37_141, i18 %zext_ln37_140

]]></Node>
<StgValue><ssdm name="add_ln37_16"/></StgValue>
</operation>

<operation id="815" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:875 %add_ln37_17 = add i17 %zext_ln37_39, i17 %zext_ln37_41

]]></Node>
<StgValue><ssdm name="add_ln37_17"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="816" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:142 %zext_ln33_21 = zext i8 %A_load_21

]]></Node>
<StgValue><ssdm name="zext_ln33_21"/></StgValue>
</operation>

<operation id="817" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:172 %zext_ln33_26 = zext i8 %A_load_26

]]></Node>
<StgValue><ssdm name="zext_ln33_26"/></StgValue>
</operation>

<operation id="818" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:261 %A_load_41 = load i12 %A_addr_41

]]></Node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>

<operation id="819" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:273 %A_load_43 = load i12 %A_addr_43

]]></Node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>

<operation id="820" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:281 %select_ln33_110 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_110"/></StgValue>
</operation>

<operation id="821" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:282 %or_ln33_45 = or i12 %select_ln33_110, i12 46

]]></Node>
<StgValue><ssdm name="or_ln33_45"/></StgValue>
</operation>

<operation id="822" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:283 %zext_ln37_233 = zext i12 %or_ln33_45

]]></Node>
<StgValue><ssdm name="zext_ln37_233"/></StgValue>
</operation>

<operation id="823" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:284 %A_addr_45 = getelementptr i8 %A, i64 0, i64 %zext_ln37_233

]]></Node>
<StgValue><ssdm name="A_addr_45"/></StgValue>
</operation>

<operation id="824" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:285 %A_load_45 = load i12 %A_addr_45

]]></Node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>

<operation id="825" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:293 %select_ln33_112 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_112"/></StgValue>
</operation>

<operation id="826" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:294 %or_ln33_47 = or i12 %select_ln33_112, i12 48

]]></Node>
<StgValue><ssdm name="or_ln33_47"/></StgValue>
</operation>

<operation id="827" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:295 %zext_ln37_235 = zext i12 %or_ln33_47

]]></Node>
<StgValue><ssdm name="zext_ln37_235"/></StgValue>
</operation>

<operation id="828" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:296 %A_addr_47 = getelementptr i8 %A, i64 0, i64 %zext_ln37_235

]]></Node>
<StgValue><ssdm name="A_addr_47"/></StgValue>
</operation>

<operation id="829" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:297 %A_load_47 = load i12 %A_addr_47

]]></Node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>

<operation id="830" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
for.inc27:530 %tmp_151_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 23, i7 %select_ln33

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="831" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:531 %zext_ln37_301 = zext i12 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_301"/></StgValue>
</operation>

<operation id="832" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:532 %B_addr_45 = getelementptr i8 %B, i64 0, i64 %zext_ln37_301

]]></Node>
<StgValue><ssdm name="B_addr_45"/></StgValue>
</operation>

<operation id="833" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="11">
<![CDATA[
for.inc27:536 %sext_ln37_11 = sext i11 %tmp_136_cast

]]></Node>
<StgValue><ssdm name="sext_ln37_11"/></StgValue>
</operation>

<operation id="834" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:537 %zext_ln37_303 = zext i12 %sext_ln37_11

]]></Node>
<StgValue><ssdm name="zext_ln37_303"/></StgValue>
</operation>

<operation id="835" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:538 %B_addr_47 = getelementptr i8 %B, i64 0, i64 %zext_ln37_303

]]></Node>
<StgValue><ssdm name="B_addr_47"/></StgValue>
</operation>

<operation id="836" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:674 %zext_ln37_42 = zext i8 %B_load_21

]]></Node>
<StgValue><ssdm name="zext_ln37_42"/></StgValue>
</operation>

<operation id="837" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:675 %mul_ln37_21 = mul i16 %zext_ln37_42, i16 %zext_ln33_21

]]></Node>
<StgValue><ssdm name="mul_ln37_21"/></StgValue>
</operation>

<operation id="838" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:676 %zext_ln37_43 = zext i16 %mul_ln37_21

]]></Node>
<StgValue><ssdm name="zext_ln37_43"/></StgValue>
</operation>

<operation id="839" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:679 %mul_ln37_22 = mul i16 %zext_ln37_44, i16 %zext_ln33_22

]]></Node>
<StgValue><ssdm name="mul_ln37_22"/></StgValue>
</operation>

<operation id="840" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:680 %zext_ln37_45 = zext i16 %mul_ln37_22

]]></Node>
<StgValue><ssdm name="zext_ln37_45"/></StgValue>
</operation>

<operation id="841" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:687 %mul_ln37_24 = mul i16 %zext_ln37_48, i16 %zext_ln33_24

]]></Node>
<StgValue><ssdm name="mul_ln37_24"/></StgValue>
</operation>

<operation id="842" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:694 %zext_ln37_52 = zext i8 %B_load_26

]]></Node>
<StgValue><ssdm name="zext_ln37_52"/></StgValue>
</operation>

<operation id="843" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:695 %mul_ln37_26 = mul i16 %zext_ln37_52, i16 %zext_ln33_26

]]></Node>
<StgValue><ssdm name="mul_ln37_26"/></StgValue>
</operation>

<operation id="844" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:753 %B_load_41 = load i12 %B_addr_41

]]></Node>
<StgValue><ssdm name="B_load_41"/></StgValue>
</operation>

<operation id="845" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:761 %B_load_43 = load i12 %B_addr_43

]]></Node>
<StgValue><ssdm name="B_load_43"/></StgValue>
</operation>

<operation id="846" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:769 %B_load_45 = load i12 %B_addr_45

]]></Node>
<StgValue><ssdm name="B_load_45"/></StgValue>
</operation>

<operation id="847" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:777 %B_load_47 = load i12 %B_addr_47

]]></Node>
<StgValue><ssdm name="B_load_47"/></StgValue>
</operation>

<operation id="848" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:875 %add_ln37_17 = add i17 %zext_ln37_39, i17 %zext_ln37_41

]]></Node>
<StgValue><ssdm name="add_ln37_17"/></StgValue>
</operation>

<operation id="849" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:877 %add_ln37_18 = add i17 %zext_ln37_43, i17 %zext_ln37_45

]]></Node>
<StgValue><ssdm name="add_ln37_18"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="850" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:154 %zext_ln33_23 = zext i8 %A_load_23

]]></Node>
<StgValue><ssdm name="zext_ln33_23"/></StgValue>
</operation>

<operation id="851" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:184 %zext_ln33_28 = zext i8 %A_load_28

]]></Node>
<StgValue><ssdm name="zext_ln33_28"/></StgValue>
</operation>

<operation id="852" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:285 %A_load_45 = load i12 %A_addr_45

]]></Node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>

<operation id="853" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:297 %A_load_47 = load i12 %A_addr_47

]]></Node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>

<operation id="854" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:305 %select_ln33_114 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_114"/></StgValue>
</operation>

<operation id="855" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:306 %or_ln33_49 = or i12 %select_ln33_114, i12 50

]]></Node>
<StgValue><ssdm name="or_ln33_49"/></StgValue>
</operation>

<operation id="856" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:307 %zext_ln37_237 = zext i12 %or_ln33_49

]]></Node>
<StgValue><ssdm name="zext_ln37_237"/></StgValue>
</operation>

<operation id="857" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:308 %A_addr_49 = getelementptr i8 %A, i64 0, i64 %zext_ln37_237

]]></Node>
<StgValue><ssdm name="A_addr_49"/></StgValue>
</operation>

<operation id="858" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:309 %A_load_49 = load i12 %A_addr_49

]]></Node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>

<operation id="859" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:317 %select_ln33_116 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_116"/></StgValue>
</operation>

<operation id="860" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:318 %or_ln33_51 = or i12 %select_ln33_116, i12 52

]]></Node>
<StgValue><ssdm name="or_ln33_51"/></StgValue>
</operation>

<operation id="861" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:319 %zext_ln37_239 = zext i12 %or_ln33_51

]]></Node>
<StgValue><ssdm name="zext_ln37_239"/></StgValue>
</operation>

<operation id="862" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:320 %A_addr_51 = getelementptr i8 %A, i64 0, i64 %zext_ln37_239

]]></Node>
<StgValue><ssdm name="A_addr_51"/></StgValue>
</operation>

<operation id="863" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:321 %A_load_51 = load i12 %A_addr_51

]]></Node>
<StgValue><ssdm name="A_load_51"/></StgValue>
</operation>

<operation id="864" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="11">
<![CDATA[
for.inc27:542 %sext_ln37_13 = sext i11 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="sext_ln37_13"/></StgValue>
</operation>

<operation id="865" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:543 %zext_ln37_305 = zext i12 %sext_ln37_13

]]></Node>
<StgValue><ssdm name="zext_ln37_305"/></StgValue>
</operation>

<operation id="866" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:544 %B_addr_49 = getelementptr i8 %B, i64 0, i64 %zext_ln37_305

]]></Node>
<StgValue><ssdm name="B_addr_49"/></StgValue>
</operation>

<operation id="867" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="12" op_0_bw="11">
<![CDATA[
for.inc27:548 %sext_ln37_15 = sext i11 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="sext_ln37_15"/></StgValue>
</operation>

<operation id="868" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:549 %zext_ln37_307 = zext i12 %sext_ln37_15

]]></Node>
<StgValue><ssdm name="zext_ln37_307"/></StgValue>
</operation>

<operation id="869" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:550 %B_addr_51 = getelementptr i8 %B, i64 0, i64 %zext_ln37_307

]]></Node>
<StgValue><ssdm name="B_addr_51"/></StgValue>
</operation>

<operation id="870" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:682 %zext_ln37_46 = zext i8 %B_load_23

]]></Node>
<StgValue><ssdm name="zext_ln37_46"/></StgValue>
</operation>

<operation id="871" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:683 %mul_ln37_23 = mul i16 %zext_ln37_46, i16 %zext_ln33_23

]]></Node>
<StgValue><ssdm name="mul_ln37_23"/></StgValue>
</operation>

<operation id="872" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:684 %zext_ln37_47 = zext i16 %mul_ln37_23

]]></Node>
<StgValue><ssdm name="zext_ln37_47"/></StgValue>
</operation>

<operation id="873" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:687 %mul_ln37_24 = mul i16 %zext_ln37_48, i16 %zext_ln33_24

]]></Node>
<StgValue><ssdm name="mul_ln37_24"/></StgValue>
</operation>

<operation id="874" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:688 %zext_ln37_49 = zext i16 %mul_ln37_24

]]></Node>
<StgValue><ssdm name="zext_ln37_49"/></StgValue>
</operation>

<operation id="875" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:695 %mul_ln37_26 = mul i16 %zext_ln37_52, i16 %zext_ln33_26

]]></Node>
<StgValue><ssdm name="mul_ln37_26"/></StgValue>
</operation>

<operation id="876" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:702 %zext_ln37_56 = zext i8 %B_load_28

]]></Node>
<StgValue><ssdm name="zext_ln37_56"/></StgValue>
</operation>

<operation id="877" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:703 %mul_ln37_28 = mul i16 %zext_ln37_56, i16 %zext_ln33_28

]]></Node>
<StgValue><ssdm name="mul_ln37_28"/></StgValue>
</operation>

<operation id="878" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:769 %B_load_45 = load i12 %B_addr_45

]]></Node>
<StgValue><ssdm name="B_load_45"/></StgValue>
</operation>

<operation id="879" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:777 %B_load_47 = load i12 %B_addr_47

]]></Node>
<StgValue><ssdm name="B_load_47"/></StgValue>
</operation>

<operation id="880" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:785 %B_load_49 = load i12 %B_addr_49

]]></Node>
<StgValue><ssdm name="B_load_49"/></StgValue>
</operation>

<operation id="881" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:793 %B_load_51 = load i12 %B_addr_51

]]></Node>
<StgValue><ssdm name="B_load_51"/></StgValue>
</operation>

<operation id="882" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:874 %zext_ln37_142 = zext i18 %add_ln37_16

]]></Node>
<StgValue><ssdm name="zext_ln37_142"/></StgValue>
</operation>

<operation id="883" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:876 %zext_ln37_143 = zext i17 %add_ln37_17

]]></Node>
<StgValue><ssdm name="zext_ln37_143"/></StgValue>
</operation>

<operation id="884" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:877 %add_ln37_18 = add i17 %zext_ln37_43, i17 %zext_ln37_45

]]></Node>
<StgValue><ssdm name="add_ln37_18"/></StgValue>
</operation>

<operation id="885" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:878 %zext_ln37_144 = zext i17 %add_ln37_18

]]></Node>
<StgValue><ssdm name="zext_ln37_144"/></StgValue>
</operation>

<operation id="886" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:879 %add_ln37_19 = add i18 %zext_ln37_144, i18 %zext_ln37_143

]]></Node>
<StgValue><ssdm name="add_ln37_19"/></StgValue>
</operation>

<operation id="887" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:880 %zext_ln37_145 = zext i18 %add_ln37_19

]]></Node>
<StgValue><ssdm name="zext_ln37_145"/></StgValue>
</operation>

<operation id="888" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc27:881 %add_ln37_20 = add i19 %zext_ln37_145, i19 %zext_ln37_142

]]></Node>
<StgValue><ssdm name="add_ln37_20"/></StgValue>
</operation>

<operation id="889" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:883 %add_ln37_21 = add i17 %zext_ln37_47, i17 %zext_ln37_49

]]></Node>
<StgValue><ssdm name="add_ln37_21"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="890" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:166 %zext_ln33_25 = zext i8 %A_load_25

]]></Node>
<StgValue><ssdm name="zext_ln33_25"/></StgValue>
</operation>

<operation id="891" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:196 %zext_ln33_30 = zext i8 %A_load_30

]]></Node>
<StgValue><ssdm name="zext_ln33_30"/></StgValue>
</operation>

<operation id="892" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:309 %A_load_49 = load i12 %A_addr_49

]]></Node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>

<operation id="893" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:321 %A_load_51 = load i12 %A_addr_51

]]></Node>
<StgValue><ssdm name="A_load_51"/></StgValue>
</operation>

<operation id="894" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:329 %select_ln33_118 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_118"/></StgValue>
</operation>

<operation id="895" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:330 %or_ln33_53 = or i12 %select_ln33_118, i12 54

]]></Node>
<StgValue><ssdm name="or_ln33_53"/></StgValue>
</operation>

<operation id="896" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:331 %zext_ln37_241 = zext i12 %or_ln33_53

]]></Node>
<StgValue><ssdm name="zext_ln37_241"/></StgValue>
</operation>

<operation id="897" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:332 %A_addr_53 = getelementptr i8 %A, i64 0, i64 %zext_ln37_241

]]></Node>
<StgValue><ssdm name="A_addr_53"/></StgValue>
</operation>

<operation id="898" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:333 %A_load_53 = load i12 %A_addr_53

]]></Node>
<StgValue><ssdm name="A_load_53"/></StgValue>
</operation>

<operation id="899" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:341 %select_ln33_120 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_120"/></StgValue>
</operation>

<operation id="900" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:342 %or_ln33_55 = or i12 %select_ln33_120, i12 56

]]></Node>
<StgValue><ssdm name="or_ln33_55"/></StgValue>
</operation>

<operation id="901" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:343 %zext_ln37_243 = zext i12 %or_ln33_55

]]></Node>
<StgValue><ssdm name="zext_ln37_243"/></StgValue>
</operation>

<operation id="902" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:344 %A_addr_55 = getelementptr i8 %A, i64 0, i64 %zext_ln37_243

]]></Node>
<StgValue><ssdm name="A_addr_55"/></StgValue>
</operation>

<operation id="903" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:345 %A_load_55 = load i12 %A_addr_55

]]></Node>
<StgValue><ssdm name="A_load_55"/></StgValue>
</operation>

<operation id="904" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="11">
<![CDATA[
for.inc27:554 %sext_ln37_17 = sext i11 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="sext_ln37_17"/></StgValue>
</operation>

<operation id="905" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:555 %zext_ln37_309 = zext i12 %sext_ln37_17

]]></Node>
<StgValue><ssdm name="zext_ln37_309"/></StgValue>
</operation>

<operation id="906" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:556 %B_addr_53 = getelementptr i8 %B, i64 0, i64 %zext_ln37_309

]]></Node>
<StgValue><ssdm name="B_addr_53"/></StgValue>
</operation>

<operation id="907" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="10">
<![CDATA[
for.inc27:560 %sext_ln37_19 = sext i10 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="sext_ln37_19"/></StgValue>
</operation>

<operation id="908" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:561 %zext_ln37_311 = zext i12 %sext_ln37_19

]]></Node>
<StgValue><ssdm name="zext_ln37_311"/></StgValue>
</operation>

<operation id="909" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:562 %B_addr_55 = getelementptr i8 %B, i64 0, i64 %zext_ln37_311

]]></Node>
<StgValue><ssdm name="B_addr_55"/></StgValue>
</operation>

<operation id="910" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:690 %zext_ln37_50 = zext i8 %B_load_25

]]></Node>
<StgValue><ssdm name="zext_ln37_50"/></StgValue>
</operation>

<operation id="911" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:691 %mul_ln37_25 = mul i16 %zext_ln37_50, i16 %zext_ln33_25

]]></Node>
<StgValue><ssdm name="mul_ln37_25"/></StgValue>
</operation>

<operation id="912" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:692 %zext_ln37_51 = zext i16 %mul_ln37_25

]]></Node>
<StgValue><ssdm name="zext_ln37_51"/></StgValue>
</operation>

<operation id="913" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:695 %mul_ln37_26 = mul i16 %zext_ln37_52, i16 %zext_ln33_26

]]></Node>
<StgValue><ssdm name="mul_ln37_26"/></StgValue>
</operation>

<operation id="914" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:696 %zext_ln37_53 = zext i16 %mul_ln37_26

]]></Node>
<StgValue><ssdm name="zext_ln37_53"/></StgValue>
</operation>

<operation id="915" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:703 %mul_ln37_28 = mul i16 %zext_ln37_56, i16 %zext_ln33_28

]]></Node>
<StgValue><ssdm name="mul_ln37_28"/></StgValue>
</operation>

<operation id="916" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:710 %zext_ln37_60 = zext i8 %B_load_30

]]></Node>
<StgValue><ssdm name="zext_ln37_60"/></StgValue>
</operation>

<operation id="917" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:711 %mul_ln37_30 = mul i16 %zext_ln37_60, i16 %zext_ln33_30

]]></Node>
<StgValue><ssdm name="mul_ln37_30"/></StgValue>
</operation>

<operation id="918" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:785 %B_load_49 = load i12 %B_addr_49

]]></Node>
<StgValue><ssdm name="B_load_49"/></StgValue>
</operation>

<operation id="919" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:793 %B_load_51 = load i12 %B_addr_51

]]></Node>
<StgValue><ssdm name="B_load_51"/></StgValue>
</operation>

<operation id="920" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:801 %B_load_53 = load i12 %B_addr_53

]]></Node>
<StgValue><ssdm name="B_load_53"/></StgValue>
</operation>

<operation id="921" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:809 %B_load_55 = load i12 %B_addr_55

]]></Node>
<StgValue><ssdm name="B_load_55"/></StgValue>
</operation>

<operation id="922" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:883 %add_ln37_21 = add i17 %zext_ln37_47, i17 %zext_ln37_49

]]></Node>
<StgValue><ssdm name="add_ln37_21"/></StgValue>
</operation>

<operation id="923" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:885 %add_ln37_22 = add i17 %zext_ln37_51, i17 %zext_ln37_53

]]></Node>
<StgValue><ssdm name="add_ln37_22"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="924" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:17 %select_ln33_66 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_66"/></StgValue>
</operation>

<operation id="925" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:178 %zext_ln33_27 = zext i8 %A_load_27

]]></Node>
<StgValue><ssdm name="zext_ln33_27"/></StgValue>
</operation>

<operation id="926" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:208 %zext_ln33_32 = zext i8 %A_load_32

]]></Node>
<StgValue><ssdm name="zext_ln33_32"/></StgValue>
</operation>

<operation id="927" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:333 %A_load_53 = load i12 %A_addr_53

]]></Node>
<StgValue><ssdm name="A_load_53"/></StgValue>
</operation>

<operation id="928" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:345 %A_load_55 = load i12 %A_addr_55

]]></Node>
<StgValue><ssdm name="A_load_55"/></StgValue>
</operation>

<operation id="929" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:353 %select_ln33_122 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_122"/></StgValue>
</operation>

<operation id="930" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:354 %or_ln33_57 = or i12 %select_ln33_122, i12 58

]]></Node>
<StgValue><ssdm name="or_ln33_57"/></StgValue>
</operation>

<operation id="931" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:355 %zext_ln37_245 = zext i12 %or_ln33_57

]]></Node>
<StgValue><ssdm name="zext_ln37_245"/></StgValue>
</operation>

<operation id="932" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:356 %A_addr_57 = getelementptr i8 %A, i64 0, i64 %zext_ln37_245

]]></Node>
<StgValue><ssdm name="A_addr_57"/></StgValue>
</operation>

<operation id="933" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:357 %A_load_57 = load i12 %A_addr_57

]]></Node>
<StgValue><ssdm name="A_load_57"/></StgValue>
</operation>

<operation id="934" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:365 %select_ln33_124 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_124"/></StgValue>
</operation>

<operation id="935" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:366 %or_ln33_59 = or i12 %select_ln33_124, i12 60

]]></Node>
<StgValue><ssdm name="or_ln33_59"/></StgValue>
</operation>

<operation id="936" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:367 %zext_ln37_247 = zext i12 %or_ln33_59

]]></Node>
<StgValue><ssdm name="zext_ln37_247"/></StgValue>
</operation>

<operation id="937" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:368 %A_addr_59 = getelementptr i8 %A, i64 0, i64 %zext_ln37_247

]]></Node>
<StgValue><ssdm name="A_addr_59"/></StgValue>
</operation>

<operation id="938" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:369 %A_load_59 = load i12 %A_addr_59

]]></Node>
<StgValue><ssdm name="A_load_59"/></StgValue>
</operation>

<operation id="939" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc27:377 %select_ln33_126 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln33_126"/></StgValue>
</operation>

<operation id="940" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="10">
<![CDATA[
for.inc27:566 %sext_ln37_21 = sext i10 %tmp_133_cast

]]></Node>
<StgValue><ssdm name="sext_ln37_21"/></StgValue>
</operation>

<operation id="941" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:567 %zext_ln37_313 = zext i12 %sext_ln37_21

]]></Node>
<StgValue><ssdm name="zext_ln37_313"/></StgValue>
</operation>

<operation id="942" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:568 %B_addr_57 = getelementptr i8 %B, i64 0, i64 %zext_ln37_313

]]></Node>
<StgValue><ssdm name="B_addr_57"/></StgValue>
</operation>

<operation id="943" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="9">
<![CDATA[
for.inc27:572 %sext_ln37_23 = sext i9 %tmp_130_cast

]]></Node>
<StgValue><ssdm name="sext_ln37_23"/></StgValue>
</operation>

<operation id="944" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:573 %zext_ln37_315 = zext i12 %sext_ln37_23

]]></Node>
<StgValue><ssdm name="zext_ln37_315"/></StgValue>
</operation>

<operation id="945" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:574 %B_addr_59 = getelementptr i8 %B, i64 0, i64 %zext_ln37_315

]]></Node>
<StgValue><ssdm name="B_addr_59"/></StgValue>
</operation>

<operation id="946" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:698 %zext_ln37_54 = zext i8 %B_load_27

]]></Node>
<StgValue><ssdm name="zext_ln37_54"/></StgValue>
</operation>

<operation id="947" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:699 %mul_ln37_27 = mul i16 %zext_ln37_54, i16 %zext_ln33_27

]]></Node>
<StgValue><ssdm name="mul_ln37_27"/></StgValue>
</operation>

<operation id="948" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:700 %zext_ln37_55 = zext i16 %mul_ln37_27

]]></Node>
<StgValue><ssdm name="zext_ln37_55"/></StgValue>
</operation>

<operation id="949" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:703 %mul_ln37_28 = mul i16 %zext_ln37_56, i16 %zext_ln33_28

]]></Node>
<StgValue><ssdm name="mul_ln37_28"/></StgValue>
</operation>

<operation id="950" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:704 %zext_ln37_57 = zext i16 %mul_ln37_28

]]></Node>
<StgValue><ssdm name="zext_ln37_57"/></StgValue>
</operation>

<operation id="951" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:711 %mul_ln37_30 = mul i16 %zext_ln37_60, i16 %zext_ln33_30

]]></Node>
<StgValue><ssdm name="mul_ln37_30"/></StgValue>
</operation>

<operation id="952" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:718 %zext_ln37_64 = zext i8 %B_load_32

]]></Node>
<StgValue><ssdm name="zext_ln37_64"/></StgValue>
</operation>

<operation id="953" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:719 %mul_ln37_32 = mul i16 %zext_ln37_64, i16 %zext_ln33_32

]]></Node>
<StgValue><ssdm name="mul_ln37_32"/></StgValue>
</operation>

<operation id="954" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:801 %B_load_53 = load i12 %B_addr_53

]]></Node>
<StgValue><ssdm name="B_load_53"/></StgValue>
</operation>

<operation id="955" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:809 %B_load_55 = load i12 %B_addr_55

]]></Node>
<StgValue><ssdm name="B_load_55"/></StgValue>
</operation>

<operation id="956" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:817 %B_load_57 = load i12 %B_addr_57

]]></Node>
<StgValue><ssdm name="B_load_57"/></StgValue>
</operation>

<operation id="957" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:825 %B_load_59 = load i12 %B_addr_59

]]></Node>
<StgValue><ssdm name="B_load_59"/></StgValue>
</operation>

<operation id="958" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:884 %zext_ln37_147 = zext i17 %add_ln37_21

]]></Node>
<StgValue><ssdm name="zext_ln37_147"/></StgValue>
</operation>

<operation id="959" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:885 %add_ln37_22 = add i17 %zext_ln37_51, i17 %zext_ln37_53

]]></Node>
<StgValue><ssdm name="add_ln37_22"/></StgValue>
</operation>

<operation id="960" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:886 %zext_ln37_148 = zext i17 %add_ln37_22

]]></Node>
<StgValue><ssdm name="zext_ln37_148"/></StgValue>
</operation>

<operation id="961" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:887 %add_ln37_23 = add i18 %zext_ln37_148, i18 %zext_ln37_147

]]></Node>
<StgValue><ssdm name="add_ln37_23"/></StgValue>
</operation>

<operation id="962" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:889 %add_ln37_24 = add i17 %zext_ln37_55, i17 %zext_ln37_57

]]></Node>
<StgValue><ssdm name="add_ln37_24"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="963" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:190 %zext_ln33_29 = zext i8 %A_load_29

]]></Node>
<StgValue><ssdm name="zext_ln33_29"/></StgValue>
</operation>

<operation id="964" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:220 %zext_ln33_34 = zext i8 %A_load_34

]]></Node>
<StgValue><ssdm name="zext_ln33_34"/></StgValue>
</operation>

<operation id="965" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:357 %A_load_57 = load i12 %A_addr_57

]]></Node>
<StgValue><ssdm name="A_load_57"/></StgValue>
</operation>

<operation id="966" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:369 %A_load_59 = load i12 %A_addr_59

]]></Node>
<StgValue><ssdm name="A_load_59"/></StgValue>
</operation>

<operation id="967" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:378 %or_ln33_61 = or i12 %select_ln33_126, i12 62

]]></Node>
<StgValue><ssdm name="or_ln33_61"/></StgValue>
</operation>

<operation id="968" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:379 %zext_ln37_249 = zext i12 %or_ln33_61

]]></Node>
<StgValue><ssdm name="zext_ln37_249"/></StgValue>
</operation>

<operation id="969" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:380 %A_addr_61 = getelementptr i8 %A, i64 0, i64 %zext_ln37_249

]]></Node>
<StgValue><ssdm name="A_addr_61"/></StgValue>
</operation>

<operation id="970" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:381 %A_load_61 = load i12 %A_addr_61

]]></Node>
<StgValue><ssdm name="A_load_61"/></StgValue>
</operation>

<operation id="971" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="8">
<![CDATA[
for.inc27:578 %sext_ln37_25 = sext i8 %tmp_129_cast

]]></Node>
<StgValue><ssdm name="sext_ln37_25"/></StgValue>
</operation>

<operation id="972" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:579 %zext_ln37_317 = zext i12 %sext_ln37_25

]]></Node>
<StgValue><ssdm name="zext_ln37_317"/></StgValue>
</operation>

<operation id="973" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:580 %B_addr_61 = getelementptr i8 %B, i64 0, i64 %zext_ln37_317

]]></Node>
<StgValue><ssdm name="B_addr_61"/></StgValue>
</operation>

<operation id="974" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:706 %zext_ln37_58 = zext i8 %B_load_29

]]></Node>
<StgValue><ssdm name="zext_ln37_58"/></StgValue>
</operation>

<operation id="975" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:707 %mul_ln37_29 = mul i16 %zext_ln37_58, i16 %zext_ln33_29

]]></Node>
<StgValue><ssdm name="mul_ln37_29"/></StgValue>
</operation>

<operation id="976" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:708 %zext_ln37_59 = zext i16 %mul_ln37_29

]]></Node>
<StgValue><ssdm name="zext_ln37_59"/></StgValue>
</operation>

<operation id="977" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:711 %mul_ln37_30 = mul i16 %zext_ln37_60, i16 %zext_ln33_30

]]></Node>
<StgValue><ssdm name="mul_ln37_30"/></StgValue>
</operation>

<operation id="978" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:712 %zext_ln37_61 = zext i16 %mul_ln37_30

]]></Node>
<StgValue><ssdm name="zext_ln37_61"/></StgValue>
</operation>

<operation id="979" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:719 %mul_ln37_32 = mul i16 %zext_ln37_64, i16 %zext_ln33_32

]]></Node>
<StgValue><ssdm name="mul_ln37_32"/></StgValue>
</operation>

<operation id="980" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:726 %zext_ln37_68 = zext i8 %B_load_34

]]></Node>
<StgValue><ssdm name="zext_ln37_68"/></StgValue>
</operation>

<operation id="981" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:727 %mul_ln37_34 = mul i16 %zext_ln37_68, i16 %zext_ln33_34

]]></Node>
<StgValue><ssdm name="mul_ln37_34"/></StgValue>
</operation>

<operation id="982" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:817 %B_load_57 = load i12 %B_addr_57

]]></Node>
<StgValue><ssdm name="B_load_57"/></StgValue>
</operation>

<operation id="983" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:825 %B_load_59 = load i12 %B_addr_59

]]></Node>
<StgValue><ssdm name="B_load_59"/></StgValue>
</operation>

<operation id="984" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:833 %B_load_61 = load i12 %B_addr_61

]]></Node>
<StgValue><ssdm name="B_load_61"/></StgValue>
</operation>

<operation id="985" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:889 %add_ln37_24 = add i17 %zext_ln37_55, i17 %zext_ln37_57

]]></Node>
<StgValue><ssdm name="add_ln37_24"/></StgValue>
</operation>

<operation id="986" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:891 %add_ln37_25 = add i17 %zext_ln37_59, i17 %zext_ln37_61

]]></Node>
<StgValue><ssdm name="add_ln37_25"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="987" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc27:18 %or_ln33_1 = or i12 %select_ln33_66, i12 2

]]></Node>
<StgValue><ssdm name="or_ln33_1"/></StgValue>
</operation>

<operation id="988" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:19 %zext_ln37_189 = zext i12 %or_ln33_1

]]></Node>
<StgValue><ssdm name="zext_ln37_189"/></StgValue>
</operation>

<operation id="989" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:20 %A_addr_1 = getelementptr i8 %A, i64 0, i64 %zext_ln37_189

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="990" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:21 %A_load_1 = load i12 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="991" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:202 %zext_ln33_31 = zext i8 %A_load_31

]]></Node>
<StgValue><ssdm name="zext_ln33_31"/></StgValue>
</operation>

<operation id="992" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:232 %zext_ln33_36 = zext i8 %A_load_36

]]></Node>
<StgValue><ssdm name="zext_ln33_36"/></StgValue>
</operation>

<operation id="993" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:381 %A_load_61 = load i12 %A_addr_61

]]></Node>
<StgValue><ssdm name="A_load_61"/></StgValue>
</operation>

<operation id="994" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="8">
<![CDATA[
for.inc27:399 %zext_ln37_257 = zext i8 %tmp_129_cast

]]></Node>
<StgValue><ssdm name="zext_ln37_257"/></StgValue>
</operation>

<operation id="995" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:400 %B_addr_1 = getelementptr i8 %B, i64 0, i64 %zext_ln37_257

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="996" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:593 %B_load_1 = load i12 %B_addr_1

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="997" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:714 %zext_ln37_62 = zext i8 %B_load_31

]]></Node>
<StgValue><ssdm name="zext_ln37_62"/></StgValue>
</operation>

<operation id="998" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:715 %mul_ln37_31 = mul i16 %zext_ln37_62, i16 %zext_ln33_31

]]></Node>
<StgValue><ssdm name="mul_ln37_31"/></StgValue>
</operation>

<operation id="999" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:716 %zext_ln37_63 = zext i16 %mul_ln37_31

]]></Node>
<StgValue><ssdm name="zext_ln37_63"/></StgValue>
</operation>

<operation id="1000" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:719 %mul_ln37_32 = mul i16 %zext_ln37_64, i16 %zext_ln33_32

]]></Node>
<StgValue><ssdm name="mul_ln37_32"/></StgValue>
</operation>

<operation id="1001" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:720 %zext_ln37_65 = zext i16 %mul_ln37_32

]]></Node>
<StgValue><ssdm name="zext_ln37_65"/></StgValue>
</operation>

<operation id="1002" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:727 %mul_ln37_34 = mul i16 %zext_ln37_68, i16 %zext_ln33_34

]]></Node>
<StgValue><ssdm name="mul_ln37_34"/></StgValue>
</operation>

<operation id="1003" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:734 %zext_ln37_72 = zext i8 %B_load_36

]]></Node>
<StgValue><ssdm name="zext_ln37_72"/></StgValue>
</operation>

<operation id="1004" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:735 %mul_ln37_36 = mul i16 %zext_ln37_72, i16 %zext_ln33_36

]]></Node>
<StgValue><ssdm name="mul_ln37_36"/></StgValue>
</operation>

<operation id="1005" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:833 %B_load_61 = load i12 %B_addr_61

]]></Node>
<StgValue><ssdm name="B_load_61"/></StgValue>
</operation>

<operation id="1006" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="20" op_0_bw="19">
<![CDATA[
for.inc27:882 %zext_ln37_146 = zext i19 %add_ln37_20

]]></Node>
<StgValue><ssdm name="zext_ln37_146"/></StgValue>
</operation>

<operation id="1007" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:888 %zext_ln37_149 = zext i18 %add_ln37_23

]]></Node>
<StgValue><ssdm name="zext_ln37_149"/></StgValue>
</operation>

<operation id="1008" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:890 %zext_ln37_150 = zext i17 %add_ln37_24

]]></Node>
<StgValue><ssdm name="zext_ln37_150"/></StgValue>
</operation>

<operation id="1009" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:891 %add_ln37_25 = add i17 %zext_ln37_59, i17 %zext_ln37_61

]]></Node>
<StgValue><ssdm name="add_ln37_25"/></StgValue>
</operation>

<operation id="1010" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:892 %zext_ln37_151 = zext i17 %add_ln37_25

]]></Node>
<StgValue><ssdm name="zext_ln37_151"/></StgValue>
</operation>

<operation id="1011" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:893 %add_ln37_26 = add i18 %zext_ln37_151, i18 %zext_ln37_150

]]></Node>
<StgValue><ssdm name="add_ln37_26"/></StgValue>
</operation>

<operation id="1012" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:894 %zext_ln37_152 = zext i18 %add_ln37_26

]]></Node>
<StgValue><ssdm name="zext_ln37_152"/></StgValue>
</operation>

<operation id="1013" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc27:895 %add_ln37_27 = add i19 %zext_ln37_152, i19 %zext_ln37_149

]]></Node>
<StgValue><ssdm name="add_ln37_27"/></StgValue>
</operation>

<operation id="1014" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="20" op_0_bw="19">
<![CDATA[
for.inc27:896 %zext_ln37_153 = zext i19 %add_ln37_27

]]></Node>
<StgValue><ssdm name="zext_ln37_153"/></StgValue>
</operation>

<operation id="1015" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc27:897 %add_ln37_28 = add i20 %zext_ln37_153, i20 %zext_ln37_146

]]></Node>
<StgValue><ssdm name="add_ln37_28"/></StgValue>
</operation>

<operation id="1016" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:901 %add_ln37_30 = add i17 %zext_ln37_63, i17 %zext_ln37_65

]]></Node>
<StgValue><ssdm name="add_ln37_30"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1017" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:21 %A_load_1 = load i12 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="1018" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:214 %zext_ln33_33 = zext i8 %A_load_33

]]></Node>
<StgValue><ssdm name="zext_ln33_33"/></StgValue>
</operation>

<operation id="1019" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:244 %zext_ln33_38 = zext i8 %A_load_38

]]></Node>
<StgValue><ssdm name="zext_ln33_38"/></StgValue>
</operation>

<operation id="1020" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="12">
<![CDATA[
for.inc27:593 %B_load_1 = load i12 %B_addr_1

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="1021" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:722 %zext_ln37_66 = zext i8 %B_load_33

]]></Node>
<StgValue><ssdm name="zext_ln37_66"/></StgValue>
</operation>

<operation id="1022" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:723 %mul_ln37_33 = mul i16 %zext_ln37_66, i16 %zext_ln33_33

]]></Node>
<StgValue><ssdm name="mul_ln37_33"/></StgValue>
</operation>

<operation id="1023" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:724 %zext_ln37_67 = zext i16 %mul_ln37_33

]]></Node>
<StgValue><ssdm name="zext_ln37_67"/></StgValue>
</operation>

<operation id="1024" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:727 %mul_ln37_34 = mul i16 %zext_ln37_68, i16 %zext_ln33_34

]]></Node>
<StgValue><ssdm name="mul_ln37_34"/></StgValue>
</operation>

<operation id="1025" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:728 %zext_ln37_69 = zext i16 %mul_ln37_34

]]></Node>
<StgValue><ssdm name="zext_ln37_69"/></StgValue>
</operation>

<operation id="1026" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:735 %mul_ln37_36 = mul i16 %zext_ln37_72, i16 %zext_ln33_36

]]></Node>
<StgValue><ssdm name="mul_ln37_36"/></StgValue>
</operation>

<operation id="1027" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:742 %zext_ln37_76 = zext i8 %B_load_38

]]></Node>
<StgValue><ssdm name="zext_ln37_76"/></StgValue>
</operation>

<operation id="1028" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:743 %mul_ln37_38 = mul i16 %zext_ln37_76, i16 %zext_ln33_38

]]></Node>
<StgValue><ssdm name="mul_ln37_38"/></StgValue>
</operation>

<operation id="1029" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:901 %add_ln37_30 = add i17 %zext_ln37_63, i17 %zext_ln37_65

]]></Node>
<StgValue><ssdm name="add_ln37_30"/></StgValue>
</operation>

<operation id="1030" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:903 %add_ln37_31 = add i17 %zext_ln37_67, i17 %zext_ln37_69

]]></Node>
<StgValue><ssdm name="add_ln37_31"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1031" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:226 %zext_ln33_35 = zext i8 %A_load_35

]]></Node>
<StgValue><ssdm name="zext_ln33_35"/></StgValue>
</operation>

<operation id="1032" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:256 %zext_ln33_40 = zext i8 %A_load_40

]]></Node>
<StgValue><ssdm name="zext_ln33_40"/></StgValue>
</operation>

<operation id="1033" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:730 %zext_ln37_70 = zext i8 %B_load_35

]]></Node>
<StgValue><ssdm name="zext_ln37_70"/></StgValue>
</operation>

<operation id="1034" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:731 %mul_ln37_35 = mul i16 %zext_ln37_70, i16 %zext_ln33_35

]]></Node>
<StgValue><ssdm name="mul_ln37_35"/></StgValue>
</operation>

<operation id="1035" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:732 %zext_ln37_71 = zext i16 %mul_ln37_35

]]></Node>
<StgValue><ssdm name="zext_ln37_71"/></StgValue>
</operation>

<operation id="1036" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:735 %mul_ln37_36 = mul i16 %zext_ln37_72, i16 %zext_ln33_36

]]></Node>
<StgValue><ssdm name="mul_ln37_36"/></StgValue>
</operation>

<operation id="1037" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:736 %zext_ln37_73 = zext i16 %mul_ln37_36

]]></Node>
<StgValue><ssdm name="zext_ln37_73"/></StgValue>
</operation>

<operation id="1038" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:743 %mul_ln37_38 = mul i16 %zext_ln37_76, i16 %zext_ln33_38

]]></Node>
<StgValue><ssdm name="mul_ln37_38"/></StgValue>
</operation>

<operation id="1039" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:750 %zext_ln37_80 = zext i8 %B_load_40

]]></Node>
<StgValue><ssdm name="zext_ln37_80"/></StgValue>
</operation>

<operation id="1040" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:751 %mul_ln37_40 = mul i16 %zext_ln37_80, i16 %zext_ln33_40

]]></Node>
<StgValue><ssdm name="mul_ln37_40"/></StgValue>
</operation>

<operation id="1041" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:902 %zext_ln37_156 = zext i17 %add_ln37_30

]]></Node>
<StgValue><ssdm name="zext_ln37_156"/></StgValue>
</operation>

<operation id="1042" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:903 %add_ln37_31 = add i17 %zext_ln37_67, i17 %zext_ln37_69

]]></Node>
<StgValue><ssdm name="add_ln37_31"/></StgValue>
</operation>

<operation id="1043" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:904 %zext_ln37_157 = zext i17 %add_ln37_31

]]></Node>
<StgValue><ssdm name="zext_ln37_157"/></StgValue>
</operation>

<operation id="1044" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:905 %add_ln37_32 = add i18 %zext_ln37_157, i18 %zext_ln37_156

]]></Node>
<StgValue><ssdm name="add_ln37_32"/></StgValue>
</operation>

<operation id="1045" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:907 %add_ln37_33 = add i17 %zext_ln37_71, i17 %zext_ln37_73

]]></Node>
<StgValue><ssdm name="add_ln37_33"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1046" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:238 %zext_ln33_37 = zext i8 %A_load_37

]]></Node>
<StgValue><ssdm name="zext_ln33_37"/></StgValue>
</operation>

<operation id="1047" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:268 %zext_ln33_42 = zext i8 %A_load_42

]]></Node>
<StgValue><ssdm name="zext_ln33_42"/></StgValue>
</operation>

<operation id="1048" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:738 %zext_ln37_74 = zext i8 %B_load_37

]]></Node>
<StgValue><ssdm name="zext_ln37_74"/></StgValue>
</operation>

<operation id="1049" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:739 %mul_ln37_37 = mul i16 %zext_ln37_74, i16 %zext_ln33_37

]]></Node>
<StgValue><ssdm name="mul_ln37_37"/></StgValue>
</operation>

<operation id="1050" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:740 %zext_ln37_75 = zext i16 %mul_ln37_37

]]></Node>
<StgValue><ssdm name="zext_ln37_75"/></StgValue>
</operation>

<operation id="1051" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:743 %mul_ln37_38 = mul i16 %zext_ln37_76, i16 %zext_ln33_38

]]></Node>
<StgValue><ssdm name="mul_ln37_38"/></StgValue>
</operation>

<operation id="1052" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:744 %zext_ln37_77 = zext i16 %mul_ln37_38

]]></Node>
<StgValue><ssdm name="zext_ln37_77"/></StgValue>
</operation>

<operation id="1053" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:751 %mul_ln37_40 = mul i16 %zext_ln37_80, i16 %zext_ln33_40

]]></Node>
<StgValue><ssdm name="mul_ln37_40"/></StgValue>
</operation>

<operation id="1054" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:758 %zext_ln37_84 = zext i8 %B_load_42

]]></Node>
<StgValue><ssdm name="zext_ln37_84"/></StgValue>
</operation>

<operation id="1055" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:759 %mul_ln37_42 = mul i16 %zext_ln37_84, i16 %zext_ln33_42

]]></Node>
<StgValue><ssdm name="mul_ln37_42"/></StgValue>
</operation>

<operation id="1056" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:907 %add_ln37_33 = add i17 %zext_ln37_71, i17 %zext_ln37_73

]]></Node>
<StgValue><ssdm name="add_ln37_33"/></StgValue>
</operation>

<operation id="1057" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:909 %add_ln37_34 = add i17 %zext_ln37_75, i17 %zext_ln37_77

]]></Node>
<StgValue><ssdm name="add_ln37_34"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1058" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:250 %zext_ln33_39 = zext i8 %A_load_39

]]></Node>
<StgValue><ssdm name="zext_ln33_39"/></StgValue>
</operation>

<operation id="1059" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:280 %zext_ln33_44 = zext i8 %A_load_44

]]></Node>
<StgValue><ssdm name="zext_ln33_44"/></StgValue>
</operation>

<operation id="1060" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:746 %zext_ln37_78 = zext i8 %B_load_39

]]></Node>
<StgValue><ssdm name="zext_ln37_78"/></StgValue>
</operation>

<operation id="1061" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:747 %mul_ln37_39 = mul i16 %zext_ln37_78, i16 %zext_ln33_39

]]></Node>
<StgValue><ssdm name="mul_ln37_39"/></StgValue>
</operation>

<operation id="1062" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:748 %zext_ln37_79 = zext i16 %mul_ln37_39

]]></Node>
<StgValue><ssdm name="zext_ln37_79"/></StgValue>
</operation>

<operation id="1063" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:751 %mul_ln37_40 = mul i16 %zext_ln37_80, i16 %zext_ln33_40

]]></Node>
<StgValue><ssdm name="mul_ln37_40"/></StgValue>
</operation>

<operation id="1064" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:752 %zext_ln37_81 = zext i16 %mul_ln37_40

]]></Node>
<StgValue><ssdm name="zext_ln37_81"/></StgValue>
</operation>

<operation id="1065" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:759 %mul_ln37_42 = mul i16 %zext_ln37_84, i16 %zext_ln33_42

]]></Node>
<StgValue><ssdm name="mul_ln37_42"/></StgValue>
</operation>

<operation id="1066" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:766 %zext_ln37_88 = zext i8 %B_load_44

]]></Node>
<StgValue><ssdm name="zext_ln37_88"/></StgValue>
</operation>

<operation id="1067" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:767 %mul_ln37_44 = mul i16 %zext_ln37_88, i16 %zext_ln33_44

]]></Node>
<StgValue><ssdm name="mul_ln37_44"/></StgValue>
</operation>

<operation id="1068" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:906 %zext_ln37_158 = zext i18 %add_ln37_32

]]></Node>
<StgValue><ssdm name="zext_ln37_158"/></StgValue>
</operation>

<operation id="1069" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:908 %zext_ln37_159 = zext i17 %add_ln37_33

]]></Node>
<StgValue><ssdm name="zext_ln37_159"/></StgValue>
</operation>

<operation id="1070" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:909 %add_ln37_34 = add i17 %zext_ln37_75, i17 %zext_ln37_77

]]></Node>
<StgValue><ssdm name="add_ln37_34"/></StgValue>
</operation>

<operation id="1071" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:910 %zext_ln37_160 = zext i17 %add_ln37_34

]]></Node>
<StgValue><ssdm name="zext_ln37_160"/></StgValue>
</operation>

<operation id="1072" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:911 %add_ln37_35 = add i18 %zext_ln37_160, i18 %zext_ln37_159

]]></Node>
<StgValue><ssdm name="add_ln37_35"/></StgValue>
</operation>

<operation id="1073" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:912 %zext_ln37_161 = zext i18 %add_ln37_35

]]></Node>
<StgValue><ssdm name="zext_ln37_161"/></StgValue>
</operation>

<operation id="1074" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc27:913 %add_ln37_36 = add i19 %zext_ln37_161, i19 %zext_ln37_158

]]></Node>
<StgValue><ssdm name="add_ln37_36"/></StgValue>
</operation>

<operation id="1075" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:915 %add_ln37_37 = add i17 %zext_ln37_79, i17 %zext_ln37_81

]]></Node>
<StgValue><ssdm name="add_ln37_37"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1076" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:262 %zext_ln33_41 = zext i8 %A_load_41

]]></Node>
<StgValue><ssdm name="zext_ln33_41"/></StgValue>
</operation>

<operation id="1077" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:292 %zext_ln33_46 = zext i8 %A_load_46

]]></Node>
<StgValue><ssdm name="zext_ln33_46"/></StgValue>
</operation>

<operation id="1078" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:754 %zext_ln37_82 = zext i8 %B_load_41

]]></Node>
<StgValue><ssdm name="zext_ln37_82"/></StgValue>
</operation>

<operation id="1079" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:755 %mul_ln37_41 = mul i16 %zext_ln37_82, i16 %zext_ln33_41

]]></Node>
<StgValue><ssdm name="mul_ln37_41"/></StgValue>
</operation>

<operation id="1080" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:756 %zext_ln37_83 = zext i16 %mul_ln37_41

]]></Node>
<StgValue><ssdm name="zext_ln37_83"/></StgValue>
</operation>

<operation id="1081" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:759 %mul_ln37_42 = mul i16 %zext_ln37_84, i16 %zext_ln33_42

]]></Node>
<StgValue><ssdm name="mul_ln37_42"/></StgValue>
</operation>

<operation id="1082" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:760 %zext_ln37_85 = zext i16 %mul_ln37_42

]]></Node>
<StgValue><ssdm name="zext_ln37_85"/></StgValue>
</operation>

<operation id="1083" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:767 %mul_ln37_44 = mul i16 %zext_ln37_88, i16 %zext_ln33_44

]]></Node>
<StgValue><ssdm name="mul_ln37_44"/></StgValue>
</operation>

<operation id="1084" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:774 %zext_ln37_92 = zext i8 %B_load_46

]]></Node>
<StgValue><ssdm name="zext_ln37_92"/></StgValue>
</operation>

<operation id="1085" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:775 %mul_ln37_46 = mul i16 %zext_ln37_92, i16 %zext_ln33_46

]]></Node>
<StgValue><ssdm name="mul_ln37_46"/></StgValue>
</operation>

<operation id="1086" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:915 %add_ln37_37 = add i17 %zext_ln37_79, i17 %zext_ln37_81

]]></Node>
<StgValue><ssdm name="add_ln37_37"/></StgValue>
</operation>

<operation id="1087" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:917 %add_ln37_38 = add i17 %zext_ln37_83, i17 %zext_ln37_85

]]></Node>
<StgValue><ssdm name="add_ln37_38"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1088" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:274 %zext_ln33_43 = zext i8 %A_load_43

]]></Node>
<StgValue><ssdm name="zext_ln33_43"/></StgValue>
</operation>

<operation id="1089" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:304 %zext_ln33_48 = zext i8 %A_load_48

]]></Node>
<StgValue><ssdm name="zext_ln33_48"/></StgValue>
</operation>

<operation id="1090" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:762 %zext_ln37_86 = zext i8 %B_load_43

]]></Node>
<StgValue><ssdm name="zext_ln37_86"/></StgValue>
</operation>

<operation id="1091" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:763 %mul_ln37_43 = mul i16 %zext_ln37_86, i16 %zext_ln33_43

]]></Node>
<StgValue><ssdm name="mul_ln37_43"/></StgValue>
</operation>

<operation id="1092" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:764 %zext_ln37_87 = zext i16 %mul_ln37_43

]]></Node>
<StgValue><ssdm name="zext_ln37_87"/></StgValue>
</operation>

<operation id="1093" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:767 %mul_ln37_44 = mul i16 %zext_ln37_88, i16 %zext_ln33_44

]]></Node>
<StgValue><ssdm name="mul_ln37_44"/></StgValue>
</operation>

<operation id="1094" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:768 %zext_ln37_89 = zext i16 %mul_ln37_44

]]></Node>
<StgValue><ssdm name="zext_ln37_89"/></StgValue>
</operation>

<operation id="1095" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:775 %mul_ln37_46 = mul i16 %zext_ln37_92, i16 %zext_ln33_46

]]></Node>
<StgValue><ssdm name="mul_ln37_46"/></StgValue>
</operation>

<operation id="1096" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:782 %zext_ln37_96 = zext i8 %B_load_48

]]></Node>
<StgValue><ssdm name="zext_ln37_96"/></StgValue>
</operation>

<operation id="1097" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:783 %mul_ln37_48 = mul i16 %zext_ln37_96, i16 %zext_ln33_48

]]></Node>
<StgValue><ssdm name="mul_ln37_48"/></StgValue>
</operation>

<operation id="1098" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:916 %zext_ln37_163 = zext i17 %add_ln37_37

]]></Node>
<StgValue><ssdm name="zext_ln37_163"/></StgValue>
</operation>

<operation id="1099" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:917 %add_ln37_38 = add i17 %zext_ln37_83, i17 %zext_ln37_85

]]></Node>
<StgValue><ssdm name="add_ln37_38"/></StgValue>
</operation>

<operation id="1100" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:918 %zext_ln37_164 = zext i17 %add_ln37_38

]]></Node>
<StgValue><ssdm name="zext_ln37_164"/></StgValue>
</operation>

<operation id="1101" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:919 %add_ln37_39 = add i18 %zext_ln37_164, i18 %zext_ln37_163

]]></Node>
<StgValue><ssdm name="add_ln37_39"/></StgValue>
</operation>

<operation id="1102" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:921 %add_ln37_40 = add i17 %zext_ln37_87, i17 %zext_ln37_89

]]></Node>
<StgValue><ssdm name="add_ln37_40"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1103" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:286 %zext_ln33_45 = zext i8 %A_load_45

]]></Node>
<StgValue><ssdm name="zext_ln33_45"/></StgValue>
</operation>

<operation id="1104" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:316 %zext_ln33_50 = zext i8 %A_load_50

]]></Node>
<StgValue><ssdm name="zext_ln33_50"/></StgValue>
</operation>

<operation id="1105" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:770 %zext_ln37_90 = zext i8 %B_load_45

]]></Node>
<StgValue><ssdm name="zext_ln37_90"/></StgValue>
</operation>

<operation id="1106" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:771 %mul_ln37_45 = mul i16 %zext_ln37_90, i16 %zext_ln33_45

]]></Node>
<StgValue><ssdm name="mul_ln37_45"/></StgValue>
</operation>

<operation id="1107" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:772 %zext_ln37_91 = zext i16 %mul_ln37_45

]]></Node>
<StgValue><ssdm name="zext_ln37_91"/></StgValue>
</operation>

<operation id="1108" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:775 %mul_ln37_46 = mul i16 %zext_ln37_92, i16 %zext_ln33_46

]]></Node>
<StgValue><ssdm name="mul_ln37_46"/></StgValue>
</operation>

<operation id="1109" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:776 %zext_ln37_93 = zext i16 %mul_ln37_46

]]></Node>
<StgValue><ssdm name="zext_ln37_93"/></StgValue>
</operation>

<operation id="1110" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:783 %mul_ln37_48 = mul i16 %zext_ln37_96, i16 %zext_ln33_48

]]></Node>
<StgValue><ssdm name="mul_ln37_48"/></StgValue>
</operation>

<operation id="1111" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:790 %zext_ln37_100 = zext i8 %B_load_50

]]></Node>
<StgValue><ssdm name="zext_ln37_100"/></StgValue>
</operation>

<operation id="1112" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:791 %mul_ln37_50 = mul i16 %zext_ln37_100, i16 %zext_ln33_50

]]></Node>
<StgValue><ssdm name="mul_ln37_50"/></StgValue>
</operation>

<operation id="1113" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:921 %add_ln37_40 = add i17 %zext_ln37_87, i17 %zext_ln37_89

]]></Node>
<StgValue><ssdm name="add_ln37_40"/></StgValue>
</operation>

<operation id="1114" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:923 %add_ln37_41 = add i17 %zext_ln37_91, i17 %zext_ln37_93

]]></Node>
<StgValue><ssdm name="add_ln37_41"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1115" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:298 %zext_ln33_47 = zext i8 %A_load_47

]]></Node>
<StgValue><ssdm name="zext_ln33_47"/></StgValue>
</operation>

<operation id="1116" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:328 %zext_ln33_52 = zext i8 %A_load_52

]]></Node>
<StgValue><ssdm name="zext_ln33_52"/></StgValue>
</operation>

<operation id="1117" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:778 %zext_ln37_94 = zext i8 %B_load_47

]]></Node>
<StgValue><ssdm name="zext_ln37_94"/></StgValue>
</operation>

<operation id="1118" st_id="41" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:779 %mul_ln37_47 = mul i16 %zext_ln37_94, i16 %zext_ln33_47

]]></Node>
<StgValue><ssdm name="mul_ln37_47"/></StgValue>
</operation>

<operation id="1119" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:780 %zext_ln37_95 = zext i16 %mul_ln37_47

]]></Node>
<StgValue><ssdm name="zext_ln37_95"/></StgValue>
</operation>

<operation id="1120" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:783 %mul_ln37_48 = mul i16 %zext_ln37_96, i16 %zext_ln33_48

]]></Node>
<StgValue><ssdm name="mul_ln37_48"/></StgValue>
</operation>

<operation id="1121" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:784 %zext_ln37_97 = zext i16 %mul_ln37_48

]]></Node>
<StgValue><ssdm name="zext_ln37_97"/></StgValue>
</operation>

<operation id="1122" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:791 %mul_ln37_50 = mul i16 %zext_ln37_100, i16 %zext_ln33_50

]]></Node>
<StgValue><ssdm name="mul_ln37_50"/></StgValue>
</operation>

<operation id="1123" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:798 %zext_ln37_104 = zext i8 %B_load_52

]]></Node>
<StgValue><ssdm name="zext_ln37_104"/></StgValue>
</operation>

<operation id="1124" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:799 %mul_ln37_52 = mul i16 %zext_ln37_104, i16 %zext_ln33_52

]]></Node>
<StgValue><ssdm name="mul_ln37_52"/></StgValue>
</operation>

<operation id="1125" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="20" op_0_bw="19">
<![CDATA[
for.inc27:914 %zext_ln37_162 = zext i19 %add_ln37_36

]]></Node>
<StgValue><ssdm name="zext_ln37_162"/></StgValue>
</operation>

<operation id="1126" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:920 %zext_ln37_165 = zext i18 %add_ln37_39

]]></Node>
<StgValue><ssdm name="zext_ln37_165"/></StgValue>
</operation>

<operation id="1127" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:922 %zext_ln37_166 = zext i17 %add_ln37_40

]]></Node>
<StgValue><ssdm name="zext_ln37_166"/></StgValue>
</operation>

<operation id="1128" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:923 %add_ln37_41 = add i17 %zext_ln37_91, i17 %zext_ln37_93

]]></Node>
<StgValue><ssdm name="add_ln37_41"/></StgValue>
</operation>

<operation id="1129" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:924 %zext_ln37_167 = zext i17 %add_ln37_41

]]></Node>
<StgValue><ssdm name="zext_ln37_167"/></StgValue>
</operation>

<operation id="1130" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:925 %add_ln37_42 = add i18 %zext_ln37_167, i18 %zext_ln37_166

]]></Node>
<StgValue><ssdm name="add_ln37_42"/></StgValue>
</operation>

<operation id="1131" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:926 %zext_ln37_168 = zext i18 %add_ln37_42

]]></Node>
<StgValue><ssdm name="zext_ln37_168"/></StgValue>
</operation>

<operation id="1132" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc27:927 %add_ln37_43 = add i19 %zext_ln37_168, i19 %zext_ln37_165

]]></Node>
<StgValue><ssdm name="add_ln37_43"/></StgValue>
</operation>

<operation id="1133" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="20" op_0_bw="19">
<![CDATA[
for.inc27:928 %zext_ln37_169 = zext i19 %add_ln37_43

]]></Node>
<StgValue><ssdm name="zext_ln37_169"/></StgValue>
</operation>

<operation id="1134" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc27:929 %add_ln37_44 = add i20 %zext_ln37_169, i20 %zext_ln37_162

]]></Node>
<StgValue><ssdm name="add_ln37_44"/></StgValue>
</operation>

<operation id="1135" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:931 %add_ln37_45 = add i17 %zext_ln37_95, i17 %zext_ln37_97

]]></Node>
<StgValue><ssdm name="add_ln37_45"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1136" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:310 %zext_ln33_49 = zext i8 %A_load_49

]]></Node>
<StgValue><ssdm name="zext_ln33_49"/></StgValue>
</operation>

<operation id="1137" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:340 %zext_ln33_54 = zext i8 %A_load_54

]]></Node>
<StgValue><ssdm name="zext_ln33_54"/></StgValue>
</operation>

<operation id="1138" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:786 %zext_ln37_98 = zext i8 %B_load_49

]]></Node>
<StgValue><ssdm name="zext_ln37_98"/></StgValue>
</operation>

<operation id="1139" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:787 %mul_ln37_49 = mul i16 %zext_ln37_98, i16 %zext_ln33_49

]]></Node>
<StgValue><ssdm name="mul_ln37_49"/></StgValue>
</operation>

<operation id="1140" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:788 %zext_ln37_99 = zext i16 %mul_ln37_49

]]></Node>
<StgValue><ssdm name="zext_ln37_99"/></StgValue>
</operation>

<operation id="1141" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:791 %mul_ln37_50 = mul i16 %zext_ln37_100, i16 %zext_ln33_50

]]></Node>
<StgValue><ssdm name="mul_ln37_50"/></StgValue>
</operation>

<operation id="1142" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:792 %zext_ln37_101 = zext i16 %mul_ln37_50

]]></Node>
<StgValue><ssdm name="zext_ln37_101"/></StgValue>
</operation>

<operation id="1143" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:799 %mul_ln37_52 = mul i16 %zext_ln37_104, i16 %zext_ln33_52

]]></Node>
<StgValue><ssdm name="mul_ln37_52"/></StgValue>
</operation>

<operation id="1144" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:806 %zext_ln37_108 = zext i8 %B_load_54

]]></Node>
<StgValue><ssdm name="zext_ln37_108"/></StgValue>
</operation>

<operation id="1145" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:807 %mul_ln37_54 = mul i16 %zext_ln37_108, i16 %zext_ln33_54

]]></Node>
<StgValue><ssdm name="mul_ln37_54"/></StgValue>
</operation>

<operation id="1146" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:931 %add_ln37_45 = add i17 %zext_ln37_95, i17 %zext_ln37_97

]]></Node>
<StgValue><ssdm name="add_ln37_45"/></StgValue>
</operation>

<operation id="1147" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:933 %add_ln37_46 = add i17 %zext_ln37_99, i17 %zext_ln37_101

]]></Node>
<StgValue><ssdm name="add_ln37_46"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1148" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:322 %zext_ln33_51 = zext i8 %A_load_51

]]></Node>
<StgValue><ssdm name="zext_ln33_51"/></StgValue>
</operation>

<operation id="1149" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:352 %zext_ln33_56 = zext i8 %A_load_56

]]></Node>
<StgValue><ssdm name="zext_ln33_56"/></StgValue>
</operation>

<operation id="1150" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:794 %zext_ln37_102 = zext i8 %B_load_51

]]></Node>
<StgValue><ssdm name="zext_ln37_102"/></StgValue>
</operation>

<operation id="1151" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:795 %mul_ln37_51 = mul i16 %zext_ln37_102, i16 %zext_ln33_51

]]></Node>
<StgValue><ssdm name="mul_ln37_51"/></StgValue>
</operation>

<operation id="1152" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:796 %zext_ln37_103 = zext i16 %mul_ln37_51

]]></Node>
<StgValue><ssdm name="zext_ln37_103"/></StgValue>
</operation>

<operation id="1153" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:799 %mul_ln37_52 = mul i16 %zext_ln37_104, i16 %zext_ln33_52

]]></Node>
<StgValue><ssdm name="mul_ln37_52"/></StgValue>
</operation>

<operation id="1154" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:800 %zext_ln37_105 = zext i16 %mul_ln37_52

]]></Node>
<StgValue><ssdm name="zext_ln37_105"/></StgValue>
</operation>

<operation id="1155" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:807 %mul_ln37_54 = mul i16 %zext_ln37_108, i16 %zext_ln33_54

]]></Node>
<StgValue><ssdm name="mul_ln37_54"/></StgValue>
</operation>

<operation id="1156" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:814 %zext_ln37_112 = zext i8 %B_load_56

]]></Node>
<StgValue><ssdm name="zext_ln37_112"/></StgValue>
</operation>

<operation id="1157" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:815 %mul_ln37_56 = mul i16 %zext_ln37_112, i16 %zext_ln33_56

]]></Node>
<StgValue><ssdm name="mul_ln37_56"/></StgValue>
</operation>

<operation id="1158" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:932 %zext_ln37_171 = zext i17 %add_ln37_45

]]></Node>
<StgValue><ssdm name="zext_ln37_171"/></StgValue>
</operation>

<operation id="1159" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:933 %add_ln37_46 = add i17 %zext_ln37_99, i17 %zext_ln37_101

]]></Node>
<StgValue><ssdm name="add_ln37_46"/></StgValue>
</operation>

<operation id="1160" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:934 %zext_ln37_172 = zext i17 %add_ln37_46

]]></Node>
<StgValue><ssdm name="zext_ln37_172"/></StgValue>
</operation>

<operation id="1161" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:935 %add_ln37_47 = add i18 %zext_ln37_172, i18 %zext_ln37_171

]]></Node>
<StgValue><ssdm name="add_ln37_47"/></StgValue>
</operation>

<operation id="1162" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:937 %add_ln37_48 = add i17 %zext_ln37_103, i17 %zext_ln37_105

]]></Node>
<StgValue><ssdm name="add_ln37_48"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1163" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:334 %zext_ln33_53 = zext i8 %A_load_53

]]></Node>
<StgValue><ssdm name="zext_ln33_53"/></StgValue>
</operation>

<operation id="1164" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:364 %zext_ln33_58 = zext i8 %A_load_58

]]></Node>
<StgValue><ssdm name="zext_ln33_58"/></StgValue>
</operation>

<operation id="1165" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:802 %zext_ln37_106 = zext i8 %B_load_53

]]></Node>
<StgValue><ssdm name="zext_ln37_106"/></StgValue>
</operation>

<operation id="1166" st_id="44" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:803 %mul_ln37_53 = mul i16 %zext_ln37_106, i16 %zext_ln33_53

]]></Node>
<StgValue><ssdm name="mul_ln37_53"/></StgValue>
</operation>

<operation id="1167" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:804 %zext_ln37_107 = zext i16 %mul_ln37_53

]]></Node>
<StgValue><ssdm name="zext_ln37_107"/></StgValue>
</operation>

<operation id="1168" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:807 %mul_ln37_54 = mul i16 %zext_ln37_108, i16 %zext_ln33_54

]]></Node>
<StgValue><ssdm name="mul_ln37_54"/></StgValue>
</operation>

<operation id="1169" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:808 %zext_ln37_109 = zext i16 %mul_ln37_54

]]></Node>
<StgValue><ssdm name="zext_ln37_109"/></StgValue>
</operation>

<operation id="1170" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:815 %mul_ln37_56 = mul i16 %zext_ln37_112, i16 %zext_ln33_56

]]></Node>
<StgValue><ssdm name="mul_ln37_56"/></StgValue>
</operation>

<operation id="1171" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:822 %zext_ln37_116 = zext i8 %B_load_58

]]></Node>
<StgValue><ssdm name="zext_ln37_116"/></StgValue>
</operation>

<operation id="1172" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:823 %mul_ln37_58 = mul i16 %zext_ln37_116, i16 %zext_ln33_58

]]></Node>
<StgValue><ssdm name="mul_ln37_58"/></StgValue>
</operation>

<operation id="1173" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:937 %add_ln37_48 = add i17 %zext_ln37_103, i17 %zext_ln37_105

]]></Node>
<StgValue><ssdm name="add_ln37_48"/></StgValue>
</operation>

<operation id="1174" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:939 %add_ln37_49 = add i17 %zext_ln37_107, i17 %zext_ln37_109

]]></Node>
<StgValue><ssdm name="add_ln37_49"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1175" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:346 %zext_ln33_55 = zext i8 %A_load_55

]]></Node>
<StgValue><ssdm name="zext_ln33_55"/></StgValue>
</operation>

<operation id="1176" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:376 %zext_ln33_60 = zext i8 %A_load_60

]]></Node>
<StgValue><ssdm name="zext_ln33_60"/></StgValue>
</operation>

<operation id="1177" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:810 %zext_ln37_110 = zext i8 %B_load_55

]]></Node>
<StgValue><ssdm name="zext_ln37_110"/></StgValue>
</operation>

<operation id="1178" st_id="45" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:811 %mul_ln37_55 = mul i16 %zext_ln37_110, i16 %zext_ln33_55

]]></Node>
<StgValue><ssdm name="mul_ln37_55"/></StgValue>
</operation>

<operation id="1179" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:812 %zext_ln37_111 = zext i16 %mul_ln37_55

]]></Node>
<StgValue><ssdm name="zext_ln37_111"/></StgValue>
</operation>

<operation id="1180" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:815 %mul_ln37_56 = mul i16 %zext_ln37_112, i16 %zext_ln33_56

]]></Node>
<StgValue><ssdm name="mul_ln37_56"/></StgValue>
</operation>

<operation id="1181" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:816 %zext_ln37_113 = zext i16 %mul_ln37_56

]]></Node>
<StgValue><ssdm name="zext_ln37_113"/></StgValue>
</operation>

<operation id="1182" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:823 %mul_ln37_58 = mul i16 %zext_ln37_116, i16 %zext_ln33_58

]]></Node>
<StgValue><ssdm name="mul_ln37_58"/></StgValue>
</operation>

<operation id="1183" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:830 %zext_ln37_120 = zext i8 %B_load_60

]]></Node>
<StgValue><ssdm name="zext_ln37_120"/></StgValue>
</operation>

<operation id="1184" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:831 %mul_ln37_60 = mul i16 %zext_ln37_120, i16 %zext_ln33_60

]]></Node>
<StgValue><ssdm name="mul_ln37_60"/></StgValue>
</operation>

<operation id="1185" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:936 %zext_ln37_173 = zext i18 %add_ln37_47

]]></Node>
<StgValue><ssdm name="zext_ln37_173"/></StgValue>
</operation>

<operation id="1186" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:938 %zext_ln37_174 = zext i17 %add_ln37_48

]]></Node>
<StgValue><ssdm name="zext_ln37_174"/></StgValue>
</operation>

<operation id="1187" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:939 %add_ln37_49 = add i17 %zext_ln37_107, i17 %zext_ln37_109

]]></Node>
<StgValue><ssdm name="add_ln37_49"/></StgValue>
</operation>

<operation id="1188" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:940 %zext_ln37_175 = zext i17 %add_ln37_49

]]></Node>
<StgValue><ssdm name="zext_ln37_175"/></StgValue>
</operation>

<operation id="1189" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:941 %add_ln37_50 = add i18 %zext_ln37_175, i18 %zext_ln37_174

]]></Node>
<StgValue><ssdm name="add_ln37_50"/></StgValue>
</operation>

<operation id="1190" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:942 %zext_ln37_176 = zext i18 %add_ln37_50

]]></Node>
<StgValue><ssdm name="zext_ln37_176"/></StgValue>
</operation>

<operation id="1191" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc27:943 %add_ln37_51 = add i19 %zext_ln37_176, i19 %zext_ln37_173

]]></Node>
<StgValue><ssdm name="add_ln37_51"/></StgValue>
</operation>

<operation id="1192" st_id="45" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:945 %add_ln37_52 = add i17 %zext_ln37_111, i17 %zext_ln37_113

]]></Node>
<StgValue><ssdm name="add_ln37_52"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1193" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:358 %zext_ln33_57 = zext i8 %A_load_57

]]></Node>
<StgValue><ssdm name="zext_ln33_57"/></StgValue>
</operation>

<operation id="1194" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:388 %zext_ln33_62 = zext i8 %A_load_62

]]></Node>
<StgValue><ssdm name="zext_ln33_62"/></StgValue>
</operation>

<operation id="1195" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:818 %zext_ln37_114 = zext i8 %B_load_57

]]></Node>
<StgValue><ssdm name="zext_ln37_114"/></StgValue>
</operation>

<operation id="1196" st_id="46" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:819 %mul_ln37_57 = mul i16 %zext_ln37_114, i16 %zext_ln33_57

]]></Node>
<StgValue><ssdm name="mul_ln37_57"/></StgValue>
</operation>

<operation id="1197" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:820 %zext_ln37_115 = zext i16 %mul_ln37_57

]]></Node>
<StgValue><ssdm name="zext_ln37_115"/></StgValue>
</operation>

<operation id="1198" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:823 %mul_ln37_58 = mul i16 %zext_ln37_116, i16 %zext_ln33_58

]]></Node>
<StgValue><ssdm name="mul_ln37_58"/></StgValue>
</operation>

<operation id="1199" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:824 %zext_ln37_117 = zext i16 %mul_ln37_58

]]></Node>
<StgValue><ssdm name="zext_ln37_117"/></StgValue>
</operation>

<operation id="1200" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:831 %mul_ln37_60 = mul i16 %zext_ln37_120, i16 %zext_ln33_60

]]></Node>
<StgValue><ssdm name="mul_ln37_60"/></StgValue>
</operation>

<operation id="1201" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:838 %zext_ln37_124 = zext i8 %B_load_62

]]></Node>
<StgValue><ssdm name="zext_ln37_124"/></StgValue>
</operation>

<operation id="1202" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:839 %mul_ln37_62 = mul i16 %zext_ln37_124, i16 %zext_ln33_62

]]></Node>
<StgValue><ssdm name="mul_ln37_62"/></StgValue>
</operation>

<operation id="1203" st_id="46" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:945 %add_ln37_52 = add i17 %zext_ln37_111, i17 %zext_ln37_113

]]></Node>
<StgValue><ssdm name="add_ln37_52"/></StgValue>
</operation>

<operation id="1204" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:947 %add_ln37_53 = add i17 %zext_ln37_115, i17 %zext_ln37_117

]]></Node>
<StgValue><ssdm name="add_ln37_53"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1205" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:22 %zext_ln33_1 = zext i8 %A_load_1

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="1206" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:370 %zext_ln33_59 = zext i8 %A_load_59

]]></Node>
<StgValue><ssdm name="zext_ln33_59"/></StgValue>
</operation>

<operation id="1207" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:594 %zext_ln37_2 = zext i8 %B_load_1

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="1208" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:595 %mul_ln37_1 = mul i16 %zext_ln37_2, i16 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="mul_ln37_1"/></StgValue>
</operation>

<operation id="1209" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:826 %zext_ln37_118 = zext i8 %B_load_59

]]></Node>
<StgValue><ssdm name="zext_ln37_118"/></StgValue>
</operation>

<operation id="1210" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:827 %mul_ln37_59 = mul i16 %zext_ln37_118, i16 %zext_ln33_59

]]></Node>
<StgValue><ssdm name="mul_ln37_59"/></StgValue>
</operation>

<operation id="1211" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:828 %zext_ln37_119 = zext i16 %mul_ln37_59

]]></Node>
<StgValue><ssdm name="zext_ln37_119"/></StgValue>
</operation>

<operation id="1212" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:831 %mul_ln37_60 = mul i16 %zext_ln37_120, i16 %zext_ln33_60

]]></Node>
<StgValue><ssdm name="mul_ln37_60"/></StgValue>
</operation>

<operation id="1213" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:832 %zext_ln37_121 = zext i16 %mul_ln37_60

]]></Node>
<StgValue><ssdm name="zext_ln37_121"/></StgValue>
</operation>

<operation id="1214" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:839 %mul_ln37_62 = mul i16 %zext_ln37_124, i16 %zext_ln33_62

]]></Node>
<StgValue><ssdm name="mul_ln37_62"/></StgValue>
</operation>

<operation id="1215" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:946 %zext_ln37_178 = zext i17 %add_ln37_52

]]></Node>
<StgValue><ssdm name="zext_ln37_178"/></StgValue>
</operation>

<operation id="1216" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:947 %add_ln37_53 = add i17 %zext_ln37_115, i17 %zext_ln37_117

]]></Node>
<StgValue><ssdm name="add_ln37_53"/></StgValue>
</operation>

<operation id="1217" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:948 %zext_ln37_179 = zext i17 %add_ln37_53

]]></Node>
<StgValue><ssdm name="zext_ln37_179"/></StgValue>
</operation>

<operation id="1218" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:949 %add_ln37_54 = add i18 %zext_ln37_179, i18 %zext_ln37_178

]]></Node>
<StgValue><ssdm name="add_ln37_54"/></StgValue>
</operation>

<operation id="1219" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:951 %add_ln37_55 = add i17 %zext_ln37_119, i17 %zext_ln37_121

]]></Node>
<StgValue><ssdm name="add_ln37_55"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1220" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:382 %zext_ln33_61 = zext i8 %A_load_61

]]></Node>
<StgValue><ssdm name="zext_ln33_61"/></StgValue>
</operation>

<operation id="1221" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:595 %mul_ln37_1 = mul i16 %zext_ln37_2, i16 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="mul_ln37_1"/></StgValue>
</operation>

<operation id="1222" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="8">
<![CDATA[
for.inc27:834 %zext_ln37_122 = zext i8 %B_load_61

]]></Node>
<StgValue><ssdm name="zext_ln37_122"/></StgValue>
</operation>

<operation id="1223" st_id="48" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:835 %mul_ln37_61 = mul i16 %zext_ln37_122, i16 %zext_ln33_61

]]></Node>
<StgValue><ssdm name="mul_ln37_61"/></StgValue>
</operation>

<operation id="1224" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:836 %zext_ln37_123 = zext i16 %mul_ln37_61

]]></Node>
<StgValue><ssdm name="zext_ln37_123"/></StgValue>
</operation>

<operation id="1225" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:839 %mul_ln37_62 = mul i16 %zext_ln37_124, i16 %zext_ln33_62

]]></Node>
<StgValue><ssdm name="mul_ln37_62"/></StgValue>
</operation>

<operation id="1226" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="17" op_0_bw="16">
<![CDATA[
for.inc27:840 %zext_ln37_125 = zext i16 %mul_ln37_62

]]></Node>
<StgValue><ssdm name="zext_ln37_125"/></StgValue>
</operation>

<operation id="1227" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:951 %add_ln37_55 = add i17 %zext_ln37_119, i17 %zext_ln37_121

]]></Node>
<StgValue><ssdm name="add_ln37_55"/></StgValue>
</operation>

<operation id="1228" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:953 %add_ln37_56 = add i17 %zext_ln37_123, i17 %zext_ln37_125

]]></Node>
<StgValue><ssdm name="add_ln37_56"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1229" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27:595 %mul_ln37_1 = mul i16 %zext_ln37_2, i16 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="mul_ln37_1"/></StgValue>
</operation>

<operation id="1230" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="18" op_0_bw="16">
<![CDATA[
for.inc27:596 %zext_ln37_3 = zext i16 %mul_ln37_1

]]></Node>
<StgValue><ssdm name="zext_ln37_3"/></StgValue>
</operation>

<operation id="1231" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:842 %zext_ln37_126 = zext i17 %add_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37_126"/></StgValue>
</operation>

<operation id="1232" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:843 %add_ln37_1 = add i18 %zext_ln37_126, i18 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="1233" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="21" op_0_bw="20">
<![CDATA[
for.inc27:930 %zext_ln37_170 = zext i20 %add_ln37_44

]]></Node>
<StgValue><ssdm name="zext_ln37_170"/></StgValue>
</operation>

<operation id="1234" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="20" op_0_bw="19">
<![CDATA[
for.inc27:944 %zext_ln37_177 = zext i19 %add_ln37_51

]]></Node>
<StgValue><ssdm name="zext_ln37_177"/></StgValue>
</operation>

<operation id="1235" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:950 %zext_ln37_180 = zext i18 %add_ln37_54

]]></Node>
<StgValue><ssdm name="zext_ln37_180"/></StgValue>
</operation>

<operation id="1236" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:952 %zext_ln37_181 = zext i17 %add_ln37_55

]]></Node>
<StgValue><ssdm name="zext_ln37_181"/></StgValue>
</operation>

<operation id="1237" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc27:953 %add_ln37_56 = add i17 %zext_ln37_123, i17 %zext_ln37_125

]]></Node>
<StgValue><ssdm name="add_ln37_56"/></StgValue>
</operation>

<operation id="1238" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="18" op_0_bw="17">
<![CDATA[
for.inc27:954 %zext_ln37_182 = zext i17 %add_ln37_56

]]></Node>
<StgValue><ssdm name="zext_ln37_182"/></StgValue>
</operation>

<operation id="1239" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:955 %add_ln37_57 = add i18 %zext_ln37_182, i18 %zext_ln37_181

]]></Node>
<StgValue><ssdm name="add_ln37_57"/></StgValue>
</operation>

<operation id="1240" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:956 %zext_ln37_183 = zext i18 %add_ln37_57

]]></Node>
<StgValue><ssdm name="zext_ln37_183"/></StgValue>
</operation>

<operation id="1241" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc27:957 %add_ln37_58 = add i19 %zext_ln37_183, i19 %zext_ln37_180

]]></Node>
<StgValue><ssdm name="add_ln37_58"/></StgValue>
</operation>

<operation id="1242" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="20" op_0_bw="19">
<![CDATA[
for.inc27:958 %zext_ln37_184 = zext i19 %add_ln37_58

]]></Node>
<StgValue><ssdm name="zext_ln37_184"/></StgValue>
</operation>

<operation id="1243" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc27:959 %add_ln37_59 = add i20 %zext_ln37_184, i20 %zext_ln37_177

]]></Node>
<StgValue><ssdm name="add_ln37_59"/></StgValue>
</operation>

<operation id="1244" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="21" op_0_bw="20">
<![CDATA[
for.inc27:960 %zext_ln37_185 = zext i20 %add_ln37_59

]]></Node>
<StgValue><ssdm name="zext_ln37_185"/></StgValue>
</operation>

<operation id="1245" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc27:961 %add_ln37_60 = add i21 %zext_ln37_185, i21 %zext_ln37_170

]]></Node>
<StgValue><ssdm name="add_ln37_60"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1246" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc27:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_1_VITIS_LOOP_34_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1247" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc27:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1248" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc27:389 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1249" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="12">
<![CDATA[
for.inc27:586 %zext_ln35 = zext i12 %add_ln35

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="1250" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:587 %AB_addr = getelementptr i32 %AB, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="AB_addr"/></StgValue>
</operation>

<operation id="1251" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc27:588 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="1252" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27:843 %add_ln37_1 = add i18 %zext_ln37_126, i18 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="1253" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:844 %zext_ln37_127 = zext i18 %add_ln37_1

]]></Node>
<StgValue><ssdm name="zext_ln37_127"/></StgValue>
</operation>

<operation id="1254" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="19" op_0_bw="18">
<![CDATA[
for.inc27:850 %zext_ln37_130 = zext i18 %add_ln37_4

]]></Node>
<StgValue><ssdm name="zext_ln37_130"/></StgValue>
</operation>

<operation id="1255" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc27:851 %add_ln37_5 = add i19 %zext_ln37_130, i19 %zext_ln37_127

]]></Node>
<StgValue><ssdm name="add_ln37_5"/></StgValue>
</operation>

<operation id="1256" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="20" op_0_bw="19">
<![CDATA[
for.inc27:852 %zext_ln37_131 = zext i19 %add_ln37_5

]]></Node>
<StgValue><ssdm name="zext_ln37_131"/></StgValue>
</operation>

<operation id="1257" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="20" op_0_bw="19">
<![CDATA[
for.inc27:866 %zext_ln37_138 = zext i19 %add_ln37_12

]]></Node>
<StgValue><ssdm name="zext_ln37_138"/></StgValue>
</operation>

<operation id="1258" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc27:867 %add_ln37_13 = add i20 %zext_ln37_138, i20 %zext_ln37_131

]]></Node>
<StgValue><ssdm name="add_ln37_13"/></StgValue>
</operation>

<operation id="1259" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="21" op_0_bw="20">
<![CDATA[
for.inc27:868 %zext_ln37_139 = zext i20 %add_ln37_13

]]></Node>
<StgValue><ssdm name="zext_ln37_139"/></StgValue>
</operation>

<operation id="1260" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="21" op_0_bw="20">
<![CDATA[
for.inc27:898 %zext_ln37_154 = zext i20 %add_ln37_28

]]></Node>
<StgValue><ssdm name="zext_ln37_154"/></StgValue>
</operation>

<operation id="1261" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc27:899 %add_ln37_29 = add i21 %zext_ln37_154, i21 %zext_ln37_139

]]></Node>
<StgValue><ssdm name="add_ln37_29"/></StgValue>
</operation>

<operation id="1262" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="22" op_0_bw="21">
<![CDATA[
for.inc27:900 %zext_ln37_155 = zext i21 %add_ln37_29

]]></Node>
<StgValue><ssdm name="zext_ln37_155"/></StgValue>
</operation>

<operation id="1263" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="22" op_0_bw="21">
<![CDATA[
for.inc27:962 %zext_ln37_186 = zext i21 %add_ln37_60

]]></Node>
<StgValue><ssdm name="zext_ln37_186"/></StgValue>
</operation>

<operation id="1264" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc27:963 %add_ln37_61 = add i22 %zext_ln37_186, i22 %zext_ln37_155

]]></Node>
<StgValue><ssdm name="add_ln37_61"/></StgValue>
</operation>

<operation id="1265" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="22">
<![CDATA[
for.inc27:964 %zext_ln37_187 = zext i22 %add_ln37_61

]]></Node>
<StgValue><ssdm name="zext_ln37_187"/></StgValue>
</operation>

<operation id="1266" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc27:965 %store_ln37 = store i32 %zext_ln37_187, i12 %AB_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="1267" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0">
<![CDATA[
for.inc27:970 %br_ln34 = br void %VITIS_LOOP_36_3

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
