// Seed: 3452192198
module module_0 (
    output tri0 id_0,
    input wand id_1
    , id_18,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input wor id_6,
    input tri id_7,
    output wand id_8,
    output tri0 id_9,
    output wand id_10,
    output tri id_11,
    output wire id_12,
    input uwire id_13,
    input wor id_14,
    input uwire id_15,
    output tri0 id_16
);
  logic id_19 = ~(-1);
endmodule
module module_1 #(
    parameter id_8 = 32'd84
) (
    output wire id_0,
    input wand id_1,
    output uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    input wire id_5,
    input tri0 id_6
    , _id_8
);
  assign id_8 = id_1;
  wire [-1 : {  -1  ,  -1  &&  (  id_8  )  ,  1  }] id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_3,
      id_5,
      id_4,
      id_6,
      id_1,
      id_0,
      id_2,
      id_4,
      id_0,
      id_0,
      id_1,
      id_3,
      id_1,
      id_2
  );
  wire id_10;
endmodule
