// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "03/26/2025 15:22:59"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          AffichageEtats
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module AffichageEtats_vlg_vec_tst();
// constants                                           
// general purpose registers
reg EtatCoffreIN;
reg EtatPresenceIN;
reg EtatSerrureIN;
// wires                                               
wire EtatCoffreOUT;
wire EtatPresenceOUT;
wire EtatSerrureOUT;

// assign statements (if any)                          
AffichageEtats i1 (
// port map - connection between master ports and signals/registers   
	.EtatCoffreIN(EtatCoffreIN),
	.EtatCoffreOUT(EtatCoffreOUT),
	.EtatPresenceIN(EtatPresenceIN),
	.EtatPresenceOUT(EtatPresenceOUT),
	.EtatSerrureIN(EtatSerrureIN),
	.EtatSerrureOUT(EtatSerrureOUT)
);
initial 
begin 
#100000000 $finish;
end 

// EtatCoffreIN
initial
begin
	EtatCoffreIN = 1'b0;
	EtatCoffreIN = #8320000 1'b1;
	EtatCoffreIN = #7040000 1'b0;
	EtatCoffreIN = #17920000 1'b1;
	EtatCoffreIN = #7040000 1'b0;
	EtatCoffreIN = #26880000 1'b1;
	EtatCoffreIN = #21760000 1'b0;
end 

// EtatPresenceIN
initial
begin
	EtatPresenceIN = 1'b0;
	EtatPresenceIN = #2560000 1'b1;
	EtatPresenceIN = #5120000 1'b0;
	EtatPresenceIN = #18560000 1'b1;
	EtatPresenceIN = #14080000 1'b0;
	EtatPresenceIN = #20480000 1'b1;
	EtatPresenceIN = #22400000 1'b0;
end 

// EtatSerrureIN
initial
begin
	EtatSerrureIN = 1'b0;
	EtatSerrureIN = #12160000 1'b1;
	EtatSerrureIN = #11520000 1'b0;
	EtatSerrureIN = #12800000 1'b1;
	EtatSerrureIN = #16000000 1'b0;
	EtatSerrureIN = #26880000 1'b1;
	EtatSerrureIN = #15360000 1'b0;
end 
endmodule

