// Seed: 2456402962
module module_0 (
    input  tri1  id_0,
    output logic id_1,
    input  tri0  id_2,
    output wand  id_3
);
  initial begin
    id_1 <= 1;
    if (1) assume (1);
  end
endmodule
module module_1 (
    output wand id_0,
    input logic id_1,
    output tri0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    output wor id_5,
    input uwire id_6,
    output wand id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wor id_10,
    input tri id_11,
    input tri0 id_12,
    input tri id_13,
    input supply1 id_14,
    input uwire id_15,
    output logic id_16
);
  always id_16 = @((id_1)) !id_10;
  module_0(
      id_6, id_16, id_13, id_5
  );
endmodule
