// Seed: 3189899555
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    output tri0 id_3
);
  assign id_3 = 1 - id_0;
endmodule
module module_1 (
    input supply0 id_0
    , id_5,
    input tri0 id_1,
    output tri1 id_2,
    input wire id_3
);
  assign id_5 = id_5;
  tri1 id_6, id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6
  );
  assign id_6 = id_5;
  wire id_9 = id_6;
endmodule
module module_2 (
    input supply1 id_0,
    output tri1 id_1,
    output supply0 id_2,
    input uwire id_3,
    output uwire id_4,
    output uwire id_5,
    output wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    input uwire id_9,
    output wor id_10,
    input wor id_11,
    output tri1 id_12
);
  tri1 id_14 = 1'b0;
  assign id_12 = id_14;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_0,
      id_12
  );
  assign modCall_1.id_3 = 0;
endmodule
