Classic Timing Analyzer report for scomp
Thu Feb 26 02:05:38 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                             ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.167 ns                         ; RESETN                                                                           ; PC[8]      ; --         ; CLOCK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.015 ns                        ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 ; MDR_OUT[4] ; CLOCK      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.989 ns                        ; RESETN                                                                           ; MW         ; --         ; CLOCK    ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A   ; None          ; 64.69 MHz ( period = 15.458 ns ) ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 ; AC[10]     ; CLOCK      ; CLOCK    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                  ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                             ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 64.69 MHz ( period = 15.458 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg       ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.499 ns                ;
; N/A                                     ; 64.69 MHz ( period = 15.458 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg0 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.499 ns                ;
; N/A                                     ; 64.69 MHz ( period = 15.458 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg1 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.499 ns                ;
; N/A                                     ; 64.69 MHz ( period = 15.458 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg2 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.499 ns                ;
; N/A                                     ; 64.69 MHz ( period = 15.458 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg3 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.499 ns                ;
; N/A                                     ; 64.69 MHz ( period = 15.458 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg4 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.499 ns                ;
; N/A                                     ; 64.69 MHz ( period = 15.458 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg5 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.499 ns                ;
; N/A                                     ; 64.69 MHz ( period = 15.458 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg6 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.499 ns                ;
; N/A                                     ; 64.69 MHz ( period = 15.458 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg7 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.499 ns                ;
; N/A                                     ; 64.69 MHz ( period = 15.458 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg8 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.499 ns                ;
; N/A                                     ; 64.69 MHz ( period = 15.458 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.499 ns                ;
; N/A                                     ; 64.93 MHz ( period = 15.402 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg       ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 64.93 MHz ( period = 15.402 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg0 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 64.93 MHz ( period = 15.402 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg1 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 64.93 MHz ( period = 15.402 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg2 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 64.93 MHz ( period = 15.402 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg3 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 64.93 MHz ( period = 15.402 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg4 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 64.93 MHz ( period = 15.402 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg5 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 64.93 MHz ( period = 15.402 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg6 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 64.93 MHz ( period = 15.402 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg7 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 64.93 MHz ( period = 15.402 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg8 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 64.93 MHz ( period = 15.402 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 65.02 MHz ( period = 15.380 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg       ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 65.02 MHz ( period = 15.380 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg0 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 65.02 MHz ( period = 15.380 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg1 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 65.02 MHz ( period = 15.380 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg2 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 65.02 MHz ( period = 15.380 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg3 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 65.02 MHz ( period = 15.380 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg4 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 65.02 MHz ( period = 15.380 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg5 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 65.02 MHz ( period = 15.380 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg6 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 65.02 MHz ( period = 15.380 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg7 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 65.02 MHz ( period = 15.380 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg8 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 65.02 MHz ( period = 15.380 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 66.39 MHz ( period = 15.062 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg       ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.305 ns                ;
; N/A                                     ; 66.39 MHz ( period = 15.062 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg0 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.305 ns                ;
; N/A                                     ; 66.39 MHz ( period = 15.062 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg1 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.305 ns                ;
; N/A                                     ; 66.39 MHz ( period = 15.062 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg2 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.305 ns                ;
; N/A                                     ; 66.39 MHz ( period = 15.062 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg3 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.305 ns                ;
; N/A                                     ; 66.39 MHz ( period = 15.062 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg4 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.305 ns                ;
; N/A                                     ; 66.39 MHz ( period = 15.062 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg5 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.305 ns                ;
; N/A                                     ; 66.39 MHz ( period = 15.062 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg6 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.305 ns                ;
; N/A                                     ; 66.39 MHz ( period = 15.062 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg7 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.305 ns                ;
; N/A                                     ; 66.39 MHz ( period = 15.062 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg8 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.305 ns                ;
; N/A                                     ; 66.39 MHz ( period = 15.062 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.305 ns                ;
; N/A                                     ; 66.54 MHz ( period = 15.028 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_we_reg       ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 66.54 MHz ( period = 15.028 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg0 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 66.54 MHz ( period = 15.028 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg1 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 66.54 MHz ( period = 15.028 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg2 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 66.54 MHz ( period = 15.028 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg3 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 66.54 MHz ( period = 15.028 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg4 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 66.54 MHz ( period = 15.028 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg5 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 66.54 MHz ( period = 15.028 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg6 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 66.54 MHz ( period = 15.028 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg7 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 66.54 MHz ( period = 15.028 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg8 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 66.54 MHz ( period = 15.028 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg9 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 66.79 MHz ( period = 14.972 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_we_reg       ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.79 MHz ( period = 14.972 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg0 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.79 MHz ( period = 14.972 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg1 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.79 MHz ( period = 14.972 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg2 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.79 MHz ( period = 14.972 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg3 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.79 MHz ( period = 14.972 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg4 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.79 MHz ( period = 14.972 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg5 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.79 MHz ( period = 14.972 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg6 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.79 MHz ( period = 14.972 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg7 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.79 MHz ( period = 14.972 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg8 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.79 MHz ( period = 14.972 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg9 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.89 MHz ( period = 14.950 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_we_reg       ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.89 MHz ( period = 14.950 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg0 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.89 MHz ( period = 14.950 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg1 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.89 MHz ( period = 14.950 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg2 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.89 MHz ( period = 14.950 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg3 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.89 MHz ( period = 14.950 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg4 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.89 MHz ( period = 14.950 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg5 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.89 MHz ( period = 14.950 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg6 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.89 MHz ( period = 14.950 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg7 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.89 MHz ( period = 14.950 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg8 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 66.89 MHz ( period = 14.950 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg9 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg       ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg0 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg1 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg2 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg3 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg4 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg5 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg6 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg7 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg8 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 68.15 MHz ( period = 14.674 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_we_reg       ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 68.15 MHz ( period = 14.674 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg0 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 68.15 MHz ( period = 14.674 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg1 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 68.15 MHz ( period = 14.674 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg2 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 68.15 MHz ( period = 14.674 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg3 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 68.15 MHz ( period = 14.674 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg4 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 68.15 MHz ( period = 14.674 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg5 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 68.15 MHz ( period = 14.674 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg6 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 68.15 MHz ( period = 14.674 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg7 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 68.15 MHz ( period = 14.674 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg8 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 68.15 MHz ( period = 14.674 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg9 ; AC[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 68.17 MHz ( period = 14.670 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg       ; AC[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 68.17 MHz ( period = 14.670 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg0 ; AC[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 68.17 MHz ( period = 14.670 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg1 ; AC[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 68.17 MHz ( period = 14.670 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg2 ; AC[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 68.17 MHz ( period = 14.670 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg3 ; AC[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 68.17 MHz ( period = 14.670 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg4 ; AC[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 68.17 MHz ( period = 14.670 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg5 ; AC[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 68.17 MHz ( period = 14.670 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg6 ; AC[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 68.17 MHz ( period = 14.670 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg7 ; AC[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 68.17 MHz ( period = 14.670 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg8 ; AC[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 68.17 MHz ( period = 14.670 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 ; AC[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 68.25 MHz ( period = 14.652 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg       ; AC[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.096 ns                ;
; N/A                                     ; 68.25 MHz ( period = 14.652 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg0 ; AC[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.096 ns                ;
; N/A                                     ; 68.25 MHz ( period = 14.652 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg1 ; AC[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.096 ns                ;
; N/A                                     ; 68.25 MHz ( period = 14.652 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg2 ; AC[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.096 ns                ;
; N/A                                     ; 68.25 MHz ( period = 14.652 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg3 ; AC[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.096 ns                ;
; N/A                                     ; 68.25 MHz ( period = 14.652 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg4 ; AC[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.096 ns                ;
; N/A                                     ; 68.25 MHz ( period = 14.652 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg5 ; AC[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.096 ns                ;
; N/A                                     ; 68.25 MHz ( period = 14.652 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg6 ; AC[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.096 ns                ;
; N/A                                     ; 68.25 MHz ( period = 14.652 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg7 ; AC[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.096 ns                ;
; N/A                                     ; 68.25 MHz ( period = 14.652 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg8 ; AC[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.096 ns                ;
; N/A                                     ; 68.25 MHz ( period = 14.652 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 ; AC[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.096 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_we_reg       ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg0 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg1 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg2 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg3 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg4 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg5 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg6 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg7 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg8 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg9 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 68.41 MHz ( period = 14.618 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_we_reg       ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.41 MHz ( period = 14.618 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg0 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.41 MHz ( period = 14.618 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg1 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.41 MHz ( period = 14.618 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg2 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.41 MHz ( period = 14.618 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg3 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.41 MHz ( period = 14.618 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg4 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.41 MHz ( period = 14.618 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg5 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.41 MHz ( period = 14.618 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg6 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.41 MHz ( period = 14.618 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg7 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.41 MHz ( period = 14.618 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg8 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.41 MHz ( period = 14.618 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg9 ; AC[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.51 MHz ( period = 14.596 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_we_reg       ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.51 MHz ( period = 14.596 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg0 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.51 MHz ( period = 14.596 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg1 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.51 MHz ( period = 14.596 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg2 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.51 MHz ( period = 14.596 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg3 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.51 MHz ( period = 14.596 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg4 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.51 MHz ( period = 14.596 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg5 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.51 MHz ( period = 14.596 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg6 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.51 MHz ( period = 14.596 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg7 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.51 MHz ( period = 14.596 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg8 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.51 MHz ( period = 14.596 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg9 ; AC[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 68.82 MHz ( period = 14.530 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg       ; AC[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 68.82 MHz ( period = 14.530 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg0 ; AC[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 68.82 MHz ( period = 14.530 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg1 ; AC[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 68.82 MHz ( period = 14.530 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg2 ; AC[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 68.82 MHz ( period = 14.530 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg3 ; AC[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 68.82 MHz ( period = 14.530 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg4 ; AC[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 68.82 MHz ( period = 14.530 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg5 ; AC[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 68.82 MHz ( period = 14.530 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg6 ; AC[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 68.82 MHz ( period = 14.530 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg7 ; AC[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 68.82 MHz ( period = 14.530 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg8 ; AC[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 68.82 MHz ( period = 14.530 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 ; AC[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 69.20 MHz ( period = 14.450 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg       ; AC[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 69.20 MHz ( period = 14.450 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg0 ; AC[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 69.20 MHz ( period = 14.450 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg1 ; AC[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 69.20 MHz ( period = 14.450 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg2 ; AC[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 69.20 MHz ( period = 14.450 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg3 ; AC[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 69.20 MHz ( period = 14.450 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg4 ; AC[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 69.20 MHz ( period = 14.450 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg5 ; AC[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 69.20 MHz ( period = 14.450 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg6 ; AC[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 69.20 MHz ( period = 14.450 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg7 ; AC[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 69.20 MHz ( period = 14.450 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg8 ; AC[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 69.20 MHz ( period = 14.450 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 ; AC[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg       ; AC[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.933 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg0 ; AC[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.933 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg1 ; AC[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.933 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg2 ; AC[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.933 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg3 ; AC[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.933 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg4 ; AC[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.933 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg5 ; AC[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.933 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg6 ; AC[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.933 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg7 ; AC[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.933 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg8 ; AC[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.933 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 ; AC[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.933 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.304 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_we_reg       ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.304 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg0 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.304 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg1 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.304 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg2 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.304 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg3 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.304 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg4 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.304 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg5 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.304 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg6 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.304 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg7 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.304 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg8 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.304 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg9 ; AC[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 70.04 MHz ( period = 14.278 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg7 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.925 ns                ;
; N/A                                     ; 70.04 MHz ( period = 14.278 ns )                    ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg8 ; AC[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.925 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                  ;        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+--------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To     ; To Clock ;
+-------+--------------+------------+--------+--------+----------+
; N/A   ; None         ; 3.167 ns   ; RESETN ; PC[6]  ; CLOCK    ;
; N/A   ; None         ; 3.167 ns   ; RESETN ; PC[7]  ; CLOCK    ;
; N/A   ; None         ; 3.167 ns   ; RESETN ; PC[8]  ; CLOCK    ;
; N/A   ; None         ; 3.068 ns   ; RESETN ; IR[5]  ; CLOCK    ;
; N/A   ; None         ; 2.886 ns   ; RESETN ; PC[0]  ; CLOCK    ;
; N/A   ; None         ; 2.886 ns   ; RESETN ; PC[1]  ; CLOCK    ;
; N/A   ; None         ; 2.886 ns   ; RESETN ; PC[2]  ; CLOCK    ;
; N/A   ; None         ; 2.886 ns   ; RESETN ; PC[3]  ; CLOCK    ;
; N/A   ; None         ; 2.886 ns   ; RESETN ; PC[4]  ; CLOCK    ;
; N/A   ; None         ; 2.886 ns   ; RESETN ; PC[5]  ; CLOCK    ;
; N/A   ; None         ; 2.886 ns   ; RESETN ; PC[9]  ; CLOCK    ;
; N/A   ; None         ; 2.874 ns   ; RESETN ; AC[5]  ; CLOCK    ;
; N/A   ; None         ; 2.872 ns   ; RESETN ; AC[15] ; CLOCK    ;
; N/A   ; None         ; 2.872 ns   ; RESETN ; AC[12] ; CLOCK    ;
; N/A   ; None         ; 2.872 ns   ; RESETN ; AC[13] ; CLOCK    ;
; N/A   ; None         ; 2.872 ns   ; RESETN ; AC[14] ; CLOCK    ;
; N/A   ; None         ; 2.664 ns   ; RESETN ; AC[3]  ; CLOCK    ;
; N/A   ; None         ; 2.664 ns   ; RESETN ; AC[4]  ; CLOCK    ;
; N/A   ; None         ; 2.664 ns   ; RESETN ; AC[6]  ; CLOCK    ;
; N/A   ; None         ; 2.664 ns   ; RESETN ; AC[7]  ; CLOCK    ;
; N/A   ; None         ; 2.664 ns   ; RESETN ; AC[10] ; CLOCK    ;
; N/A   ; None         ; 2.630 ns   ; RESETN ; AC[8]  ; CLOCK    ;
; N/A   ; None         ; 2.630 ns   ; RESETN ; AC[9]  ; CLOCK    ;
; N/A   ; None         ; 2.594 ns   ; RESETN ; AC[2]  ; CLOCK    ;
; N/A   ; None         ; 2.527 ns   ; RESETN ; IR[0]  ; CLOCK    ;
; N/A   ; None         ; 2.527 ns   ; RESETN ; IR[1]  ; CLOCK    ;
; N/A   ; None         ; 2.527 ns   ; RESETN ; IR[2]  ; CLOCK    ;
; N/A   ; None         ; 2.527 ns   ; RESETN ; IR[6]  ; CLOCK    ;
; N/A   ; None         ; 2.527 ns   ; RESETN ; IR[8]  ; CLOCK    ;
; N/A   ; None         ; 2.510 ns   ; RESETN ; IR[4]  ; CLOCK    ;
; N/A   ; None         ; 2.510 ns   ; RESETN ; IR[7]  ; CLOCK    ;
; N/A   ; None         ; 2.340 ns   ; RESETN ; AC[0]  ; CLOCK    ;
; N/A   ; None         ; 2.340 ns   ; RESETN ; AC[1]  ; CLOCK    ;
; N/A   ; None         ; 2.340 ns   ; RESETN ; AC[11] ; CLOCK    ;
; N/A   ; None         ; 2.216 ns   ; RESETN ; IR[10] ; CLOCK    ;
; N/A   ; None         ; 2.216 ns   ; RESETN ; IR[12] ; CLOCK    ;
; N/A   ; None         ; 2.216 ns   ; RESETN ; IR[14] ; CLOCK    ;
; N/A   ; None         ; 2.216 ns   ; RESETN ; IR[15] ; CLOCK    ;
; N/A   ; None         ; 2.216 ns   ; RESETN ; IR[13] ; CLOCK    ;
; N/A   ; None         ; 2.216 ns   ; RESETN ; IR[11] ; CLOCK    ;
; N/A   ; None         ; 2.034 ns   ; RESETN ; IR[3]  ; CLOCK    ;
; N/A   ; None         ; 2.034 ns   ; RESETN ; IR[9]  ; CLOCK    ;
; N/A   ; None         ; 1.219 ns   ; RESETN ; MW     ; CLOCK    ;
+-------+--------------+------------+--------+--------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                              ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 11.015 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg        ; MDR_OUT[4]  ; CLOCK      ;
; N/A                                     ; None                                                ; 11.015 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg0  ; MDR_OUT[4]  ; CLOCK      ;
; N/A                                     ; None                                                ; 11.015 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg1  ; MDR_OUT[4]  ; CLOCK      ;
; N/A                                     ; None                                                ; 11.015 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg2  ; MDR_OUT[4]  ; CLOCK      ;
; N/A                                     ; None                                                ; 11.015 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg3  ; MDR_OUT[4]  ; CLOCK      ;
; N/A                                     ; None                                                ; 11.015 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg4  ; MDR_OUT[4]  ; CLOCK      ;
; N/A                                     ; None                                                ; 11.015 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg5  ; MDR_OUT[4]  ; CLOCK      ;
; N/A                                     ; None                                                ; 11.015 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg6  ; MDR_OUT[4]  ; CLOCK      ;
; N/A                                     ; None                                                ; 11.015 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg7  ; MDR_OUT[4]  ; CLOCK      ;
; N/A                                     ; None                                                ; 11.015 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg8  ; MDR_OUT[4]  ; CLOCK      ;
; N/A                                     ; None                                                ; 11.015 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9  ; MDR_OUT[4]  ; CLOCK      ;
; N/A                                     ; None                                                ; 11.000 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_we_reg       ; MDR_OUT[12] ; CLOCK      ;
; N/A                                     ; None                                                ; 11.000 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg0 ; MDR_OUT[12] ; CLOCK      ;
; N/A                                     ; None                                                ; 11.000 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg1 ; MDR_OUT[12] ; CLOCK      ;
; N/A                                     ; None                                                ; 11.000 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg2 ; MDR_OUT[12] ; CLOCK      ;
; N/A                                     ; None                                                ; 11.000 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg3 ; MDR_OUT[12] ; CLOCK      ;
; N/A                                     ; None                                                ; 11.000 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg4 ; MDR_OUT[12] ; CLOCK      ;
; N/A                                     ; None                                                ; 11.000 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg5 ; MDR_OUT[12] ; CLOCK      ;
; N/A                                     ; None                                                ; 11.000 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg6 ; MDR_OUT[12] ; CLOCK      ;
; N/A                                     ; None                                                ; 11.000 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg7 ; MDR_OUT[12] ; CLOCK      ;
; N/A                                     ; None                                                ; 11.000 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg8 ; MDR_OUT[12] ; CLOCK      ;
; N/A                                     ; None                                                ; 11.000 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg9 ; MDR_OUT[12] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_we_reg       ; MDR_OUT[15] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg0 ; MDR_OUT[15] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg1 ; MDR_OUT[15] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg2 ; MDR_OUT[15] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg3 ; MDR_OUT[15] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg4 ; MDR_OUT[15] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg5 ; MDR_OUT[15] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg6 ; MDR_OUT[15] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg7 ; MDR_OUT[15] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg8 ; MDR_OUT[15] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg9 ; MDR_OUT[15] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_we_reg        ; MDR_OUT[10] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg0  ; MDR_OUT[10] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg1  ; MDR_OUT[10] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg2  ; MDR_OUT[10] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg3  ; MDR_OUT[10] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg4  ; MDR_OUT[10] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg5  ; MDR_OUT[10] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg6  ; MDR_OUT[10] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg7  ; MDR_OUT[10] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg8  ; MDR_OUT[10] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.817 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg9  ; MDR_OUT[10] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.740 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_we_reg       ; MDR_OUT[13] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.740 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg0 ; MDR_OUT[13] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.740 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg1 ; MDR_OUT[13] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.740 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg2 ; MDR_OUT[13] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.740 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg3 ; MDR_OUT[13] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.740 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg4 ; MDR_OUT[13] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.740 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg5 ; MDR_OUT[13] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.740 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg6 ; MDR_OUT[13] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.740 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg7 ; MDR_OUT[13] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.740 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg8 ; MDR_OUT[13] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.740 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg9 ; MDR_OUT[13] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.713 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_we_reg        ; MDR_OUT[2]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.713 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg0  ; MDR_OUT[2]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.713 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg1  ; MDR_OUT[2]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.713 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg2  ; MDR_OUT[2]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.713 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg3  ; MDR_OUT[2]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.713 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg4  ; MDR_OUT[2]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.713 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg5  ; MDR_OUT[2]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.713 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg6  ; MDR_OUT[2]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.713 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg7  ; MDR_OUT[2]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.713 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg8  ; MDR_OUT[2]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.713 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg9  ; MDR_OUT[2]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.557 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg        ; MDR_OUT[5]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.557 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg0  ; MDR_OUT[5]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.557 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg1  ; MDR_OUT[5]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.557 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg2  ; MDR_OUT[5]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.557 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg3  ; MDR_OUT[5]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.557 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg4  ; MDR_OUT[5]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.557 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg5  ; MDR_OUT[5]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.557 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg6  ; MDR_OUT[5]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.557 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg7  ; MDR_OUT[5]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.557 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg8  ; MDR_OUT[5]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.557 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9  ; MDR_OUT[5]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.529 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_we_reg        ; MDR_OUT[8]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.529 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg0  ; MDR_OUT[8]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.529 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg1  ; MDR_OUT[8]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.529 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg2  ; MDR_OUT[8]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.529 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg3  ; MDR_OUT[8]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.529 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg4  ; MDR_OUT[8]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.529 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg5  ; MDR_OUT[8]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.529 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg6  ; MDR_OUT[8]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.529 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg7  ; MDR_OUT[8]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.529 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg8  ; MDR_OUT[8]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.529 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg9  ; MDR_OUT[8]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.511 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_we_reg       ; MDR_OUT[14] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.511 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg0 ; MDR_OUT[14] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.511 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg1 ; MDR_OUT[14] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.511 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg2 ; MDR_OUT[14] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.511 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg3 ; MDR_OUT[14] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.511 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg4 ; MDR_OUT[14] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.511 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg5 ; MDR_OUT[14] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.511 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg6 ; MDR_OUT[14] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.511 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg7 ; MDR_OUT[14] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.511 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg8 ; MDR_OUT[14] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.511 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a12~porta_address_reg9 ; MDR_OUT[14] ; CLOCK      ;
; N/A                                     ; None                                                ; 10.377 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_we_reg        ; MDR_OUT[1]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.377 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg0  ; MDR_OUT[1]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.377 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg1  ; MDR_OUT[1]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.377 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg2  ; MDR_OUT[1]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.377 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg3  ; MDR_OUT[1]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.377 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg4  ; MDR_OUT[1]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.377 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg5  ; MDR_OUT[1]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.377 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg6  ; MDR_OUT[1]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.377 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg7  ; MDR_OUT[1]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.377 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg8  ; MDR_OUT[1]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.377 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg9  ; MDR_OUT[1]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.257 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg        ; MDR_OUT[6]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.257 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg0  ; MDR_OUT[6]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.257 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg1  ; MDR_OUT[6]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.257 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg2  ; MDR_OUT[6]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.257 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg3  ; MDR_OUT[6]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.257 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg4  ; MDR_OUT[6]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.257 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg5  ; MDR_OUT[6]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.257 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg6  ; MDR_OUT[6]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.257 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg7  ; MDR_OUT[6]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.257 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg8  ; MDR_OUT[6]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.257 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9  ; MDR_OUT[6]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.201 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_we_reg        ; MDR_OUT[3]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.201 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg0  ; MDR_OUT[3]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.201 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg1  ; MDR_OUT[3]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.201 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg2  ; MDR_OUT[3]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.201 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg3  ; MDR_OUT[3]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.201 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg4  ; MDR_OUT[3]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.201 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg5  ; MDR_OUT[3]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.201 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg6  ; MDR_OUT[3]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.201 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg7  ; MDR_OUT[3]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.201 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg8  ; MDR_OUT[3]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.201 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg9  ; MDR_OUT[3]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.191 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_we_reg        ; MDR_OUT[9]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.191 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg0  ; MDR_OUT[9]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.191 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg1  ; MDR_OUT[9]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.191 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg2  ; MDR_OUT[9]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.191 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg3  ; MDR_OUT[9]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.191 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg4  ; MDR_OUT[9]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.191 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg5  ; MDR_OUT[9]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.191 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg6  ; MDR_OUT[9]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.191 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg7  ; MDR_OUT[9]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.191 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg8  ; MDR_OUT[9]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.191 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg9  ; MDR_OUT[9]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.156 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg        ; MDR_OUT[7]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.156 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg0  ; MDR_OUT[7]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.156 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg1  ; MDR_OUT[7]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.156 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg2  ; MDR_OUT[7]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.156 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg3  ; MDR_OUT[7]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.156 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg4  ; MDR_OUT[7]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.156 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg5  ; MDR_OUT[7]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.156 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg6  ; MDR_OUT[7]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.156 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg7  ; MDR_OUT[7]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.156 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg8  ; MDR_OUT[7]  ; CLOCK      ;
; N/A                                     ; None                                                ; 10.156 ns  ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9  ; MDR_OUT[7]  ; CLOCK      ;
; N/A                                     ; None                                                ; 9.685 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_we_reg        ; MDR_OUT[0]  ; CLOCK      ;
; N/A                                     ; None                                                ; 9.685 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg0  ; MDR_OUT[0]  ; CLOCK      ;
; N/A                                     ; None                                                ; 9.685 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg1  ; MDR_OUT[0]  ; CLOCK      ;
; N/A                                     ; None                                                ; 9.685 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg2  ; MDR_OUT[0]  ; CLOCK      ;
; N/A                                     ; None                                                ; 9.685 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg3  ; MDR_OUT[0]  ; CLOCK      ;
; N/A                                     ; None                                                ; 9.685 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg4  ; MDR_OUT[0]  ; CLOCK      ;
; N/A                                     ; None                                                ; 9.685 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg5  ; MDR_OUT[0]  ; CLOCK      ;
; N/A                                     ; None                                                ; 9.685 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg6  ; MDR_OUT[0]  ; CLOCK      ;
; N/A                                     ; None                                                ; 9.685 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg7  ; MDR_OUT[0]  ; CLOCK      ;
; N/A                                     ; None                                                ; 9.685 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg8  ; MDR_OUT[0]  ; CLOCK      ;
; N/A                                     ; None                                                ; 9.685 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a0~porta_address_reg9  ; MDR_OUT[0]  ; CLOCK      ;
; N/A                                     ; None                                                ; 9.620 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_we_reg        ; MDR_OUT[11] ; CLOCK      ;
; N/A                                     ; None                                                ; 9.620 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg0  ; MDR_OUT[11] ; CLOCK      ;
; N/A                                     ; None                                                ; 9.620 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg1  ; MDR_OUT[11] ; CLOCK      ;
; N/A                                     ; None                                                ; 9.620 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg2  ; MDR_OUT[11] ; CLOCK      ;
; N/A                                     ; None                                                ; 9.620 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg3  ; MDR_OUT[11] ; CLOCK      ;
; N/A                                     ; None                                                ; 9.620 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg4  ; MDR_OUT[11] ; CLOCK      ;
; N/A                                     ; None                                                ; 9.620 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg5  ; MDR_OUT[11] ; CLOCK      ;
; N/A                                     ; None                                                ; 9.620 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg6  ; MDR_OUT[11] ; CLOCK      ;
; N/A                                     ; None                                                ; 9.620 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg7  ; MDR_OUT[11] ; CLOCK      ;
; N/A                                     ; None                                                ; 9.620 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg8  ; MDR_OUT[11] ; CLOCK      ;
; N/A                                     ; None                                                ; 9.620 ns   ; altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a8~porta_address_reg9  ; MDR_OUT[11] ; CLOCK      ;
; N/A                                     ; None                                                ; 8.836 ns   ; PC[5]                                                                             ; MAR_OUT[5]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.824 ns   ; STATE.FETCH                                                                       ; MAR_OUT[8]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.791 ns   ; STATE.FETCH                                                                       ; MAR_OUT[6]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.788 ns   ; STATE.FETCH                                                                       ; MAR_OUT[1]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.718 ns   ; STATE.FETCH                                                                       ; MAR_OUT[7]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.710 ns   ; STATE.FETCH                                                                       ; MAR_OUT[4]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.709 ns   ; PC[7]                                                                             ; MAR_OUT[7]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.698 ns   ; PC[1]                                                                             ; MAR_OUT[1]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.492 ns   ; STATE.FETCH                                                                       ; MAR_OUT[5]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.480 ns   ; STATE.FETCH                                                                       ; MAR_OUT[2]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.418 ns   ; PC[2]                                                                             ; MAR_OUT[2]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.291 ns   ; STATE.FETCH                                                                       ; MAR_OUT[0]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.242 ns   ; PC[8]                                                                             ; MAR_OUT[8]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.236 ns   ; PC[6]                                                                             ; MAR_OUT[6]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.222 ns   ; PC[4]                                                                             ; MAR_OUT[4]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.198 ns   ; PC[0]                                                                             ; MAR_OUT[0]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.148 ns   ; STATE.FETCH                                                                       ; MAR_OUT[3]  ; CLOCK      ;
; N/A                                     ; None                                                ; 8.119 ns   ; PC[4]                                                                             ; PC_OUT[4]   ; CLOCK      ;
; N/A                                     ; None                                                ; 8.107 ns   ; STATE.FETCH                                                                       ; MAR_OUT[9]  ; CLOCK      ;
; N/A                                     ; None                                                ; 7.891 ns   ; IR[5]                                                                             ; MAR_OUT[5]  ; CLOCK      ;
; N/A                                     ; None                                                ; 7.890 ns   ; PC[3]                                                                             ; MAR_OUT[3]  ; CLOCK      ;
; N/A                                     ; None                                                ; 7.851 ns   ; PC[9]                                                                             ; MAR_OUT[9]  ; CLOCK      ;
; N/A                                     ; None                                                ; 7.831 ns   ; IR[8]                                                                             ; MAR_OUT[8]  ; CLOCK      ;
; N/A                                     ; None                                                ; 7.817 ns   ; IR[7]                                                                             ; MAR_OUT[7]  ; CLOCK      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                   ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+--------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To     ; To Clock ;
+---------------+-------------+-----------+--------+--------+----------+
; N/A           ; None        ; -0.989 ns ; RESETN ; MW     ; CLOCK    ;
; N/A           ; None        ; -1.804 ns ; RESETN ; IR[3]  ; CLOCK    ;
; N/A           ; None        ; -1.804 ns ; RESETN ; IR[9]  ; CLOCK    ;
; N/A           ; None        ; -1.986 ns ; RESETN ; IR[10] ; CLOCK    ;
; N/A           ; None        ; -1.986 ns ; RESETN ; IR[12] ; CLOCK    ;
; N/A           ; None        ; -1.986 ns ; RESETN ; IR[14] ; CLOCK    ;
; N/A           ; None        ; -1.986 ns ; RESETN ; IR[15] ; CLOCK    ;
; N/A           ; None        ; -1.986 ns ; RESETN ; IR[13] ; CLOCK    ;
; N/A           ; None        ; -1.986 ns ; RESETN ; IR[11] ; CLOCK    ;
; N/A           ; None        ; -2.110 ns ; RESETN ; AC[0]  ; CLOCK    ;
; N/A           ; None        ; -2.110 ns ; RESETN ; AC[1]  ; CLOCK    ;
; N/A           ; None        ; -2.110 ns ; RESETN ; AC[11] ; CLOCK    ;
; N/A           ; None        ; -2.280 ns ; RESETN ; IR[4]  ; CLOCK    ;
; N/A           ; None        ; -2.280 ns ; RESETN ; IR[7]  ; CLOCK    ;
; N/A           ; None        ; -2.297 ns ; RESETN ; IR[0]  ; CLOCK    ;
; N/A           ; None        ; -2.297 ns ; RESETN ; IR[1]  ; CLOCK    ;
; N/A           ; None        ; -2.297 ns ; RESETN ; IR[2]  ; CLOCK    ;
; N/A           ; None        ; -2.297 ns ; RESETN ; IR[6]  ; CLOCK    ;
; N/A           ; None        ; -2.297 ns ; RESETN ; IR[8]  ; CLOCK    ;
; N/A           ; None        ; -2.364 ns ; RESETN ; AC[2]  ; CLOCK    ;
; N/A           ; None        ; -2.400 ns ; RESETN ; AC[8]  ; CLOCK    ;
; N/A           ; None        ; -2.400 ns ; RESETN ; AC[9]  ; CLOCK    ;
; N/A           ; None        ; -2.434 ns ; RESETN ; AC[3]  ; CLOCK    ;
; N/A           ; None        ; -2.434 ns ; RESETN ; AC[4]  ; CLOCK    ;
; N/A           ; None        ; -2.434 ns ; RESETN ; AC[6]  ; CLOCK    ;
; N/A           ; None        ; -2.434 ns ; RESETN ; AC[7]  ; CLOCK    ;
; N/A           ; None        ; -2.434 ns ; RESETN ; AC[10] ; CLOCK    ;
; N/A           ; None        ; -2.642 ns ; RESETN ; AC[15] ; CLOCK    ;
; N/A           ; None        ; -2.642 ns ; RESETN ; AC[12] ; CLOCK    ;
; N/A           ; None        ; -2.642 ns ; RESETN ; AC[13] ; CLOCK    ;
; N/A           ; None        ; -2.642 ns ; RESETN ; AC[14] ; CLOCK    ;
; N/A           ; None        ; -2.644 ns ; RESETN ; AC[5]  ; CLOCK    ;
; N/A           ; None        ; -2.656 ns ; RESETN ; PC[0]  ; CLOCK    ;
; N/A           ; None        ; -2.656 ns ; RESETN ; PC[1]  ; CLOCK    ;
; N/A           ; None        ; -2.656 ns ; RESETN ; PC[2]  ; CLOCK    ;
; N/A           ; None        ; -2.656 ns ; RESETN ; PC[3]  ; CLOCK    ;
; N/A           ; None        ; -2.656 ns ; RESETN ; PC[4]  ; CLOCK    ;
; N/A           ; None        ; -2.656 ns ; RESETN ; PC[5]  ; CLOCK    ;
; N/A           ; None        ; -2.656 ns ; RESETN ; PC[9]  ; CLOCK    ;
; N/A           ; None        ; -2.838 ns ; RESETN ; IR[5]  ; CLOCK    ;
; N/A           ; None        ; -2.937 ns ; RESETN ; PC[6]  ; CLOCK    ;
; N/A           ; None        ; -2.937 ns ; RESETN ; PC[7]  ; CLOCK    ;
; N/A           ; None        ; -2.937 ns ; RESETN ; PC[8]  ; CLOCK    ;
+---------------+-------------+-----------+--------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Feb 26 02:05:37 2015
Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off scomp -c scomp --speed=6
Info: Started post-fitting delay annotation
Warning: Found 78 output pins without output pin load capacitance assignment
    Info: Pin "IO_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_OUT[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_OUT[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_OUT[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_OUT[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_OUT[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_OUT[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_OUT[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_OUT[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_OUT[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_OUT[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AC_OUT[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MDR_OUT[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MAR_OUT[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MAR_OUT[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MAR_OUT[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MAR_OUT[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MAR_OUT[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MAR_OUT[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MAR_OUT[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MAR_OUT[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MAR_OUT[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MAR_OUT[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_WRITE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_CYCLE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Info: Clock "CLOCK" has Internal fmax of 64.69 MHz between source memory "altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg" and destination register "AC[10]" (period= 15.458 ns)
    Info: + Longest memory to register delay is 7.499 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y23; Fanout = 4; MEM Node = 'altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y23; Fanout = 5; MEM Node = 'altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4]'
        Info: 3: + IC(0.973 ns) + CELL(0.150 ns) = 4.116 ns; Loc. = LCCOMB_X53_Y24_N0; Fanout = 1; COMB Node = 'Add1~26'
        Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 4.509 ns; Loc. = LCCOMB_X53_Y24_N10; Fanout = 2; COMB Node = 'Add1~27'
        Info: 5: + IC(0.677 ns) + CELL(0.393 ns) = 5.579 ns; Loc. = LCCOMB_X55_Y24_N26; Fanout = 2; COMB Node = 'Add1~29'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.650 ns; Loc. = LCCOMB_X55_Y24_N28; Fanout = 2; COMB Node = 'Add1~34'
        Info: 7: + IC(0.000 ns) + CELL(0.146 ns) = 5.796 ns; Loc. = LCCOMB_X55_Y24_N30; Fanout = 2; COMB Node = 'Add1~39'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.867 ns; Loc. = LCCOMB_X55_Y23_N0; Fanout = 2; COMB Node = 'Add1~44'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.938 ns; Loc. = LCCOMB_X55_Y23_N2; Fanout = 2; COMB Node = 'Add1~49'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.009 ns; Loc. = LCCOMB_X55_Y23_N4; Fanout = 2; COMB Node = 'Add1~54'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 6.419 ns; Loc. = LCCOMB_X55_Y23_N6; Fanout = 1; COMB Node = 'Add1~58'
        Info: 12: + IC(0.725 ns) + CELL(0.271 ns) = 7.415 ns; Loc. = LCCOMB_X56_Y24_N16; Fanout = 1; COMB Node = 'Selector16~2'
        Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 7.499 ns; Loc. = LCFF_X56_Y24_N17; Fanout = 6; REG Node = 'AC[10]'
        Info: Total cell delay = 4.881 ns ( 65.09 % )
        Info: Total interconnect delay = 2.618 ns ( 34.91 % )
    Info: - Smallest clock skew is -0.057 ns
        Info: + Shortest clock path from clock "CLOCK" to destination register is 2.670 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 135; COMB Node = 'CLOCK~clkctrl'
            Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X56_Y24_N17; Fanout = 6; REG Node = 'AC[10]'
            Info: Total cell delay = 1.536 ns ( 57.53 % )
            Info: Total interconnect delay = 1.134 ns ( 42.47 % )
        Info: - Longest clock path from clock "CLOCK" to source memory is 2.727 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 135; COMB Node = 'CLOCK~clkctrl'
            Info: 3: + IC(0.949 ns) + CELL(0.661 ns) = 2.727 ns; Loc. = M4K_X52_Y23; Fanout = 4; MEM Node = 'altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg'
            Info: Total cell delay = 1.660 ns ( 60.87 % )
            Info: Total interconnect delay = 1.067 ns ( 39.13 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "PC[6]" (data pin = "RESETN", clock pin = "CLOCK") is 3.167 ns
    Info: + Longest pin to register delay is 5.875 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'RESETN'
        Info: 2: + IC(2.836 ns) + CELL(0.419 ns) = 4.254 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 10; COMB Node = 'PC[0]~8'
        Info: 3: + IC(0.961 ns) + CELL(0.660 ns) = 5.875 ns; Loc. = LCFF_X53_Y23_N17; Fanout = 4; REG Node = 'PC[6]'
        Info: Total cell delay = 2.078 ns ( 35.37 % )
        Info: Total interconnect delay = 3.797 ns ( 64.63 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK" to destination register is 2.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 135; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X53_Y23_N17; Fanout = 4; REG Node = 'PC[6]'
        Info: Total cell delay = 1.536 ns ( 57.49 % )
        Info: Total interconnect delay = 1.136 ns ( 42.51 % )
Info: tco from clock "CLOCK" to destination pin "MDR_OUT[4]" through memory "altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg" is 11.015 ns
    Info: + Longest clock path from clock "CLOCK" to source memory is 2.727 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 135; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.949 ns) + CELL(0.661 ns) = 2.727 ns; Loc. = M4K_X52_Y23; Fanout = 4; MEM Node = 'altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg'
        Info: Total cell delay = 1.660 ns ( 60.87 % )
        Info: Total interconnect delay = 1.067 ns ( 39.13 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 8.079 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y23; Fanout = 4; MEM Node = 'altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y23; Fanout = 5; MEM Node = 'altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4]'
        Info: 3: + IC(2.454 ns) + CELL(2.632 ns) = 8.079 ns; Loc. = PIN_P24; Fanout = 0; PIN Node = 'MDR_OUT[4]'
        Info: Total cell delay = 5.625 ns ( 69.62 % )
        Info: Total interconnect delay = 2.454 ns ( 30.38 % )
Info: th for register "MW" (data pin = "RESETN", clock pin = "CLOCK") is -0.989 ns
    Info: + Longest clock path from clock "CLOCK" to destination register is 2.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 135; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X51_Y25_N17; Fanout = 5; REG Node = 'MW'
        Info: Total cell delay = 1.536 ns ( 57.94 % )
        Info: Total interconnect delay = 1.115 ns ( 42.06 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'RESETN'
        Info: 2: + IC(2.247 ns) + CELL(0.660 ns) = 3.906 ns; Loc. = LCFF_X51_Y25_N17; Fanout = 5; REG Node = 'MW'
        Info: Total cell delay = 1.659 ns ( 42.47 % )
        Info: Total interconnect delay = 2.247 ns ( 57.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Thu Feb 26 02:05:38 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


