Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 10 18:34:30 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_chronometer_control_sets_placed.rpt
| Design       : test_chronometer
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |            9 |
| No           | No                    | Yes                    |              69 |           21 |
| No           | Yes                   | No                     |              13 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+----------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                 | U_DISPLAY_CONTROLLER/AND_70[7]_i_1_n_0 |                1 |              1 |
|  CLK_IBUF_BUFG |                                 | U_DISPLAY_CONTROLLER/cntReg[0]         |                1 |              1 |
|  CLK_IBUF_BUFG |                                 | U_DISPLAY_CONTROLLER/cntReg[2]         |                1 |              2 |
|  CLK_IBUF_BUFG |                                 | U_DISPLAY_CONTROLLER/cntReg[1]         |                1 |              4 |
|  CLK_IBUF_BUFG | U_CHRONOMETER/PROut_reg_n_0     | RST_IBUF                               |                2 |              4 |
|  CLK_IBUF_BUFG | U_CHRONOMETER/h_0               | RST_IBUF                               |                2 |              4 |
|  CLK_IBUF_BUFG | U_CHRONOMETER/m_0               | RST_IBUF                               |                1 |              4 |
|  CLK_IBUF_BUFG | U_CHRONOMETER/h_1               | RST_IBUF                               |                1 |              4 |
|  CLK_IBUF_BUFG | U_CHRONOMETER/m_1               | RST_IBUF                               |                1 |              4 |
|  CLK_IBUF_BUFG | U_CHRONOMETER/s_0               | RST_IBUF                               |                1 |              4 |
|  CLK_IBUF_BUFG | U_CHRONOMETER/ms_1              | RST_IBUF                               |                2 |              4 |
|  CLK_IBUF_BUFG | U_CHRONOMETER/s_1               | RST_IBUF                               |                1 |              4 |
|  CLK_IBUF_BUFG |                                 | U_DISPLAY_CONTROLLER/sel0[3]           |                1 |              5 |
|  CLK_IBUF_BUFG | U_CHRONOMETER/count[31]_i_1_n_0 | RST_IBUF                               |               14 |             32 |
|  CLK_IBUF_BUFG |                                 |                                        |                9 |             34 |
|  CLK_IBUF_BUFG |                                 | RST_IBUF                               |               21 |             69 |
+----------------+---------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 4      |                     9 |
| 5      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


