# hello_world_uvm
UVM Hello World 

This is a test bench based on source code from EDA Playground annotated by Martin to facilitate learning SystemVerilog language and universal verification methodology (UVM) conceptual constructs essential to building your first simulation-based verification environment.

Original / reference source code courtesy of EDA Playground
https://www.edaplayground.com/x/296