module romchoose (clk,addrin,select,signalout)
input [9:0] addrin;
input clk:
input [1:0] select;
output signalout;

reg [9:0] signalout;
wire [9:0]q1,q2,q3;

sinrom sin_inst(.address(addrin),.clock(clk),.q(q1));
square square_inst(.address(addrin),.clock(clk),.q(q2));
triangle tri_inst(.address(addrin),.clock(clk),.q(q3));

always @(select) 
begin
	case(select)
	2b'00: signalout<=q1;
	2b'01: signalout<=q2;
	2b'10: signalout<=q3;
	endcase
end

endmodule