# sva2rtl

This is an old tool to convert SystemVerilog Assertion code to synthesizable RTL code.
This was developped for a Japanese EDA company, but the company died and never paid the development fee.
So I decided to open source it.

Detailed architecture can be found in doc/SVA2RTLPaper.pdf.
