5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (multi_exp4.vcd) 2 -o (multi_exp4.cdd) 2 -v (multi_exp4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 multi_exp4.v 8 28 1 
2 1 11 11 11 120012 1 1 1008 0 0 1 1 d
2 2 11 11 11 e000e 2 1 100c 0 0 1 1 c
2 3 11 11 11 d0013 2 8 20128c 1 2 1 18 0 1 1 0 1 0
2 4 11 11 11 90009 2 1 100c 0 0 1 1 b
2 5 11 11 11 90013 2 8 138c 3 4 1 18 0 1 1 1 1 0
2 6 11 11 11 50005 0 1 1410 0 0 1 1 a
2 7 11 11 11 50013 3 36 e 5 6
1 b 1 10 70005 1 0 0 0 1 17 0 1 0 1 0 0
1 c 2 10 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 d 3 10 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 a 4 11 60005 1 0 0 0 1 17 1 1 0 1 0 0
4 7 f 7 7 7
3 1 main.u$0 "main.u$0" 0 multi_exp4.v 13 26 1 
