============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
  Generated on:           Jun 27 2025  03:34:01 pm
  Module:                 accel
  Technology libraries:   gf22nspllogl20edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C 2022.02.17
                          gf22nspllogl20edf116f_SSG_0P72V_0P00V_0P00V_0P00V_125C 2022.01.28
                          IN22FDX_S1DV_NFVG_W00128B080M04C128_116cpp_SSG_0P720V_0P720V_0P000V_0P000V_125C 
                          IN22FDX_S1DV_NFVG_W01040B032M04C256_116cpp_SSG_0P720V_0P720V_0P000V_0P000V_125C 
                          IN22FDX_S1DV_NFVG_W09216B064M16C256_116cpp_SSG_0P720V_0P720V_0P000V_0P000V_125C 
                          physical_cells 
  Operating conditions:   SSG_0P72V_0P00V_0P00V_0P00V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Unconnected/logic driven clocks

The following sequential clock pins are either unconnected or driven by a logic 
constant:                                                                       

pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[1].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[1].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[1].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[1].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[2].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[2].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[2].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[2].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[3].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[3].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[3].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff1_mem_inst/[3].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[1].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[1].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[1].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[1].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[2].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[2].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[2].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[2].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[3].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[3].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[3].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wff2_mem_inst/[3].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[0].wl_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wl_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[0].wl_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[0].wl_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[1].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[1].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[1].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[1].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[2].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[2].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[2].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[2].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[3].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[3].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[3].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff1_mem_inst/[3].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[1].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[1].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[1].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[1].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[2].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[2].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[2].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[2].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[3].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[3].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[3].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wff2_mem_inst/[3].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[1].wl_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wl_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[1].wl_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[1].wl_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[1].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[1].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[1].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[1].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[2].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[2].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[2].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[2].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[3].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[3].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[3].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff1_mem_inst/[3].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[1].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[1].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[1].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[1].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[2].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[2].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[2].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[2].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[3].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[3].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[3].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wff2_mem_inst/[3].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[2].wl_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wl_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[2].wl_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[2].wl_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[1].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[1].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[1].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[1].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[2].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[2].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[2].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[2].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[3].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[3].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[3].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff1_mem_inst/[3].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[1].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[1].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[1].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[1].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[2].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[2].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[2].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[2].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[3].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[3].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[3].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wff2_mem_inst/[3].mem_blk/mem/T_POWERGATE
pin:accel/ff/memory_instantiate[3].wl_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wl_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/ff/memory_instantiate[3].wl_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/ff/memory_instantiate[3].wl_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/qkv/memory_instantiate[0].wk_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/qkv/memory_instantiate[0].wk_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/qkv/memory_instantiate[0].wk_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/qkv/memory_instantiate[0].wk_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/qkv/memory_instantiate[0].wq_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/qkv/memory_instantiate[0].wq_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/qkv/memory_instantiate[0].wq_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/qkv/memory_instantiate[0].wq_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/qkv/memory_instantiate[0].wv_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/qkv/memory_instantiate[0].wv_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/qkv/memory_instantiate[0].wv_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/qkv/memory_instantiate[0].wv_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/qkv/memory_instantiate[1].wk_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/qkv/memory_instantiate[1].wk_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/qkv/memory_instantiate[1].wk_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/qkv/memory_instantiate[1].wk_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/qkv/memory_instantiate[1].wq_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/qkv/memory_instantiate[1].wq_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/qkv/memory_instantiate[1].wq_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/qkv/memory_instantiate[1].wq_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/qkv/memory_instantiate[1].wv_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/qkv/memory_instantiate[1].wv_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/qkv/memory_instantiate[1].wv_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/qkv/memory_instantiate[1].wv_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/qkv/memory_instantiate[2].wk_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/qkv/memory_instantiate[2].wk_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/qkv/memory_instantiate[2].wk_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/qkv/memory_instantiate[2].wk_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/qkv/memory_instantiate[2].wq_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/qkv/memory_instantiate[2].wq_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/qkv/memory_instantiate[2].wq_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/qkv/memory_instantiate[2].wq_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/qkv/memory_instantiate[2].wv_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/qkv/memory_instantiate[2].wv_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/qkv/memory_instantiate[2].wv_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/qkv/memory_instantiate[2].wv_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/qkv/memory_instantiate[3].wk_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/qkv/memory_instantiate[3].wk_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/qkv/memory_instantiate[3].wk_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/qkv/memory_instantiate[3].wk_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/qkv/memory_instantiate[3].wq_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/qkv/memory_instantiate[3].wq_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/qkv/memory_instantiate[3].wq_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/qkv/memory_instantiate[3].wq_mem_inst/[0].mem_blk/mem/T_POWERGATE
pin:accel/qkv/memory_instantiate[3].wv_mem_inst/[0].mem_blk/mem/DEEPSLEEP
pin:accel/qkv/memory_instantiate[3].wv_mem_inst/[0].mem_blk/mem/POWERGATE
pin:accel/qkv/memory_instantiate[3].wv_mem_inst/[0].mem_blk/mem/T_DEEPSLEEP
pin:accel/qkv/memory_instantiate[3].wv_mem_inst/[0].mem_blk/mem/T_POWERGATE
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set .  
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:accel/H_dim[0]
port:accel/H_dim[10]
port:accel/H_dim[11]
port:accel/H_dim[12]
port:accel/H_dim[13]
port:accel/H_dim[14]
port:accel/H_dim[15]
port:accel/H_dim[1]
port:accel/H_dim[2]
port:accel/H_dim[3]
port:accel/H_dim[4]
port:accel/H_dim[5]
port:accel/H_dim[6]
port:accel/H_dim[7]
port:accel/H_dim[8]
port:accel/H_dim[9]
port:accel/data_in[0]
port:accel/data_in[1]
port:accel/data_in[2]
port:accel/data_in[3]
port:accel/mem_addr[0]
port:accel/mem_addr[10]
port:accel/mem_addr[11]
port:accel/mem_addr[12]
port:accel/mem_addr[13]
port:accel/mem_addr[14]
port:accel/mem_addr[15]
port:accel/mem_addr[1]
port:accel/mem_addr[2]
port:accel/mem_addr[3]
port:accel/mem_addr[4]
port:accel/mem_addr[5]
port:accel/mem_addr[6]
port:accel/mem_addr[7]
port:accel/mem_addr[8]
port:accel/mem_addr[9]
port:accel/mem_en
port:accel/mem_sel[0]
port:accel/mem_sel[1]
port:accel/mem_sel[2]
port:accel/mem_wr
port:accel/num_Xff[0]
port:accel/num_Xff[10]
port:accel/num_Xff[11]
port:accel/num_Xff[12]
port:accel/num_Xff[13]
port:accel/num_Xff[14]
port:accel/num_Xff[15]
port:accel/num_Xff[1]
port:accel/num_Xff[2]
port:accel/num_Xff[3]
port:accel/num_Xff[4]
port:accel/num_Xff[5]
port:accel/num_Xff[6]
port:accel/num_Xff[7]
port:accel/num_Xff[8]
port:accel/num_Xff[9]
port:accel/qkv_dim[0]
port:accel/qkv_dim[10]
port:accel/qkv_dim[11]
port:accel/qkv_dim[12]
port:accel/qkv_dim[13]
port:accel/qkv_dim[14]
port:accel/qkv_dim[15]
port:accel/qkv_dim[1]
port:accel/qkv_dim[2]
port:accel/qkv_dim[3]
port:accel/qkv_dim[4]
port:accel/qkv_dim[5]
port:accel/qkv_dim[6]
port:accel/qkv_dim[7]
port:accel/qkv_dim[8]
port:accel/qkv_dim[9]
port:accel/rst
port:accel/start
port:accel/wrd_addr[0]
port:accel/wrd_addr[1]
port:accel/wrd_addr[2]
port:accel/wrd_addr[3]
port:accel/wrd_addr[4]
port:accel/wrd_addr[5]
port:accel/wrd_addr[6]
port:accel/wrd_addr[7]
port:accel/wrd_addr[8]
port:accel/wrd_addr[9]
port:accel/x_dim[0]
port:accel/x_dim[10]
port:accel/x_dim[11]
port:accel/x_dim[12]
port:accel/x_dim[13]
port:accel/x_dim[14]
port:accel/x_dim[15]
port:accel/x_dim[1]
port:accel/x_dim[2]
port:accel/x_dim[3]
port:accel/x_dim[4]
port:accel/x_dim[5]
port:accel/x_dim[6]
port:accel/x_dim[7]
port:accel/x_dim[8]
port:accel/x_dim[9]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set . As a result the load  
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:accel/data_out[0]
port:accel/data_out[1]
port:accel/data_out[2]
port:accel/data_out[3]
port:accel/input_rdy
port:accel/output_rdy
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                                         192
 Sequential data pins driven by a clock signal                                             0
 Sequential clock pins without clock waveform                                              0
 Sequential clock pins with multiple clock waveforms                                       0
 Generated clocks without clock waveform                                                   0
 Generated clocks with incompatible options                                                0
 Generated clocks with multi-master clock                                                  0
 Generated clocks with master clock not reaching the generated clock target                0
 Paths constrained with different clocks                                                   0
 Loop-breaking cells for combinational feedback                                            0
 Nets with multiple drivers                                                                0
 Timing exceptions with no effect                                                          0
 Suspicious multi_cycle exceptions                                                         0
 Pins/ports with conflicting case constants                                                0
 Inputs without clocked external delays                                                    0
 Outputs without clocked external delays                                                   0
 Inputs without external driver/transition                                               101
 Outputs without external load                                                             6
 Exceptions with invalid timing start-/endpoints                                           0

                                                                           Total:        299

