// Seed: 237911937
module module_0;
  type_3(
      id_0, id_0
  );
  logic id_1;
  logic id_2;
  assign id_0 = (1);
  always @(negedge id_2 & 1) begin
    id_2 = id_0;
  end
endmodule
