// [Asm] pre_assigned_registers: Insn(iref=%15) -> fv17, Insn(iref=%28) -> v30, Insn(iref=%9) -> v11, Insn(iref=%16) -> v18, Insn(iref=%24) -> v26, Insn(iref=%8) -> fv10, Insn(iref=%10) -> v12, Insn(iref=%27) -> v29, Insn(iref=%14) -> v16, Insn(iref=%25) -> v27, Insn(iref=%5) -> v7, Insn(iref=%0) -> v2, Insn(iref=%19) -> v21, Insn(iref=%4) -> v6, Insn(iref=%3) -> v5, Insn(iref=%18) -> v20, Insn(iref=%13) -> v15, Insn(iref=%7) -> v9, Insn(iref=%22) -> v24, Insn(iref=%17) -> v19, Insn(iref=%23) -> v25, Insn(iref=%2) -> fv4, Insn(iref=%1) -> v3, Insn(iref=%20) -> v22, Insn(iref=%11) -> v13, Insn(iref=%26) -> v28, Self(fref=f4) -> v0, Insn(iref=%21) -> v23, Insn(iref=%6) -> v8, Insn(iref=%12) -> v14
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v2]
// [Asm] live_set: [zero, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [v3]
// [Asm] live_set: [v2, zero, v3]
// [Asm] move_origin: []
// [Asm] defined: v3 is X
// [Asm] defs: [fv4]
// [Asm] live_set: [fv4, zero, v3]
// [Asm] move_origin: []
// [Asm] defined: fv4 is F
// [Asm] defs: []
// [Asm] live_set: [fv4, zero, v3]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [fv4, zero, a0]
// [Asm] move_origin: [v3]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [fv4, zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v5]
// [Asm] live_set: [fv4, zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v5 is X
// [Asm] defs: []
// [Asm] live_set: [fv4, zero]
// [Asm] move_origin: []
// [Asm] defs: [v6]
// [Asm] live_set: [v6, zero]
// [Asm] move_origin: []
// [Asm] defined: v6 is X
// [Asm] defs: []
// [Asm] live_set: [v6, zero]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: [v6]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v7]
// [Asm] live_set: [zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v7 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v8]
// [Asm] live_set: [zero, v8]
// [Asm] move_origin: [a0]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v9]
// [Asm] live_set: [zero, v9, v8]
// [Asm] move_origin: []
// [Asm] defined: v9 is X
// [Asm] defs: [fv10]
// [Asm] live_set: [fv10, zero, v9, v8]
// [Asm] move_origin: []
// [Asm] defined: fv10 is F
// [Asm] defs: [v11]
// [Asm] live_set: [v11, fv10, zero, v9]
// [Asm] move_origin: []
// [Asm] defined: v11 is X
// [Asm] defs: []
// [Asm] live_set: [v11, fv10, zero, v9]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v11, fv10, zero, a0]
// [Asm] move_origin: [v9]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v11, fv10, zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v12]
// [Asm] live_set: [v11, fv10, zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v12 is X
// [Asm] defs: []
// [Asm] live_set: [v11, fv10, zero]
// [Asm] move_origin: []
// [Asm] defs: [v13]
// [Asm] live_set: [v11, zero, v13]
// [Asm] move_origin: []
// [Asm] defined: v13 is X
// [Asm] defs: []
// [Asm] live_set: [v11, zero, v13]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v11, zero, a0]
// [Asm] move_origin: [v13]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v11, zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v14]
// [Asm] live_set: [v11, zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v14 is X
// [Asm] defs: []
// [Asm] live_set: [v11, zero]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v11, zero]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: [v11]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v15]
// [Asm] live_set: [zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v15 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v16]
// [Asm] live_set: [v16, zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v16 is X
// [Asm] defs: []
// [Asm] live_set: [v16, zero]
// [Asm] move_origin: []
// [Asm] defs: [fv17]
// [Asm] live_set: [v16, zero, fv17]
// [Asm] move_origin: []
// [Asm] defined: fv17 is F
// [Asm] defs: [v18]
// [Asm] live_set: [v16, v18, zero, fv17]
// [Asm] move_origin: []
// [Asm] defined: v18 is X
// [Asm] defs: [v19]
// [Asm] live_set: [v19, v18, zero, fv17]
// [Asm] move_origin: []
// [Asm] defined: v19 is X
// [Asm] defs: [v20]
// [Asm] live_set: [v19, v18, zero, v20]
// [Asm] move_origin: []
// [Asm] defined: v20 is X
// [Asm] defs: []
// [Asm] live_set: [v19, v18, zero, v20]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v19, v18, zero, a0]
// [Asm] move_origin: [v20]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v19, v18, zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v21]
// [Asm] live_set: [v19, v18, zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v21 is X
// [Asm] defs: []
// [Asm] live_set: [v19, v18, zero]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v19, v18, zero]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v19, zero, a0]
// [Asm] move_origin: [v18]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v19, zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v22]
// [Asm] live_set: [v19, zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v22 is X
// [Asm] defs: []
// [Asm] live_set: [v19, zero]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v19, zero]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: [v19]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v23]
// [Asm] live_set: [zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v23 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v24]
// [Asm] live_set: [v24, zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v24 is X
// [Asm] defs: []
// [Asm] live_set: [v24, zero]
// [Asm] move_origin: []
// [Asm] defs: [v25]
// [Asm] live_set: [v25, v24, zero]
// [Asm] move_origin: []
// [Asm] defined: v25 is X
// [Asm] defs: [v26]
// [Asm] live_set: [v25, v24, zero, v26]
// [Asm] move_origin: []
// [Asm] defined: v26 is X
// [Asm] defs: [v27]
// [Asm] live_set: [v25, zero, v26, v27]
// [Asm] move_origin: []
// [Asm] defined: v27 is X
// [Asm] defs: []
// [Asm] live_set: [v25, zero, v26, v27]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v27, zero, v26, a0]
// [Asm] move_origin: [v25]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v27, zero, v26, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v28]
// [Asm] live_set: [zero, v26, v27]
// [Asm] move_origin: [a0]
// [Asm] defined: v28 is X
// [Asm] defs: []
// [Asm] live_set: [zero, v26, v27]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero, v26, v27]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0, v27]
// [Asm] move_origin: [v26]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0, v27]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v29]
// [Asm] live_set: [zero, v27]
// [Asm] move_origin: [a0]
// [Asm] defined: v29 is X
// [Asm] defs: []
// [Asm] live_set: [zero, v27]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero, v27]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: [v27]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v30]
// [Asm] live_set: [zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v30 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [zero]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of main16_4"];
// [Asm]   r0 [label="t0", color=blue];
// [Asm]   r38 [label="v29 ← a0", color=green];
// [Asm]   r33 [label="v24 ← a1", color=green];
// [Asm]   r9 [label="a3", color=blue];
// [Asm]   r26 [label="v16 ← a0", color=green];
// [Asm]   r6 [label="t4", color=blue];
// [Asm]   r13 [label="a7", color=blue];
// [Asm]   r4 [label="t2", color=blue];
// [Asm]   r29 [label="v20 ← a0", color=green];
// [Asm]   r35 [label="v26 ← s0", color=green];
// [Asm]   r7 [label="a1", color=blue];
// [Asm]   r10 [label="a4", color=blue];
// [Asm]   r8 [label="a2", color=blue];
// [Asm]   r5 [label="t3", color=blue];
// [Asm]   r36 [label="v27 ← s1", color=green];
// [Asm]   r32 [label="v23 ← a0", color=green];
// [Asm]   r24 [label="v14 ← a0", color=green];
// [Asm]   r15 [label="v3 ← a1", color=green];
// [Asm]   r31 [label="v22 ← a0", color=green];
// [Asm]   r39 [label="v30 ← a0", color=green];
// [Asm]   r17 [label="v6 ← a0", color=green];
// [Asm]   r12 [label="a6", color=blue];
// [Asm]   r37 [label="v28 ← a0", color=green];
// [Asm]   r20 [label="v9 ← a0", color=green];
// [Asm]   r23 [label="v13 ← a0", color=green];
// [Asm]   r3 [label="t1", color=blue];
// [Asm]   r27 [label="v18 ← s0", color=green];
// [Asm]   r1 [label="zero", color=blue];
// [Asm]   r28 [label="v19 ← s1", color=green];
// [Asm]   r11 [label="a5", color=blue];
// [Asm]   r34 [label="v25 ← a0", color=green];
// [Asm]   r22 [label="v12 ← a0", color=green];
// [Asm]   r14 [label="v2 ← a0", color=green];
// [Asm]   r30 [label="v21 ← a0", color=green];
// [Asm]   r25 [label="v15 ← a0", color=green];
// [Asm]   r2 [label="a0", color=blue];
// [Asm]   r16 [label="v5 ← a0", color=green];
// [Asm]   r18 [label="v7 ← a0", color=green];
// [Asm]   r19 [label="v8 ← a1", color=green];
// [Asm]   r21 [label="v11 ← s0", color=green];
// [Asm]   r36 -- r38;
// [Asm]   r6 -- r21;
// [Asm]   r21 -- r24;
// [Asm]   r12 -- r35;
// [Asm]   r0 -- r36;
// [Asm]   r5 -- r21;
// [Asm]   r1 -- r12;
// [Asm]   r7 -- r21;
// [Asm]   r1 -- r26;
// [Asm]   r6 -- r36;
// [Asm]   r6 -- r35;
// [Asm]   r11 -- r35;
// [Asm]   r1 -- r37;
// [Asm]   r1 -- r30;
// [Asm]   r9 -- r27;
// [Asm]   r8 -- r36;
// [Asm]   r27 -- r29;
// [Asm]   r13 -- r36;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r18;
// [Asm]   r1 -- r19;
// [Asm]   r1 -- r10;
// [Asm]   r0 -- r28;
// [Asm]   r28 -- r30;
// [Asm]   r2 -- r10;
// [Asm]   r1 -- r17;
// [Asm]   r1 -- r20;
// [Asm]   r4 -- r27;
// [Asm]   r27 -- r28;
// [Asm]   r13 -- r28;
// [Asm]   r2 -- r7;
// [Asm]   r1 -- r33;
// [Asm]   r1 -- r16;
// [Asm]   r7 -- r27;
// [Asm]   r7 -- r35;
// [Asm]   r4 -- r35;
// [Asm]   r27 -- r30;
// [Asm]   r4 -- r21;
// [Asm]   r1 -- r31;
// [Asm]   r1 -- r9;
// [Asm]   r26 -- r27;
// [Asm]   r5 -- r35;
// [Asm]   r2 -- r6;
// [Asm]   r12 -- r28;
// [Asm]   r0 -- r2;
// [Asm]   r9 -- r28;
// [Asm]   r1 -- r21;
// [Asm]   r4 -- r28;
// [Asm]   r2 -- r12;
// [Asm]   r2 -- r8;
// [Asm]   r1 -- r27;
// [Asm]   r1 -- r2;
// [Asm]   r2 -- r5;
// [Asm]   r28 -- r29;
// [Asm]   r0 -- r1;
// [Asm]   r2 -- r13;
// [Asm]   r3 -- r27;
// [Asm]   r1 -- r11;
// [Asm]   r8 -- r21;
// [Asm]   r2 -- r36;
// [Asm]   r35 -- r37;
// [Asm]   r1 -- r38;
// [Asm]   r13 -- r35;
// [Asm]   r1 -- r6;
// [Asm]   r3 -- r35;
// [Asm]   r1 -- r5;
// [Asm]   r12 -- r21;
// [Asm]   r1 -- r35;
// [Asm]   r21 -- r22;
// [Asm]   r13 -- r21;
// [Asm]   r10 -- r35;
// [Asm]   r11 -- r36;
// [Asm]   r14 -- r15;
// [Asm]   r5 -- r36;
// [Asm]   r36 -- r37;
// [Asm]   r35 -- r36;
// [Asm]   r34 -- r35;
// [Asm]   r28 -- r31;
// [Asm]   r9 -- r35;
// [Asm]   r1 -- r8;
// [Asm]   r2 -- r4;
// [Asm]   r1 -- r34;
// [Asm]   r1 -- r23;
// [Asm]   r8 -- r27;
// [Asm]   r12 -- r36;
// [Asm]   r1 -- r22;
// [Asm]   r1 -- r32;
// [Asm]   r0 -- r21;
// [Asm]   r1 -- r15;
// [Asm]   r1 -- r13;
// [Asm]   r3 -- r28;
// [Asm]   r33 -- r35;
// [Asm]   r10 -- r27;
// [Asm]   r2 -- r11;
// [Asm]   r0 -- r35;
// [Asm]   r1 -- r28;
// [Asm]   r7 -- r28;
// [Asm]   r1 -- r39;
// [Asm]   r21 -- r23;
// [Asm]   r33 -- r34;
// [Asm]   r8 -- r28;
// [Asm]   r6 -- r27;
// [Asm]   r2 -- r28;
// [Asm]   r10 -- r28;
// [Asm]   r5 -- r28;
// [Asm]   r3 -- r21;
// [Asm]   r6 -- r28;
// [Asm]   r1 -- r29;
// [Asm]   r34 -- r36;
// [Asm]   r8 -- r35;
// [Asm]   r9 -- r36;
// [Asm]   r7 -- r36;
// [Asm]   r1 -- r25;
// [Asm]   r2 -- r21;
// [Asm]   r4 -- r36;
// [Asm]   r3 -- r36;
// [Asm]   r10 -- r36;
// [Asm]   r5 -- r27;
// [Asm]   r12 -- r27;
// [Asm]   r11 -- r27;
// [Asm]   r2 -- r9;
// [Asm]   r2 -- r35;
// [Asm]   r1 -- r36;
// [Asm]   r1 -- r14;
// [Asm]   r1 -- r3;
// [Asm]   r0 -- r27;
// [Asm]   r2 -- r3;
// [Asm]   r11 -- r28;
// [Asm]   r20 -- r21;
// [Asm]   r10 -- r21;
// [Asm]   r2 -- r27;
// [Asm]   r13 -- r27;
// [Asm]   r11 -- r21;
// [Asm]   r1 -- r24;
// [Asm]   r19 -- r20;
// [Asm]   r9 -- r21;
// [Asm]   comment = "0:t0-> 1:zero-> 2:a0-> 21:v11-> 3:t1-> 27:v18-> 28:v19-> 4:t2-> 5:t3-> 35:v26-> 36:v27-> 6:t4-> 7:a1-> 8:a2-> 9:a3-> 10:a4-> 11:a5-> 12:a6-> 13:a7-> 29:v20-> 30:v21-> 34:v25-> 33:v24-> 37:v28-> 20:v9-> 19:v8-> 22:v12-> 23:v13-> 24:v14-> 26:v16-> 31:v22-> 38:v29-> 14:v2-> 15:v3-> 16:v5-> 17:v6-> 18:v7-> 25:v15-> 32:v23-> 39:v30"
// [Asm]   comment = "v29<-a0;v24<-a1;v16<-a0;v20<-a0;v26<-s0;v27<-s1;v23<-a0;v14<-a0;v3<-a1;v22<-a0;v30<-a0;v6<-a0;v28<-a0;v9<-a0;v13<-a0;v18<-s0;v19<-s1;v25<-a0;v12<-a0;v2<-a0;v21<-a0;v15<-a0;v5<-a0;v7<-a0;v8<-a1;v11<-s0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of main16_4"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r20 [label="fv10 ← fs0", color=green];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r19 [label="fv4 ← fs0", color=green];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r21 [label="fv17 ← fa0", color=green];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   r6 -- r19;
// [Asm]   r14 -- r19;
// [Asm]   r12 -- r20;
// [Asm]   r3 -- r19;
// [Asm]   r10 -- r20;
// [Asm]   r14 -- r20;
// [Asm]   r16 -- r20;
// [Asm]   r18 -- r19;
// [Asm]   r7 -- r19;
// [Asm]   r11 -- r20;
// [Asm]   r5 -- r20;
// [Asm]   r8 -- r19;
// [Asm]   r3 -- r20;
// [Asm]   r1 -- r19;
// [Asm]   r16 -- r19;
// [Asm]   r7 -- r20;
// [Asm]   r10 -- r19;
// [Asm]   r5 -- r19;
// [Asm]   r9 -- r20;
// [Asm]   r4 -- r20;
// [Asm]   r1 -- r20;
// [Asm]   r18 -- r20;
// [Asm]   r9 -- r19;
// [Asm]   r8 -- r20;
// [Asm]   r2 -- r19;
// [Asm]   r0 -- r19;
// [Asm]   r15 -- r20;
// [Asm]   r15 -- r19;
// [Asm]   r0 -- r20;
// [Asm]   r12 -- r19;
// [Asm]   r13 -- r20;
// [Asm]   r13 -- r19;
// [Asm]   r6 -- r20;
// [Asm]   r17 -- r19;
// [Asm]   r11 -- r19;
// [Asm]   r4 -- r19;
// [Asm]   r17 -- r20;
// [Asm]   r2 -- r20;
// [Asm]   comment = "0:ft0-> 19:fv4-> 1:ft1-> 20:fv10-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7-> 21:fv17"
// [Asm]   comment = "fv10<-fs0;fv4<-fs0;fv17<-fa0;"
// [Asm] }
// [Asm] 
// [Asm] subst   call return_i_d1_0 ->   call return_i_d1_0
// [Asm] subst   lw v3, 0(v2) ->   lw a1, 0(a0)
// [Asm] subst   fld fv4, 8(v2) ->   fld fs0, 8(a0)
// [Asm] subst   mv a0, v3 ->   mv a0, a1
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   fcvt.w.d v6, fv4, rtz ->   fcvt.w.d a0, fs0, rtz
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   call return_i_d_i4_1 ->   call return_i_d_i4_1
// [Asm] subst   mv v8, a0 ->   mv a1, a0
// [Asm] subst   lw v9, 0(v8) ->   lw a0, 0(a1)
// [Asm] subst   fld fv10, 8(v8) ->   fld fs0, 8(a1)
// [Asm] subst   lw v11, 16(v8) ->   lw s0, 16(a1)
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   fcvt.w.d v13, fv10, rtz ->   fcvt.w.d a0, fs0, rtz
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   mv a0, v11 ->   mv a0, s0
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   call return_d_i_i8_2 ->   call return_d_i_i8_2
// [Asm] subst   fld fv17, 0(v16) ->   fld fa0, 0(a0)
// [Asm] subst   lw v18, 8(v16) ->   lw s0, 8(a0)
// [Asm] subst   lw v19, 16(v16) ->   lw s1, 16(a0)
// [Asm] subst   fcvt.w.d v20, fv17, rtz ->   fcvt.w.d a0, fa0, rtz
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   mv a0, v18 ->   mv a0, s0
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   mv a0, v19 ->   mv a0, s1
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   call return_i_i_i12_3 ->   call return_i_i_i12_3
// [Asm] subst   mv v24, a0 ->   mv a1, a0
// [Asm] subst   lw v25, 0(v24) ->   lw a0, 0(a1)
// [Asm] subst   lw v26, 4(v24) ->   lw s0, 4(a1)
// [Asm] subst   lw v27, 8(v24) ->   lw s1, 8(a1)
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   mv a0, v26 ->   mv a0, s0
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   mv a0, v27 ->   mv a0, s1
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Mem(fref=f1, mref=m0) -> v2, Insn(iref=%0) -> v3, Self(fref=f1) -> v0
// [Asm] defs: []
// [Asm] live_set: [s11]
// [Asm] move_origin: []
// [Asm] defs: [v4]
// [Asm] live_set: [v4]
// [Asm] move_origin: []
// [Asm] defined: v4 is X
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defined: v2 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v2]
// [Asm] move_origin: [v2]
// [Asm] defined: s11 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v6, v2]
// [Asm] move_origin: []
// [Asm] defined: v6 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v7]
// [Asm] live_set: [v7, v2]
// [Asm] move_origin: []
// [Asm] defined: v7 is X
// [Asm] defs: [fv8]
// [Asm] live_set: [fv8, v2]
// [Asm] move_origin: []
// [Asm] defined: fv8 is F
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v9]
// [Asm] live_set: [v9, v2]
// [Asm] move_origin: []
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of return_i_d_i4_1"];
// [Asm]   r0 [label="v4 ← a0", color=green];
// [Asm]   r5 [label="v9 ← a1", color=green];
// [Asm]   r6 [label="a0", color=blue];
// [Asm]   r4 [label="v7 ← a1", color=green];
// [Asm]   r1 [label="v2 ← a0", color=green];
// [Asm]   r3 [label="v6 ← a1", color=green];
// [Asm]   r2 [label="s11", color=blue];
// [Asm]   r1 -- r3;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r5;
// [Asm]   comment = "0:v4-> 1:v2-> 3:v6-> 4:v7-> 5:v9-> 2:s11-> 6:a0"
// [Asm]   comment = "v4<-a0;v9<-a1;v7<-a1;v2<-a0;v6<-a1;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of return_i_d_i4_1"];
// [Asm]   r0 [label="fv8 ← fa0", color=green];
// [Asm]   comment = "0:fv8"
// [Asm]   comment = "fv8<-fa0;"
// [Asm] }
// [Asm] 
// [Asm] subst   addi v4, s11, -24 ->   addi a0, s11, -24
// [Asm] subst   andi v2, v4, -8 ->   andi a0, a0, -8
// [Asm] subst   mv s11, v2 ->   mv s11, a0
// [Asm] subst   li v6, 1 ->   li a1, 1
// [Asm] subst   sd v6, 0(v2) ->   sd a1, 0(a0)
// [Asm] subst   li v7, 4611686018427387904 ->   li a1, 4611686018427387904
// [Asm] subst   fmv.d.x fv8, v7 ->   fmv.d.x fa0, a1
// [Asm] subst   fsd fv8, 8(v2) ->   fsd fa0, 8(a0)
// [Asm] subst   li v9, 3 ->   li a1, 3
// [Asm] subst   sd v9, 16(v2) ->   sd a1, 16(a0)
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Self(fref=f10) -> v0, Insn(iref=%0) -> v2
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of T$start_10"];
// [Asm]   r0 [label="t0", color=blue];
// [Asm]   r5 [label="t4", color=blue];
// [Asm]   r3 [label="t2", color=blue];
// [Asm]   r2 [label="t1", color=blue];
// [Asm]   r9 [label="a4", color=blue];
// [Asm]   r6 [label="a1", color=blue];
// [Asm]   r13 [label="v2 ← a0", color=green];
// [Asm]   r4 [label="t3", color=blue];
// [Asm]   r1 [label="a0", color=blue];
// [Asm]   r11 [label="a6", color=blue];
// [Asm]   r7 [label="a2", color=blue];
// [Asm]   r10 [label="a5", color=blue];
// [Asm]   r12 [label="a7", color=blue];
// [Asm]   r8 [label="a3", color=blue];
// [Asm]   r1 -- r2;
// [Asm]   r1 -- r8;
// [Asm]   r1 -- r5;
// [Asm]   r1 -- r9;
// [Asm]   r0 -- r1;
// [Asm]   r1 -- r3;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r11;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r12;
// [Asm]   r1 -- r6;
// [Asm]   r1 -- r10;
// [Asm]   comment = "0:t0-> 1:a0-> 2:t1-> 3:t2-> 4:t3-> 5:t4-> 6:a1-> 7:a2-> 8:a3-> 9:a4-> 10:a5-> 11:a6-> 12:a7-> 13:v2"
// [Asm]   comment = "v2<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of T$start_10"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   call main16_4 ->   call main16_4
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Self(fref=f2) -> v0, Mem(fref=f2, mref=m0) -> v2, Insn(iref=%0) -> v3
// [Asm] defs: []
// [Asm] live_set: [s11]
// [Asm] move_origin: []
// [Asm] defs: [v4]
// [Asm] live_set: [v4]
// [Asm] move_origin: []
// [Asm] defined: v4 is X
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defined: v2 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v2]
// [Asm] move_origin: [v2]
// [Asm] defined: s11 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v6, v2]
// [Asm] move_origin: []
// [Asm] defined: v6 is X
// [Asm] defs: [fv7]
// [Asm] live_set: [fv7, v2]
// [Asm] move_origin: []
// [Asm] defined: fv7 is F
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v8]
// [Asm] live_set: [v8, v2]
// [Asm] move_origin: []
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v9]
// [Asm] live_set: [v9, v2]
// [Asm] move_origin: []
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of return_d_i_i8_2"];
// [Asm]   r0 [label="v4 ← a0", color=green];
// [Asm]   r5 [label="v9 ← a1", color=green];
// [Asm]   r6 [label="a0", color=blue];
// [Asm]   r4 [label="v8 ← a1", color=green];
// [Asm]   r1 [label="v2 ← a0", color=green];
// [Asm]   r3 [label="v6 ← a1", color=green];
// [Asm]   r2 [label="s11", color=blue];
// [Asm]   r1 -- r3;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r5;
// [Asm]   comment = "0:v4-> 1:v2-> 3:v6-> 4:v8-> 5:v9-> 2:s11-> 6:a0"
// [Asm]   comment = "v4<-a0;v9<-a1;v8<-a1;v2<-a0;v6<-a1;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of return_d_i_i8_2"];
// [Asm]   r0 [label="fv7 ← fa0", color=green];
// [Asm]   comment = "0:fv7"
// [Asm]   comment = "fv7<-fa0;"
// [Asm] }
// [Asm] 
// [Asm] subst   addi v4, s11, -24 ->   addi a0, s11, -24
// [Asm] subst   andi v2, v4, -8 ->   andi a0, a0, -8
// [Asm] subst   mv s11, v2 ->   mv s11, a0
// [Asm] subst   li v6, 4611686018427387904 ->   li a1, 4611686018427387904
// [Asm] subst   fmv.d.x fv7, v6 ->   fmv.d.x fa0, a1
// [Asm] subst   fsd fv7, 0(v2) ->   fsd fa0, 0(a0)
// [Asm] subst   li v8, 3 ->   li a1, 3
// [Asm] subst   sd v8, 8(v2) ->   sd a1, 8(a0)
// [Asm] subst   li v9, 4 ->   li a1, 4
// [Asm] subst   sd v9, 16(v2) ->   sd a1, 16(a0)
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Insn(iref=%0) -> v3, Self(fref=f3) -> v0, Mem(fref=f3, mref=m0) -> v2
// [Asm] defs: []
// [Asm] live_set: [s11]
// [Asm] move_origin: []
// [Asm] defs: [v4]
// [Asm] live_set: [v4]
// [Asm] move_origin: []
// [Asm] defined: v4 is X
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defined: v2 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v2]
// [Asm] move_origin: [v2]
// [Asm] defined: s11 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v6, v2]
// [Asm] move_origin: []
// [Asm] defined: v6 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v7]
// [Asm] live_set: [v7, v2]
// [Asm] move_origin: []
// [Asm] defined: v7 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v8]
// [Asm] live_set: [v8, v2]
// [Asm] move_origin: []
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of return_i_i_i12_3"];
// [Asm]   r0 [label="v4 ← a0", color=green];
// [Asm]   r5 [label="v8 ← a1", color=green];
// [Asm]   r6 [label="a0", color=blue];
// [Asm]   r4 [label="v7 ← a1", color=green];
// [Asm]   r1 [label="v2 ← a0", color=green];
// [Asm]   r3 [label="v6 ← a1", color=green];
// [Asm]   r2 [label="s11", color=blue];
// [Asm]   r1 -- r3;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r5;
// [Asm]   comment = "0:v4-> 1:v2-> 3:v6-> 4:v7-> 5:v8-> 2:s11-> 6:a0"
// [Asm]   comment = "v4<-a0;v8<-a1;v7<-a1;v2<-a0;v6<-a1;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of return_i_i_i12_3"];
// [Asm]   comment = ""
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   addi v4, s11, -12 ->   addi a0, s11, -12
// [Asm] subst   andi v2, v4, -8 ->   andi a0, a0, -8
// [Asm] subst   mv s11, v2 ->   mv s11, a0
// [Asm] subst   li v6, 1 ->   li a1, 1
// [Asm] subst   sw v6, 0(v2) ->   sw a1, 0(a0)
// [Asm] subst   li v7, 2 ->   li a1, 2
// [Asm] subst   sw v7, 4(v2) ->   sw a1, 4(a0)
// [Asm] subst   li v8, 3 ->   li a1, 3
// [Asm] subst   sw v8, 8(v2) ->   sw a1, 8(a0)
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Self(fref=f0) -> v0, Insn(iref=%0) -> v3, Mem(fref=f0, mref=m0) -> v2
// [Asm] defs: []
// [Asm] live_set: [s11]
// [Asm] move_origin: []
// [Asm] defs: [v4]
// [Asm] live_set: [v4]
// [Asm] move_origin: []
// [Asm] defined: v4 is X
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defined: v2 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v2]
// [Asm] move_origin: [v2]
// [Asm] defined: s11 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v6, v2]
// [Asm] move_origin: []
// [Asm] defined: v6 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v7]
// [Asm] live_set: [v7, v2]
// [Asm] move_origin: []
// [Asm] defined: v7 is X
// [Asm] defs: [fv8]
// [Asm] live_set: [fv8, v2]
// [Asm] move_origin: []
// [Asm] defined: fv8 is F
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of return_i_d1_0"];
// [Asm]   r0 [label="v4 ← a0", color=green];
// [Asm]   r5 [label="a0", color=blue];
// [Asm]   r4 [label="v7 ← a1", color=green];
// [Asm]   r1 [label="v2 ← a0", color=green];
// [Asm]   r3 [label="v6 ← a1", color=green];
// [Asm]   r2 [label="s11", color=blue];
// [Asm]   r1 -- r3;
// [Asm]   r1 -- r4;
// [Asm]   comment = "0:v4-> 1:v2-> 3:v6-> 4:v7-> 2:s11-> 5:a0"
// [Asm]   comment = "v4<-a0;v7<-a1;v2<-a0;v6<-a1;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of return_i_d1_0"];
// [Asm]   r0 [label="fv8 ← fa0", color=green];
// [Asm]   comment = "0:fv8"
// [Asm]   comment = "fv8<-fa0;"
// [Asm] }
// [Asm] 
// [Asm] subst   addi v4, s11, -16 ->   addi a0, s11, -16
// [Asm] subst   andi v2, v4, -8 ->   andi a0, a0, -8
// [Asm] subst   mv s11, v2 ->   mv s11, a0
// [Asm] subst   li v6, 1 ->   li a1, 1
// [Asm] subst   sd v6, 0(v2) ->   sd a1, 0(a0)
// [Asm] subst   li v7, 4611686018427387904 ->   li a1, 4611686018427387904
// [Asm] subst   fmv.d.x fv8, v7 ->   fmv.d.x fa0, a1
// [Asm] subst   fsd fv8, 8(v2) ->   fsd fa0, 8(a0)
// [Asm] subst   ret ->   ret
// [Asm] before colored: # leaf false
// [Asm] main16_4:
// [Asm] # block info: defs: [v22, a1, v28, fa1, fa2, ft6, a4, fa6, v20, v27, a6, ft5, ft10, v6, ft4, v5, ft9, fa4, ft2, a3, a7, fa7, fa3, ft3, t2, fv17, v3, v25, t1, fv10, v14, v16, v13, v26, v7, ft0, ft1, v12, v29, v8, v19, ft7, v11, v21, a5, a0, v30, a2, fv4, v24, v9, ft8, t3, t0, fa5, v18, v23, fa0, t4, v15, v2], uses: [v3, v11, v25, fv10, v16, a0, v13, v26, fv4, v24, v9, v18, zero, v20, v27, v8, v19, v6, fv17, v2], upward_exposed: [zero], params_defs: []
// [Asm] # live_in: [zero], live_out: []
// [Asm] # block parameters: []
// [Asm] .main16_4_0:
// [Asm]   # save_ctx1  # live: [zero]
// [Asm]   # save_ctx2  # live: [zero]
// [Asm]   call return_i_d1_0  # live: [zero, a0]
// [Asm]   mv v2, a0  # live: [zero, v2]
// [Asm]   # restore_ctx2  # live: [zero, v2]
// [Asm]   lw v3, 0(v2)  # live: [v2, zero, v3]
// [Asm]   fld fv4, 8(v2)  # live: [fv4, zero, v3]
// [Asm]   # save_ctx2  # live: [fv4, zero, v3]
// [Asm]   mv a0, v3  # live: [fv4, zero, a0]
// [Asm]   call minimbt_print_int  # live: [fv4, zero, a0]
// [Asm]   mv v5, a0  # live: [fv4, zero]
// [Asm]   # restore_ctx2  # live: [fv4, zero]
// [Asm]   fcvt.w.d v6, fv4, rtz  # live: [v6, zero]
// [Asm]   # save_ctx2  # live: [v6, zero]
// [Asm]   mv a0, v6  # live: [zero, a0]
// [Asm]   call minimbt_print_int  # live: [zero, a0]
// [Asm]   mv v7, a0  # live: [zero]
// [Asm]   # restore_ctx2  # live: [zero]
// [Asm]   # save_ctx2  # live: [zero]
// [Asm]   call return_i_d_i4_1  # live: [zero, a0]
// [Asm]   mv v8, a0  # live: [zero, v8]
// [Asm]   # restore_ctx2  # live: [zero, v8]
// [Asm]   lw v9, 0(v8)  # live: [zero, v9, v8]
// [Asm]   fld fv10, 8(v8)  # live: [fv10, zero, v9, v8]
// [Asm]   lw v11, 16(v8)  # live: [v11, fv10, zero, v9]
// [Asm]   # save_ctx2  # live: [v11, fv10, zero, v9]
// [Asm]   mv a0, v9  # live: [v11, fv10, zero, a0]
// [Asm]   call minimbt_print_int  # live: [v11, fv10, zero, a0]
// [Asm]   mv v12, a0  # live: [v11, fv10, zero]
// [Asm]   # restore_ctx2  # live: [v11, fv10, zero]
// [Asm]   fcvt.w.d v13, fv10, rtz  # live: [v11, zero, v13]
// [Asm]   # save_ctx2  # live: [v11, zero, v13]
// [Asm]   mv a0, v13  # live: [v11, zero, a0]
// [Asm]   call minimbt_print_int  # live: [v11, zero, a0]
// [Asm]   mv v14, a0  # live: [v11, zero]
// [Asm]   # restore_ctx2  # live: [v11, zero]
// [Asm]   # save_ctx2  # live: [v11, zero]
// [Asm]   mv a0, v11  # live: [zero, a0]
// [Asm]   call minimbt_print_int  # live: [zero, a0]
// [Asm]   mv v15, a0  # live: [zero]
// [Asm]   # restore_ctx2  # live: [zero]
// [Asm]   # save_ctx2  # live: [zero]
// [Asm]   call return_d_i_i8_2  # live: [zero, a0]
// [Asm]   mv v16, a0  # live: [v16, zero]
// [Asm]   # restore_ctx2  # live: [v16, zero]
// [Asm]   fld fv17, 0(v16)  # live: [v16, zero, fv17]
// [Asm]   lw v18, 8(v16)  # live: [v16, v18, zero, fv17]
// [Asm]   lw v19, 16(v16)  # live: [v19, v18, zero, fv17]
// [Asm]   fcvt.w.d v20, fv17, rtz  # live: [v19, v18, zero, v20]
// [Asm]   # save_ctx2  # live: [v19, v18, zero, v20]
// [Asm]   mv a0, v20  # live: [v19, v18, zero, a0]
// [Asm]   call minimbt_print_int  # live: [v19, v18, zero, a0]
// [Asm]   mv v21, a0  # live: [v19, v18, zero]
// [Asm]   # restore_ctx2  # live: [v19, v18, zero]
// [Asm]   # save_ctx2  # live: [v19, v18, zero]
// [Asm]   mv a0, v18  # live: [v19, zero, a0]
// [Asm]   call minimbt_print_int  # live: [v19, zero, a0]
// [Asm]   mv v22, a0  # live: [v19, zero]
// [Asm]   # restore_ctx2  # live: [v19, zero]
// [Asm]   # save_ctx2  # live: [v19, zero]
// [Asm]   mv a0, v19  # live: [zero, a0]
// [Asm]   call minimbt_print_int  # live: [zero, a0]
// [Asm]   mv v23, a0  # live: [zero]
// [Asm]   # restore_ctx2  # live: [zero]
// [Asm]   # save_ctx2  # live: [zero]
// [Asm]   call return_i_i_i12_3  # live: [zero, a0]
// [Asm]   mv v24, a0  # live: [v24, zero]
// [Asm]   # restore_ctx2  # live: [v24, zero]
// [Asm]   lw v25, 0(v24)  # live: [v25, v24, zero]
// [Asm]   lw v26, 4(v24)  # live: [v25, v24, zero, v26]
// [Asm]   lw v27, 8(v24)  # live: [v25, zero, v26, v27]
// [Asm]   # save_ctx2  # live: [v25, zero, v26, v27]
// [Asm]   mv a0, v25  # live: [v27, zero, v26, a0]
// [Asm]   call minimbt_print_int  # live: [v27, zero, v26, a0]
// [Asm]   mv v28, a0  # live: [zero, v26, v27]
// [Asm]   # restore_ctx2  # live: [zero, v26, v27]
// [Asm]   # save_ctx2  # live: [zero, v26, v27]
// [Asm]   mv a0, v26  # live: [zero, a0, v27]
// [Asm]   call minimbt_print_int  # live: [zero, a0, v27]
// [Asm]   mv v29, a0  # live: [zero, v27]
// [Asm]   # restore_ctx2  # live: [zero, v27]
// [Asm]   # save_ctx2  # live: [zero, v27]
// [Asm]   mv a0, v27  # live: [zero, a0]
// [Asm]   call minimbt_print_int  # live: [zero, a0]
// [Asm]   mv v30, a0  # live: [zero]
// [Asm]   # restore_ctx2  # live: [zero]
// [Asm] # control
// [Asm]   mv a0, zero  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf true
// [Asm] return_i_d_i4_1:
// [Asm] # block info: defs: [a0, v7, fv8, v4, v6, s11, v9, v2], uses: [a0, v7, fv8, v4, v6, s11, v9, v2], upward_exposed: [s11], params_defs: []
// [Asm] # live_in: [s11], live_out: []
// [Asm] # block parameters: []
// [Asm] .return_i_d_i4_1_0:
// [Asm]   # save_ctx1  # live: [s11]
// [Asm]   addi v4, s11, -24  # live: [v4]
// [Asm]   andi v2, v4, -8  # live: [v2]
// [Asm]   mv s11, v2  # live: [v2]
// [Asm]   li v6, 1  # live: [v6, v2]
// [Asm]   sd v6, 0(v2)  # live: [v2]
// [Asm]   li v7, 4611686018427387904  # live: [v7, v2]
// [Asm]   fmv.d.x fv8, v7  # live: [fv8, v2]
// [Asm]   fsd fv8, 8(v2)  # live: [v2]
// [Asm]   li v9, 3  # live: [v9, v2]
// [Asm]   sd v9, 16(v2)  # live: [v2]
// [Asm] # control
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] T$start_10:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [a0, v2], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: []
// [Asm] # block parameters: []
// [Asm] .T$start_10_0:
// [Asm]   # save_ctx1  # live: []
// [Asm]   # save_ctx2  # live: []
// [Asm]   call main16_4  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # restore_ctx2  # live: [v2]
// [Asm] # control
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf true
// [Asm] return_d_i_i8_2:
// [Asm] # block info: defs: [a0, v8, v4, v6, s11, v9, fv7, v2], uses: [a0, v8, v4, v6, s11, v9, fv7, v2], upward_exposed: [s11], params_defs: []
// [Asm] # live_in: [s11], live_out: []
// [Asm] # block parameters: []
// [Asm] .return_d_i_i8_2_0:
// [Asm]   # save_ctx1  # live: [s11]
// [Asm]   addi v4, s11, -24  # live: [v4]
// [Asm]   andi v2, v4, -8  # live: [v2]
// [Asm]   mv s11, v2  # live: [v2]
// [Asm]   li v6, 4611686018427387904  # live: [v6, v2]
// [Asm]   fmv.d.x fv7, v6  # live: [fv7, v2]
// [Asm]   fsd fv7, 0(v2)  # live: [v2]
// [Asm]   li v8, 3  # live: [v8, v2]
// [Asm]   sd v8, 8(v2)  # live: [v2]
// [Asm]   li v9, 4  # live: [v9, v2]
// [Asm]   sd v9, 16(v2)  # live: [v2]
// [Asm] # control
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] minimbt_main:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, s11, ra, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, s0, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, sp, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [sp, s0, ra, s11, a0], upward_exposed: [s0, ra, s11], params_defs: []
// [Asm] # live_in: [s0, ra, s11], live_out: []
// [Asm] # block parameters: []
// [Asm] .minimbt_main_b0:
// [Asm]   addi sp, sp, -32  # live: [s0, ra, s11]
// [Asm]   sd ra, 0(sp)  # live: [s0, s11]
// [Asm]   sd s0, 8(sp)  # live: [s11]
// [Asm]   sd s11, 16(sp)  # live: []
// [Asm]   la s11, large_heap_end  # live: []
// [Asm]   mv s0, sp  # live: [s0]
// [Asm]   la sp, large_stack_end  # live: [s0]
// [Asm]   call T$start_10  # live: [s0, a0]
// [Asm]   mv sp, s0  # live: [a0]
// [Asm]   ld ra, 0(sp)  # live: [a0]
// [Asm]   ld s0, 8(sp)  # live: [a0]
// [Asm]   ld s11, 16(sp)  # live: [a0]
// [Asm]   addi sp, sp, 32  # live: [a0]
// [Asm] # control
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf true
// [Asm] return_i_i_i12_3:
// [Asm] # block info: defs: [a0, v7, v8, v4, v6, s11, v2], uses: [a0, v7, v8, v4, v6, s11, v2], upward_exposed: [s11], params_defs: []
// [Asm] # live_in: [s11], live_out: []
// [Asm] # block parameters: []
// [Asm] .return_i_i_i12_3_0:
// [Asm]   # save_ctx1  # live: [s11]
// [Asm]   addi v4, s11, -12  # live: [v4]
// [Asm]   andi v2, v4, -8  # live: [v2]
// [Asm]   mv s11, v2  # live: [v2]
// [Asm]   li v6, 1  # live: [v6, v2]
// [Asm]   sw v6, 0(v2)  # live: [v2]
// [Asm]   li v7, 2  # live: [v7, v2]
// [Asm]   sw v7, 4(v2)  # live: [v2]
// [Asm]   li v8, 3  # live: [v8, v2]
// [Asm]   sw v8, 8(v2)  # live: [v2]
// [Asm] # control
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf true
// [Asm] return_i_d1_0:
// [Asm] # block info: defs: [a0, v7, fv8, v4, v6, s11, v2], uses: [a0, v7, fv8, v4, v6, s11, v2], upward_exposed: [s11], params_defs: []
// [Asm] # live_in: [s11], live_out: []
// [Asm] # block parameters: []
// [Asm] .return_i_d1_0_0:
// [Asm]   # save_ctx1  # live: [s11]
// [Asm]   addi v4, s11, -16  # live: [v4]
// [Asm]   andi v2, v4, -8  # live: [v2]
// [Asm]   mv s11, v2  # live: [v2]
// [Asm]   li v6, 1  # live: [v6, v2]
// [Asm]   sd v6, 0(v2)  # live: [v2]
// [Asm]   li v7, 4611686018427387904  # live: [v7, v2]
// [Asm]   fmv.d.x fv8, v7  # live: [fv8, v2]
// [Asm]   fsd fv8, 8(v2)  # live: [v2]
// [Asm] # control
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] start:
// [Asm]   .zero 4
// [Asm] 
// [Knf] build_knf: LetRec({name: ("return_i_d", Tuple([Int, Double])), args: [], body: Tuple([Int(1), Double(2)])}, LetRec({name: ("return_i_d_i", Tuple([Int, Double, Int])), args: [], body: Tuple([Int(1), Double(2), Int(3)])}, LetRec({name: ("return_d_i_i", Tuple([Double, Int, Int])), args: [], body: Tuple([Double(2), Int(3), Int(4)])}, LetRec({name: ("return_i_i_i", Tuple([Int, Int, Int])), args: [], body: Tuple([Int(1), Int(2), Int(3)])}, LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: LetTuple([("i", Var({val: Some(Int)})), ("d", Var({val: Some(Double)}))], App(Var("return_i_d"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), LetTuple([("i", Var({val: Some(Int)})), ("d", Var({val: Some(Double)})), ("i2", Var({val: Some(Int)}))], App(Var("return_i_d_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("d", Var({val: Some(Double)})), ("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)}))], App(Var("return_d_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit)))))))))))))))}, App(Var("main"), []))))))
// [Knf] build_knf: Tuple([Int(1), Double(2)])
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Double(2)
// [Knf] build_knf: LetRec({name: ("return_i_d_i", Tuple([Int, Double, Int])), args: [], body: Tuple([Int(1), Double(2), Int(3)])}, LetRec({name: ("return_d_i_i", Tuple([Double, Int, Int])), args: [], body: Tuple([Double(2), Int(3), Int(4)])}, LetRec({name: ("return_i_i_i", Tuple([Int, Int, Int])), args: [], body: Tuple([Int(1), Int(2), Int(3)])}, LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: LetTuple([("i", Var({val: Some(Int)})), ("d", Var({val: Some(Double)}))], App(Var("return_i_d"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), LetTuple([("i", Var({val: Some(Int)})), ("d", Var({val: Some(Double)})), ("i2", Var({val: Some(Int)}))], App(Var("return_i_d_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("d", Var({val: Some(Double)})), ("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)}))], App(Var("return_d_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit)))))))))))))))}, App(Var("main"), [])))))
// [Knf] build_knf: Tuple([Int(1), Double(2), Int(3)])
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Double(2)
// [Knf] build_knf: Int(3)
// [Knf] build_knf: LetRec({name: ("return_d_i_i", Tuple([Double, Int, Int])), args: [], body: Tuple([Double(2), Int(3), Int(4)])}, LetRec({name: ("return_i_i_i", Tuple([Int, Int, Int])), args: [], body: Tuple([Int(1), Int(2), Int(3)])}, LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: LetTuple([("i", Var({val: Some(Int)})), ("d", Var({val: Some(Double)}))], App(Var("return_i_d"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), LetTuple([("i", Var({val: Some(Int)})), ("d", Var({val: Some(Double)})), ("i2", Var({val: Some(Int)}))], App(Var("return_i_d_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("d", Var({val: Some(Double)})), ("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)}))], App(Var("return_d_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit)))))))))))))))}, App(Var("main"), []))))
// [Knf] build_knf: Tuple([Double(2), Int(3), Int(4)])
// [Knf] build_knf: Double(2)
// [Knf] build_knf: Int(3)
// [Knf] build_knf: Int(4)
// [Knf] build_knf: LetRec({name: ("return_i_i_i", Tuple([Int, Int, Int])), args: [], body: Tuple([Int(1), Int(2), Int(3)])}, LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: LetTuple([("i", Var({val: Some(Int)})), ("d", Var({val: Some(Double)}))], App(Var("return_i_d"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), LetTuple([("i", Var({val: Some(Int)})), ("d", Var({val: Some(Double)})), ("i2", Var({val: Some(Int)}))], App(Var("return_i_d_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("d", Var({val: Some(Double)})), ("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)}))], App(Var("return_d_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit)))))))))))))))}, App(Var("main"), [])))
// [Knf] build_knf: Tuple([Int(1), Int(2), Int(3)])
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Int(2)
// [Knf] build_knf: Int(3)
// [Knf] build_knf: LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: LetTuple([("i", Var({val: Some(Int)})), ("d", Var({val: Some(Double)}))], App(Var("return_i_d"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), LetTuple([("i", Var({val: Some(Int)})), ("d", Var({val: Some(Double)})), ("i2", Var({val: Some(Int)}))], App(Var("return_i_d_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("d", Var({val: Some(Double)})), ("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)}))], App(Var("return_d_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit)))))))))))))))}, App(Var("main"), []))
// [Knf] build_knf: LetTuple([("i", Var({val: Some(Int)})), ("d", Var({val: Some(Double)}))], App(Var("return_i_d"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), LetTuple([("i", Var({val: Some(Int)})), ("d", Var({val: Some(Double)})), ("i2", Var({val: Some(Int)}))], App(Var("return_i_d_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("d", Var({val: Some(Double)})), ("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)}))], App(Var("return_d_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit)))))))))))))))
// [Knf] build_knf: App(Var("return_i_d"), [])
// [Knf] build_knf: Var("return_i_d")
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), LetTuple([("i", Var({val: Some(Int)})), ("d", Var({val: Some(Double)})), ("i2", Var({val: Some(Int)}))], App(Var("return_i_d_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("d", Var({val: Some(Double)})), ("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)}))], App(Var("return_d_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit))))))))))))))
// [Knf] build_knf: App(Var("print_int"), [Var("i")])
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), LetTuple([("i", Var({val: Some(Int)})), ("d", Var({val: Some(Double)})), ("i2", Var({val: Some(Int)}))], App(Var("return_i_d_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("d", Var({val: Some(Double)})), ("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)}))], App(Var("return_d_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit)))))))))))))
// [Knf] build_knf: App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])])
// [Knf] build_knf: App(Var("int_of_float"), [Var("d")])
// [Knf] build_knf: Var("d")
// [Knf] build_knf: LetTuple([("i", Var({val: Some(Int)})), ("d", Var({val: Some(Double)})), ("i2", Var({val: Some(Int)}))], App(Var("return_i_d_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("d", Var({val: Some(Double)})), ("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)}))], App(Var("return_d_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit))))))))))))
// [Knf] build_knf: App(Var("return_i_d_i"), [])
// [Knf] build_knf: Var("return_i_d_i")
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("d", Var({val: Some(Double)})), ("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)}))], App(Var("return_d_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit)))))))))))
// [Knf] build_knf: App(Var("print_int"), [Var("i")])
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("d", Var({val: Some(Double)})), ("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)}))], App(Var("return_d_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit))))))))))
// [Knf] build_knf: App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])])
// [Knf] build_knf: App(Var("int_of_float"), [Var("d")])
// [Knf] build_knf: Var("d")
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("d", Var({val: Some(Double)})), ("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)}))], App(Var("return_d_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit)))))))))
// [Knf] build_knf: App(Var("print_int"), [Var("i2")])
// [Knf] build_knf: Var("i2")
// [Knf] build_knf: LetTuple([("d", Var({val: Some(Double)})), ("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)}))], App(Var("return_d_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit))))))))
// [Knf] build_knf: App(Var("return_d_i_i"), [])
// [Knf] build_knf: Var("return_d_i_i")
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit)))))))
// [Knf] build_knf: App(Var("print_int"), [App(Var("int_of_float"), [Var("d")])])
// [Knf] build_knf: App(Var("int_of_float"), [Var("d")])
// [Knf] build_knf: Var("d")
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit))))))
// [Knf] build_knf: App(Var("print_int"), [Var("i")])
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit)))))
// [Knf] build_knf: App(Var("print_int"), [Var("i2")])
// [Knf] build_knf: Var("i2")
// [Knf] build_knf: LetTuple([("i", Var({val: Some(Int)})), ("i2", Var({val: Some(Int)})), ("i3", Var({val: Some(Int)}))], App(Var("return_i_i_i"), []), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit))))
// [Knf] build_knf: App(Var("return_i_i_i"), [])
// [Knf] build_knf: Var("return_i_i_i")
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit)))
// [Knf] build_knf: App(Var("print_int"), [Var("i")])
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i2")]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit))
// [Knf] build_knf: App(Var("print_int"), [Var("i2")])
// [Knf] build_knf: Var("i2")
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [Var("i3")]), Unit)
// [Knf] build_knf: App(Var("print_int"), [Var("i3")])
// [Knf] build_knf: Var("i3")
// [Knf] build_knf: Unit
// [Knf] build_knf: App(Var("main"), [])
// [Knf] build_knf: Var("main")
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_heap, @object
// [Main] large_heap:
// [Main]   .zero 1610612736
// [Main] large_heap_end:
// [Main] 
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_stack, @object
// [Main] large_stack:
// [Main]   .zero 268435456
// [Main] large_stack_end:
// [Main] 
// [Main] __begin_text:
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl main16_4
// [Main]   .type main16_4, @function
// [Main] # leaf false
// [Main] main16_4:
// [Main] .main16_4_0:
// [Main]   addi sp, sp, -32
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s1, 16(sp)
// [Main]   fsd fs0, 24(sp)
// [Main]   call return_i_d1_0
// [Main]   lw a1, 0(a0)
// [Main]   fld fs0, 8(a0)
// [Main]   mv a0, a1
// [Main]   call minimbt_print_int
// [Main]   fcvt.w.d a0, fs0, rtz
// [Main]   call minimbt_print_int
// [Main]   call return_i_d_i4_1
// [Main]   mv a1, a0
// [Main]   lw a0, 0(a1)
// [Main]   fld fs0, 8(a1)
// [Main]   lw s0, 16(a1)
// [Main]   call minimbt_print_int
// [Main]   fcvt.w.d a0, fs0, rtz
// [Main]   call minimbt_print_int
// [Main]   mv a0, s0
// [Main]   call minimbt_print_int
// [Main]   call return_d_i_i8_2
// [Main]   fld fa0, 0(a0)
// [Main]   lw s0, 8(a0)
// [Main]   lw s1, 16(a0)
// [Main]   fcvt.w.d a0, fa0, rtz
// [Main]   call minimbt_print_int
// [Main]   mv a0, s0
// [Main]   call minimbt_print_int
// [Main]   mv a0, s1
// [Main]   call minimbt_print_int
// [Main]   call return_i_i_i12_3
// [Main]   mv a1, a0
// [Main]   lw a0, 0(a1)
// [Main]   lw s0, 4(a1)
// [Main]   lw s1, 8(a1)
// [Main]   call minimbt_print_int
// [Main]   mv a0, s0
// [Main]   call minimbt_print_int
// [Main]   mv a0, s1
// [Main]   call minimbt_print_int
// [Main]   mv a0, zero
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s1, 16(sp)
// [Main]   fld fs0, 24(sp)
// [Main]   addi sp, sp, 32
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl return_i_d_i4_1
// [Main]   .type return_i_d_i4_1, @function
// [Main] # leaf true
// [Main] return_i_d_i4_1:
// [Main] .return_i_d_i4_1_0:
// [Main]   addi a0, s11, -24
// [Main]   andi a0, a0, -8
// [Main]   mv s11, a0
// [Main]   li a1, 1
// [Main]   sd a1, 0(a0)
// [Main]   li a1, 4611686018427387904
// [Main]   fmv.d.x fa0, a1
// [Main]   fsd fa0, 8(a0)
// [Main]   li a1, 3
// [Main]   sd a1, 16(a0)
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl T$start_10
// [Main]   .type T$start_10, @function
// [Main] # leaf false
// [Main] T$start_10:
// [Main] .T$start_10_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   call main16_4
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl return_d_i_i8_2
// [Main]   .type return_d_i_i8_2, @function
// [Main] # leaf true
// [Main] return_d_i_i8_2:
// [Main] .return_d_i_i8_2_0:
// [Main]   addi a0, s11, -24
// [Main]   andi a0, a0, -8
// [Main]   mv s11, a0
// [Main]   li a1, 4611686018427387904
// [Main]   fmv.d.x fa0, a1
// [Main]   fsd fa0, 0(a0)
// [Main]   li a1, 3
// [Main]   sd a1, 8(a0)
// [Main]   li a1, 4
// [Main]   sd a1, 16(a0)
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl minimbt_main
// [Main]   .type minimbt_main, @function
// [Main] # leaf false
// [Main] minimbt_main:
// [Main] .minimbt_main_b0:
// [Main]   addi sp, sp, -32
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s11, 16(sp)
// [Main]   la s11, large_heap_end
// [Main]   mv s0, sp
// [Main]   la sp, large_stack_end
// [Main]   call T$start_10
// [Main]   mv sp, s0
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s11, 16(sp)
// [Main]   addi sp, sp, 32
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl return_i_i_i12_3
// [Main]   .type return_i_i_i12_3, @function
// [Main] # leaf true
// [Main] return_i_i_i12_3:
// [Main] .return_i_i_i12_3_0:
// [Main]   addi a0, s11, -12
// [Main]   andi a0, a0, -8
// [Main]   mv s11, a0
// [Main]   li a1, 1
// [Main]   sw a1, 0(a0)
// [Main]   li a1, 2
// [Main]   sw a1, 4(a0)
// [Main]   li a1, 3
// [Main]   sw a1, 8(a0)
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl return_i_d1_0
// [Main]   .type return_i_d1_0, @function
// [Main] # leaf true
// [Main] return_i_d1_0:
// [Main] .return_i_d1_0_0:
// [Main]   addi a0, s11, -16
// [Main]   andi a0, a0, -8
// [Main]   mv s11, a0
// [Main]   li a1, 1
// [Main]   sd a1, 0(a0)
// [Main]   li a1, 4611686018427387904
// [Main]   fmv.d.x fa0, a1
// [Main]   fsd fa0, 8(a0)
// [Main]   ret
// [Main] 
// [Main] __end_text:
// [Main]   .p2align 2
// [Main]   .bss
// [Main]   .globl start
// [Main]   .type start, @object
// [Main] start:
// [Main]   .zero 4
// [Main] 
// [Wasm] Lowering function main16_4
// [Wasm] Lowering insn Call(ty=Tuple(fields=[Int32, Double]), f=f0, args=[])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=Insn(iref=%0), index=0, width=@(@32, @(@64, @32))))
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn Load(ty=Double, ma=Field(ty=Double, val=Insn(iref=%0), index=1, width=@(@32, @(@64, @32))))
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%1)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn Op(ty=Int32, op=D2I(rm=rtz), args=[Insn(iref=%2)])
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%4)])
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering insn Call(ty=Tuple(fields=[Int32, Double, Int32]), f=f1, args=[])
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=Insn(iref=%6), index=0, width=@(@32, @(@64, @(@32, @32)))))
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Lowering insn Load(ty=Double, ma=Field(ty=Double, val=Insn(iref=%6), index=1, width=@(@32, @(@64, @(@32, @32)))))
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Get Local name Insn(iref=%8) -> $%8
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=Insn(iref=%6), index=2, width=@(@32, @(@64, @(@32, @32)))))
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%7)])
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Lowering insn Op(ty=Int32, op=D2I(rm=rtz), args=[Insn(iref=%8)])
// [Wasm] Get Local name Insn(iref=%8) -> $%8
// [Wasm] Get Local name Insn(iref=%11) -> $%11
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%11)])
// [Wasm] Get Local name Insn(iref=%11) -> $%11
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%9)])
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Lowering insn Call(ty=Tuple(fields=[Double, Int32, Int32]), f=f2, args=[])
// [Wasm] Get Local name Insn(iref=%14) -> $%14
// [Wasm] Lowering insn Load(ty=Double, ma=Field(ty=Double, val=Insn(iref=%14), index=0, width=@(@64, @(@32, @(@32, @32)))))
// [Wasm] Get Local name Insn(iref=%14) -> $%14
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=Insn(iref=%14), index=1, width=@(@64, @(@32, @(@32, @32)))))
// [Wasm] Get Local name Insn(iref=%14) -> $%14
// [Wasm] Get Local name Insn(iref=%16) -> $%16
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=Insn(iref=%14), index=2, width=@(@64, @(@32, @(@32, @32)))))
// [Wasm] Get Local name Insn(iref=%14) -> $%14
// [Wasm] Get Local name Insn(iref=%17) -> $%17
// [Wasm] Lowering insn Op(ty=Int32, op=D2I(rm=rtz), args=[Insn(iref=%15)])
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Get Local name Insn(iref=%18) -> $%18
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%18)])
// [Wasm] Get Local name Insn(iref=%18) -> $%18
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%16)])
// [Wasm] Get Local name Insn(iref=%16) -> $%16
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%17)])
// [Wasm] Get Local name Insn(iref=%17) -> $%17
// [Wasm] Lowering insn Call(ty=Tuple(fields=[Int32, Int32, Int32]), f=f3, args=[])
// [Wasm] Get Local name Insn(iref=%22) -> $%22
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=Insn(iref=%22), index=0, width=@(@32, @(@32, @(@32, @32)))))
// [Wasm] Get Local name Insn(iref=%22) -> $%22
// [Wasm] Get Local name Insn(iref=%23) -> $%23
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=Insn(iref=%22), index=1, width=@(@32, @(@32, @(@32, @32)))))
// [Wasm] Get Local name Insn(iref=%22) -> $%22
// [Wasm] Get Local name Insn(iref=%24) -> $%24
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=Insn(iref=%22), index=2, width=@(@32, @(@32, @(@32, @32)))))
// [Wasm] Get Local name Insn(iref=%22) -> $%22
// [Wasm] Get Local name Insn(iref=%25) -> $%25
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%23)])
// [Wasm] Get Local name Insn(iref=%23) -> $%23
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%24)])
// [Wasm] Get Local name Insn(iref=%24) -> $%24
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%25)])
// [Wasm] Get Local name Insn(iref=%25) -> $%25
// [Wasm] Lowering control Return(args=[Unit])
// [Wasm] Local Insn(iref=%15) -> $%15
// [Wasm] Local Insn(iref=%9) -> $%9
// [Wasm] Local Insn(iref=%16) -> $%16
// [Wasm] Local Insn(iref=%24) -> $%24
// [Wasm] Local Insn(iref=%8) -> $%8
// [Wasm] Local Insn(iref=%14) -> $%14
// [Wasm] Local Insn(iref=%25) -> $%25
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Local Insn(iref=%4) -> $%4
// [Wasm] Local Insn(iref=%18) -> $%18
// [Wasm] Local Insn(iref=%7) -> $%7
// [Wasm] Local Insn(iref=%22) -> $%22
// [Wasm] Local Insn(iref=%17) -> $%17
// [Wasm] Local Insn(iref=%23) -> $%23
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local Insn(iref=%11) -> $%11
// [Wasm] Local Insn(iref=%6) -> $%6
// [Wasm] Lowered function main16_4 to wasm
// [Wasm] Lowering function return_i_d_i4_1
// [Wasm] Lowering insn Alloc(ty=Tuple(fields=[Int32, Double, Int32]), mref=m0, fills=[Field(index=0, val=Int32(val=1)), Field(index=1, val=Double(val=2)), Field(index=2, val=Int32(val=3))])
// [Wasm] Get Local name Mem(fref=f1, mref=m0) -> $f1.m0
// [Wasm] Get Local name Mem(fref=f1, mref=m0) -> $f1.m0
// [Wasm] Get Local name Mem(fref=f1, mref=m0) -> $f1.m0
// [Wasm] Get Local name Mem(fref=f1, mref=m0) -> $f1.m0
// [Wasm] Lowering control Return(args=[Mem(fref=f1, mref=m0)])
// [Wasm] Get Local name Mem(fref=f1, mref=m0) -> $f1.m0
// [Wasm] Local Mem(fref=f1, mref=m0) -> $f1.m0
// [Wasm] Lowered function return_i_d_i4_1 to wasm
// [Wasm] Lowering function T$start_10
// [Wasm] Lowering insn Call(ty=Unit, f=f4, args=[])
// [Wasm] Lowering control Return(args=[Insn(iref=%0)])
// [Wasm] Lowered function T$start_10 to wasm
// [Wasm] Lowering function return_d_i_i8_2
// [Wasm] Lowering insn Alloc(ty=Tuple(fields=[Double, Int32, Int32]), mref=m0, fills=[Field(index=0, val=Double(val=2)), Field(index=1, val=Int32(val=3)), Field(index=2, val=Int32(val=4))])
// [Wasm] Get Local name Mem(fref=f2, mref=m0) -> $f2.m0
// [Wasm] Get Local name Mem(fref=f2, mref=m0) -> $f2.m0
// [Wasm] Get Local name Mem(fref=f2, mref=m0) -> $f2.m0
// [Wasm] Get Local name Mem(fref=f2, mref=m0) -> $f2.m0
// [Wasm] Lowering control Return(args=[Mem(fref=f2, mref=m0)])
// [Wasm] Get Local name Mem(fref=f2, mref=m0) -> $f2.m0
// [Wasm] Local Mem(fref=f2, mref=m0) -> $f2.m0
// [Wasm] Lowered function return_d_i_i8_2 to wasm
// [Wasm] Lowering function return_i_i_i12_3
// [Wasm] Lowering insn Alloc(ty=Tuple(fields=[Int32, Int32, Int32]), mref=m0, fills=[Field(index=0, val=Int32(val=1)), Field(index=1, val=Int32(val=2)), Field(index=2, val=Int32(val=3))])
// [Wasm] Get Local name Mem(fref=f3, mref=m0) -> $f3.m0
// [Wasm] Get Local name Mem(fref=f3, mref=m0) -> $f3.m0
// [Wasm] Get Local name Mem(fref=f3, mref=m0) -> $f3.m0
// [Wasm] Get Local name Mem(fref=f3, mref=m0) -> $f3.m0
// [Wasm] Lowering control Return(args=[Mem(fref=f3, mref=m0)])
// [Wasm] Get Local name Mem(fref=f3, mref=m0) -> $f3.m0
// [Wasm] Local Mem(fref=f3, mref=m0) -> $f3.m0
// [Wasm] Lowered function return_i_i_i12_3 to wasm
// [Wasm] Lowering function return_i_d1_0
// [Wasm] Lowering insn Alloc(ty=Tuple(fields=[Int32, Double]), mref=m0, fills=[Field(index=0, val=Int32(val=1)), Field(index=1, val=Double(val=2))])
// [Wasm] Get Local name Mem(fref=f0, mref=m0) -> $f0.m0
// [Wasm] Get Local name Mem(fref=f0, mref=m0) -> $f0.m0
// [Wasm] Get Local name Mem(fref=f0, mref=m0) -> $f0.m0
// [Wasm] Lowering control Return(args=[Mem(fref=f0, mref=m0)])
// [Wasm] Get Local name Mem(fref=f0, mref=m0) -> $f0.m0
// [Wasm] Local Mem(fref=f0, mref=m0) -> $f0.m0
// [Wasm] Lowered function return_i_d1_0 to wasm
// [Parser] flags: []
// [CoreOpt] Call frequnce: FnCallFreq({f4: Once, f1: Once, f10: Once, f2: Once, f3: Once, f0: Once})
