device top_level:

inputs [("__in0",1)]
outputs [("__out0",8)]
states [("__st0",8),("__st1",8)]

$Pure.dispatch :: W16 -> W1 -> W26
$Pure.dispatch $0 $1 = 26'case {1'$1, 16'$0} of
    {1'@, 8'@, 8'@} -> $LL.Main.sig8

$Pure.start :: W26
$Pure.start  = 26'h2000001

$LL.Main.sig10 :: W8 -> W8 -> W8 -> W26
$LL.Main.sig10 $0 $1 $2 = 26'case {8'$0, 8'$1, 8'$2} of
    {8'@, 8'@, 8'@} -> $LL.Main.sig1

$LL.Main.incr33 :: W8 -> W8 -> W8 -> W8 -> W26
$LL.Main.incr33 $0 $1 $2 $3 = 26'case {8'$0, 8'$1, 8'$2, 8'$3} of
    {8'@, 8'@, 8'@, 8'@} -> $LL.Main.incr27

$LL.Main.sig9 :: W24 -> W26
$LL.Main.sig9 $0 = 26'case 24'$0 of
    {8'@, 8'@, 8'@} -> $LL.Main.sig2

$LL.Main.begin14 :: W8 -> W8 -> W26
$LL.Main.begin14 $0 $1 = 26'case {8'$0, 8'$1} of
    {8'@, 8'@} -> Main.sig

$LL.Main.sig8 :: W1 -> W8 -> W8 -> W26
$LL.Main.sig8 $0 $1 $2 = 26'case {8'$2, 8'$1, 1'$0} of
    {8'@, 8'@, 1'h1} -> $LL.Main.sig4
    _ -> 26'case {8'$2, 8'$1, 1'$0} of
      {8'@, 8'@, 1'h0} -> $LL.Main.sig6

$LL.Main.incr32 :: W8 -> W8 -> W8 -> W8 -> W26
$LL.Main.incr32 $0 $1 $2 $3 = 26'case {8'$0, 8'$1, 8'$2, 8'$3} of
    {8'@, 8'@, 8'@, 8'@} -> $LL.Main.incr2

$LL.Main.begin13 :: W8 -> W8 -> W26
$LL.Main.begin13 $0 $1 = {10'h100, 8'$0, 8'$1}

$LL.Main.incr31 :: W8 -> W8 -> W8 -> W26
$LL.Main.incr31 $0 $1 $2 = 26'case {8'$0, 8'$1, 8'$2} of
    {8'@, 8'@, 8'@} -> $LL.Main.incr12

$LL.Main.sig7 :: W26 -> W26
$LL.Main.sig7 $0 = 26'case 26'$0 of
    {2'h0, 8'@, 8'@, 8'@} -> $LL.Main.sig10

$LL.Main.incr27 :: W8 -> W8 -> W8 -> W8 -> W26
$LL.Main.incr27 $0 $1 $2 $3 = 26'case 26'case {8'$2, 8'case {8'$1, 8'$0} of {8'@, 8'@} -> Add} of
      {16'@} -> $LL.Main.incr5 of
    {26'@} -> $LL.Main.incr

$LL.Main.sig6 :: W8 -> W8 -> W26
$LL.Main.sig6 $0 $1 = 26'case {8'$1, 8'$0} of
    {8'@, 8'@} -> Main.sig

Main.incr :: W8 -> W8 -> W26
Main.incr $0 $1 = 26'case 26'case {8'$0, 8'$0, 8'$1} of
      {24'@} -> $LL.Main.incr6 of
    {26'@} -> $LL.Main.incr1

$LL.Main.sig4 :: W8 -> W8 -> W26
$LL.Main.sig4 $0 $1 = 26'case {8'$1, 8'$0} of
    {8'@, 8'@} -> Main.incr

Main.sig :: W8 -> W8 -> W26
Main.sig $0 $1 = 26'case 26'case {8'$0, 8'$0, 8'$1} of
      {24'@} -> $LL.Main.sig9 of
    {26'@} -> $LL.Main.sig7

$LL.Main.incr16 :: W8 -> W8 -> W8 -> W26
$LL.Main.incr16 $0 $1 $2 = {2'h0, 8'$1, 8'$0, 8'$2}

$LL.Main.sig2 :: W8 -> W8 -> W8 -> W26
$LL.Main.sig2 $0 $1 $2 = {2'h0, 8'$0, 8'$1, 8'$2}

$LL.Main.incr14 :: W8 -> W8 -> W8 -> W26
$LL.Main.incr14 $0 $1 $2 = 26'case {8'$1, 8'$0, 8'$2} of
    {8'@, 8'@, 8'@} -> $LL.Main.incr16

$LL.Main.sig1 :: W8 -> W8 -> W8 -> W26
$LL.Main.sig1 $0 $1 $2 = {2'h2, 8'$0, 8'$1, 8'$2}

$LL.Main.incr12 :: W8 -> W8 -> W8 -> W26
$LL.Main.incr12 $0 $1 $2 = 26'case {8'$0, 26'case {8'$2, 8'$1, 8'$2} of {24'@} -> $LL.Main.sig9} of
    {8'@, 26'@} -> $LL.Main.incr10

$LL.Main.incr10 :: W8 -> W26 -> W26
$LL.Main.incr10 $0 $1 = 26'case {8'$0, 26'$1} of
    {8'@, 2'h0, 8'@, 8'@, 8'@} -> $LL.Main.incr32

$LL.Main.incr6 :: W24 -> W26
$LL.Main.incr6 $0 = 26'case 24'$0 of
    {8'@, 8'@, 8'@} -> $LL.Main.incr14

$LL.Main.incr5 :: W16 -> W26
$LL.Main.incr5 $0 = 26'case 16'$0 of
    {8'@, 8'@} -> $LL.Main.begin13

$LL.Main.incr3 :: W8 -> W8 -> W26 -> W26
$LL.Main.incr3 $0 $1 $2 = 26'case {8'$0, 8'$1, 26'$2} of
    {8'@, 8'@, 2'h1, 8'_, 8'@, 8'@} -> $LL.Main.incr33

$LL.Main.incr2 :: W8 -> W8 -> W8 -> W8 -> W26
$LL.Main.incr2 $0 $1 $2 $3 = 26'case {8'$1, 8'$0, 26'case {8'$1, 8'$3} of {16'@} -> $LL.Main.incr5} of
    {8'@, 8'@, 26'@} -> $LL.Main.incr3

$LL.Main.incr1 :: W26 -> W26
$LL.Main.incr1 $0 = 26'case 26'$0 of
    {2'h0, 8'@, 8'@, 8'@} -> $LL.Main.incr31

$LL.Main.incr :: W26 -> W26
$LL.Main.incr $0 = 26'case 26'$0 of
    {2'h1, 8'_, 8'@, 8'@} -> $LL.Main.begin14