<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="memory_mapped_periphery_test" device="LFXP2-5E-6TN144I" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="spi_interface"/>
        <Source name="toplevel.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="toplevel"/>
        </Source>
        <Source name="pll.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="spi_interface.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="spi_interface"/>
        </Source>
        <Source name="testbench_spi_interface.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="memory_mapped_periphery_test.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="simulation/simulation.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="test_spi_interface/test_spi_interface.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="memory_mapped_periphery_test1.sty"/>
</BaliProject>
