# single_cycle_mips_verilog