// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Queue1_DCacheCoreReq(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_instrId,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [16:0] io_enq_bits_tag,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_setIdx,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_0_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_0_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_0_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_1_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_1_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_1_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_2_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_2_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_2_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_3_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_3_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_3_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_4_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_4_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_4_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_5_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_5_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_5_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_6_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_6_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_6_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_7_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_7_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_7_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_data_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_4,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_5,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_6,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_7,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_spike_info_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_spike_info_vaddr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_instrId,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [16:0] io_deq_bits_tag,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_setIdx,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_0_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_0_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_0_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_1_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_1_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_1_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_2_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_2_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_2_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_3_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_3_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_3_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_4_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_4_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_4_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_5_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_5_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_5_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_6_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_6_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_6_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_7_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_7_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_7_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_data_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_4,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_5,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_6,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_7,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_spike_info_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_spike_info_vaddr	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [433:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg          full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         io_enq_ready_0 = io_deq_ready | ~full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :286:{16,19}, :306:{24,39}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram <=
        {io_enq_bits_spike_info_vaddr,
         io_enq_bits_spike_info_pc,
         io_enq_bits_data_7,
         io_enq_bits_data_6,
         io_enq_bits_data_5,
         io_enq_bits_data_4,
         io_enq_bits_data_3,
         io_enq_bits_data_2,
         io_enq_bits_data_1,
         io_enq_bits_data_0,
         io_enq_bits_perLaneAddr_7_wordOffset1H,
         io_enq_bits_perLaneAddr_7_blockOffset,
         io_enq_bits_perLaneAddr_7_activeMask,
         io_enq_bits_perLaneAddr_6_wordOffset1H,
         io_enq_bits_perLaneAddr_6_blockOffset,
         io_enq_bits_perLaneAddr_6_activeMask,
         io_enq_bits_perLaneAddr_5_wordOffset1H,
         io_enq_bits_perLaneAddr_5_blockOffset,
         io_enq_bits_perLaneAddr_5_activeMask,
         io_enq_bits_perLaneAddr_4_wordOffset1H,
         io_enq_bits_perLaneAddr_4_blockOffset,
         io_enq_bits_perLaneAddr_4_activeMask,
         io_enq_bits_perLaneAddr_3_wordOffset1H,
         io_enq_bits_perLaneAddr_3_blockOffset,
         io_enq_bits_perLaneAddr_3_activeMask,
         io_enq_bits_perLaneAddr_2_wordOffset1H,
         io_enq_bits_perLaneAddr_2_blockOffset,
         io_enq_bits_perLaneAddr_2_activeMask,
         io_enq_bits_perLaneAddr_1_wordOffset1H,
         io_enq_bits_perLaneAddr_1_blockOffset,
         io_enq_bits_perLaneAddr_1_activeMask,
         io_enq_bits_perLaneAddr_0_wordOffset1H,
         io_enq_bits_perLaneAddr_0_blockOffset,
         io_enq_bits_perLaneAddr_0_activeMask,
         io_enq_bits_setIdx,
         io_enq_bits_tag,
         io_enq_bits_param,
         io_enq_bits_opcode,
         io_enq_bits_instrId};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:13];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [3:0] i = 4'h0; i < 4'hE; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram =
          {_RANDOM[4'h0][31:1],
           _RANDOM[4'h1],
           _RANDOM[4'h2],
           _RANDOM[4'h3],
           _RANDOM[4'h4],
           _RANDOM[4'h5],
           _RANDOM[4'h6],
           _RANDOM[4'h7],
           _RANDOM[4'h8],
           _RANDOM[4'h9],
           _RANDOM[4'hA],
           _RANDOM[4'hB],
           _RANDOM[4'hC],
           _RANDOM[4'hD][18:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[4'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :286:16, :306:{24,39}
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
  assign io_deq_bits_instrId = ram[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_opcode = ram[4:2];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_param = ram[8:5];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_tag = ram[25:9];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_setIdx = ram[33:26];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_0_activeMask = ram[34];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_0_blockOffset = ram[39:35];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_0_wordOffset1H = ram[43:40];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_1_activeMask = ram[44];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_1_blockOffset = ram[49:45];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_1_wordOffset1H = ram[53:50];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_2_activeMask = ram[54];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_2_blockOffset = ram[59:55];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_2_wordOffset1H = ram[63:60];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_3_activeMask = ram[64];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_3_blockOffset = ram[69:65];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_3_wordOffset1H = ram[73:70];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_4_activeMask = ram[74];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_4_blockOffset = ram[79:75];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_4_wordOffset1H = ram[83:80];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_5_activeMask = ram[84];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_5_blockOffset = ram[89:85];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_5_wordOffset1H = ram[93:90];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_6_activeMask = ram[94];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_6_blockOffset = ram[99:95];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_6_wordOffset1H = ram[103:100];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_7_activeMask = ram[104];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_7_blockOffset = ram[109:105];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_7_wordOffset1H = ram[113:110];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_0 = ram[145:114];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_1 = ram[177:146];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_2 = ram[209:178];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_3 = ram[241:210];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_4 = ram[273:242];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_5 = ram[305:274];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_6 = ram[337:306];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_7 = ram[369:338];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_spike_info_pc = ram[401:370];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_spike_info_vaddr = ram[433:402];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

