$date
	Wed Feb 11 22:55:37 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_shiftreg $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 4 # in [3:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 % in [3:0] $end
$var wire 1 & load $end
$var wire 1 $ rst $end
$var reg 1 ! out $end
$var reg 4 ' shift [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
z&
b11 %
1$
b11 #
0"
x!
$end
#5
1"
#10
0"
b1010 #
b1010 %
#15
1"
#20
0"
b1111 #
b1111 %
#25
1"
#30
0"
b1011 #
b1011 %
#35
1"
#40
0"
b1 #
b1 %
0$
#45
0!
b1 '
1"
#50
0"
b1101 #
b1101 %
#55
b1101 '
1"
#60
0"
b1100 #
b1100 %
#65
1!
b1100 '
1"
#70
0"
b1001 #
b1001 %
#75
b1001 '
1"
#80
0"
#85
1"
#90
0"
