/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [20:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire [20:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [14:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_36z;
  wire [6:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire [12:0] celloutsig_0_42z;
  wire [5:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  reg [5:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = !(celloutsig_0_2z ? celloutsig_0_10z[6] : celloutsig_0_3z[3]);
  assign celloutsig_0_26z = ~celloutsig_0_23z[4];
  assign celloutsig_0_1z = ~((in_data[67] | celloutsig_0_0z) & in_data[89]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[1] ^ celloutsig_1_0z[0]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[0] ^ celloutsig_1_0z[5]);
  assign celloutsig_0_38z = { celloutsig_0_34z[5:0], celloutsig_0_32z } & celloutsig_0_34z;
  assign celloutsig_0_42z = { celloutsig_0_22z[4:3], celloutsig_0_22z, celloutsig_0_28z } & { celloutsig_0_36z[5:3], celloutsig_0_40z, celloutsig_0_7z };
  assign celloutsig_0_11z = { celloutsig_0_5z[3], celloutsig_0_4z, celloutsig_0_8z } & { celloutsig_0_10z[6], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[40:37], celloutsig_0_2z, celloutsig_0_0z } / { 1'h1, celloutsig_0_3z[0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_4z[2:1], celloutsig_1_7z } / { 1'h1, celloutsig_1_4z[1], in_data[96] };
  assign celloutsig_0_15z = celloutsig_0_10z[19:4] / { 1'h1, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_19z = { celloutsig_0_11z[11:3], celloutsig_0_3z, celloutsig_0_6z } / { 1'h1, celloutsig_0_4z[4:0], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[11:8] > in_data[14:11];
  assign celloutsig_1_6z = { in_data[173], celloutsig_1_4z } > { celloutsig_1_0z[4:3], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_32z = celloutsig_0_24z[7:4] > celloutsig_0_24z[7:4];
  assign celloutsig_0_6z = in_data[15:2] <= { in_data[53:46], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[142:133] % { 1'h1, in_data[147:139] };
  assign celloutsig_0_36z = celloutsig_0_15z[1] ? celloutsig_0_19z[10:4] : { celloutsig_0_10z[14:9], celloutsig_0_12z };
  assign celloutsig_0_41z = celloutsig_0_1z ? celloutsig_0_21z[7:3] : { celloutsig_0_38z[5:2], celloutsig_0_26z };
  assign celloutsig_0_5z = celloutsig_0_2z ? { in_data[60:57], 1'h1 } : { celloutsig_0_3z[4:1], celloutsig_0_1z };
  assign celloutsig_0_22z = celloutsig_0_0z ? { in_data[35], celloutsig_0_8z } : celloutsig_0_16z[14:8];
  assign celloutsig_0_40z = { celloutsig_0_29z, celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_13z } != celloutsig_0_34z[4:1];
  assign celloutsig_0_29z = { celloutsig_0_3z[4:1], celloutsig_0_26z } != celloutsig_0_9z[12:8];
  assign celloutsig_1_0z = - in_data[181:176];
  assign celloutsig_1_18z = - { celloutsig_1_11z[5:0], celloutsig_1_10z };
  assign celloutsig_0_24z = - celloutsig_0_7z[8:1];
  assign celloutsig_0_34z = celloutsig_0_17z[7:1] | { in_data[60:55], celloutsig_0_29z };
  assign celloutsig_1_19z = celloutsig_1_18z[6:2] | { celloutsig_1_1z[8:6], celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_7z = { celloutsig_0_5z[3:0], celloutsig_0_5z } | { in_data[55:53], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_10z = { celloutsig_0_7z[8:5], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z } | { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_7z = ^ { celloutsig_1_4z[1:0], celloutsig_1_4z };
  assign celloutsig_0_13z = ^ { celloutsig_0_5z[2:0], celloutsig_0_12z };
  assign celloutsig_0_28z = celloutsig_0_4z[5:2] >> celloutsig_0_19z[12:9];
  assign celloutsig_0_3z = { in_data[8:7], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } << { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[185], celloutsig_1_2z, celloutsig_1_2z } << in_data[106:104];
  assign celloutsig_0_9z = { celloutsig_0_7z[8:1], celloutsig_0_8z } << { celloutsig_0_4z[5:2], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_5z, celloutsig_0_15z } << in_data[35:15];
  assign celloutsig_0_23z = { in_data[95:91], celloutsig_0_3z } << { celloutsig_0_17z[10:2], celloutsig_0_6z };
  assign celloutsig_1_11z = { celloutsig_1_1z[6:0], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z } >> { celloutsig_1_1z[9:3], celloutsig_1_4z };
  assign celloutsig_0_17z = { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z } >> { celloutsig_0_10z[5:0], celloutsig_0_8z };
  assign celloutsig_0_14z = celloutsig_0_10z[17:15] - { in_data[18:17], celloutsig_0_12z };
  assign celloutsig_0_21z = celloutsig_0_11z[9:0] - celloutsig_0_9z[12:3];
  always_latch
    if (clkin_data[32]) celloutsig_0_8z = 6'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_3z };
  assign { out_data[136:128], out_data[100:96], out_data[36:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
