// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv_kernel_conv_kernel,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=29977,HLS_SYN_LUT=41781,HLS_VERSION=2022_1}" *)

module conv_kernel (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 74'd1;
parameter    ap_ST_fsm_state2 = 74'd2;
parameter    ap_ST_fsm_state3 = 74'd4;
parameter    ap_ST_fsm_state4 = 74'd8;
parameter    ap_ST_fsm_state5 = 74'd16;
parameter    ap_ST_fsm_state6 = 74'd32;
parameter    ap_ST_fsm_state7 = 74'd64;
parameter    ap_ST_fsm_state8 = 74'd128;
parameter    ap_ST_fsm_state9 = 74'd256;
parameter    ap_ST_fsm_state10 = 74'd512;
parameter    ap_ST_fsm_state11 = 74'd1024;
parameter    ap_ST_fsm_state12 = 74'd2048;
parameter    ap_ST_fsm_state13 = 74'd4096;
parameter    ap_ST_fsm_state14 = 74'd8192;
parameter    ap_ST_fsm_state15 = 74'd16384;
parameter    ap_ST_fsm_state16 = 74'd32768;
parameter    ap_ST_fsm_state17 = 74'd65536;
parameter    ap_ST_fsm_state18 = 74'd131072;
parameter    ap_ST_fsm_state19 = 74'd262144;
parameter    ap_ST_fsm_state20 = 74'd524288;
parameter    ap_ST_fsm_state21 = 74'd1048576;
parameter    ap_ST_fsm_state22 = 74'd2097152;
parameter    ap_ST_fsm_state23 = 74'd4194304;
parameter    ap_ST_fsm_state24 = 74'd8388608;
parameter    ap_ST_fsm_state25 = 74'd16777216;
parameter    ap_ST_fsm_state26 = 74'd33554432;
parameter    ap_ST_fsm_state27 = 74'd67108864;
parameter    ap_ST_fsm_state28 = 74'd134217728;
parameter    ap_ST_fsm_state29 = 74'd268435456;
parameter    ap_ST_fsm_state30 = 74'd536870912;
parameter    ap_ST_fsm_state31 = 74'd1073741824;
parameter    ap_ST_fsm_state32 = 74'd2147483648;
parameter    ap_ST_fsm_state33 = 74'd4294967296;
parameter    ap_ST_fsm_state34 = 74'd8589934592;
parameter    ap_ST_fsm_state35 = 74'd17179869184;
parameter    ap_ST_fsm_state36 = 74'd34359738368;
parameter    ap_ST_fsm_state37 = 74'd68719476736;
parameter    ap_ST_fsm_state38 = 74'd137438953472;
parameter    ap_ST_fsm_state39 = 74'd274877906944;
parameter    ap_ST_fsm_state40 = 74'd549755813888;
parameter    ap_ST_fsm_state41 = 74'd1099511627776;
parameter    ap_ST_fsm_state42 = 74'd2199023255552;
parameter    ap_ST_fsm_state43 = 74'd4398046511104;
parameter    ap_ST_fsm_state44 = 74'd8796093022208;
parameter    ap_ST_fsm_state45 = 74'd17592186044416;
parameter    ap_ST_fsm_state46 = 74'd35184372088832;
parameter    ap_ST_fsm_state47 = 74'd70368744177664;
parameter    ap_ST_fsm_state48 = 74'd140737488355328;
parameter    ap_ST_fsm_state49 = 74'd281474976710656;
parameter    ap_ST_fsm_state50 = 74'd562949953421312;
parameter    ap_ST_fsm_state51 = 74'd1125899906842624;
parameter    ap_ST_fsm_state52 = 74'd2251799813685248;
parameter    ap_ST_fsm_state53 = 74'd4503599627370496;
parameter    ap_ST_fsm_state54 = 74'd9007199254740992;
parameter    ap_ST_fsm_state55 = 74'd18014398509481984;
parameter    ap_ST_fsm_state56 = 74'd36028797018963968;
parameter    ap_ST_fsm_state57 = 74'd72057594037927936;
parameter    ap_ST_fsm_state58 = 74'd144115188075855872;
parameter    ap_ST_fsm_state59 = 74'd288230376151711744;
parameter    ap_ST_fsm_state60 = 74'd576460752303423488;
parameter    ap_ST_fsm_state61 = 74'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 74'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 74'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 74'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 74'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 74'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 74'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 74'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 74'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 74'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 74'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 74'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 74'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 74'd9444732965739290427392;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [73:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] act_mem;
wire   [63:0] act_in;
wire   [63:0] act_out;
wire   [63:0] weight_mem;
wire   [63:0] bn_weight_mem;
wire   [63:0] start_layer;
wire   [63:0] end_layer;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    gmem0_blk_n_R;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state14;
reg    gmem0_blk_n_AW;
wire    ap_CS_fsm_state61;
reg    gmem0_blk_n_B;
wire    ap_CS_fsm_state74;
reg   [0:0] icmp_ln1442_reg_2930;
reg   [0:0] icmp_ln1444_reg_2934;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state27;
reg   [0:0] icmp_ln1409_reg_2594;
wire    ap_CS_fsm_state36;
reg   [63:0] bn_weight_mem_read_reg_2206;
reg   [63:0] weight_mem_read_reg_2213;
reg   [63:0] act_mem_read_reg_2218;
reg   [63:0] gmem0_addr_12_reg_2261;
reg   [63:0] gmem0_addr_13_reg_2267;
reg   [61:0] trunc_ln5_reg_2273;
reg   [61:0] trunc_ln6_reg_2279;
reg   [31:0] layer_cnt_reg_2285;
reg   [31:0] gmem0_addr_13_read_reg_2291;
reg   [63:0] gmem0_addr_14_reg_2297;
reg   [63:0] gmem0_addr_15_reg_2302;
wire   [0:0] icmp_ln1406_fu_920_p2;
reg   [0:0] icmp_ln1406_reg_2388;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln1376_fu_815_p2;
reg   [31:0] nif_reg_2392;
wire    ap_CS_fsm_state12;
reg   [31:0] nof_reg_2407;
reg   [31:0] noy_reg_2420;
reg   [31:0] nox_reg_2431;
reg   [31:0] nkx_reg_2443;
reg   [31:0] nky_reg_2454;
reg   [31:0] stride_reg_2468;
reg   [31:0] pad_reg_2475;
reg   [0:0] bb_en_reg_2482;
reg   [0:0] conv_en_reg_2489;
reg   [0:0] bn_en_reg_2496;
reg   [0:0] skip_en_reg_2501;
reg   [0:0] relu_en_reg_2506;
reg   [0:0] max_pool_en_reg_2511;
reg   [0:0] avg_pool_en_reg_2516;
reg   [0:0] fc_en_reg_2521;
reg   [31:0] base_addr_in_reg_2525;
reg   [31:0] base_addr_out_reg_2535;
reg   [31:0] base_addr_add_reg_2545;
reg   [31:0] weight_base_reg_2551;
reg   [31:0] weight_size_reg_2557;
reg   [31:0] bn_weight_base_reg_2562;
reg   [31:0] bn_weight_size_reg_2571;
reg   [31:0] in_size_reg_2576;
reg   [31:0] out_size_reg_2585;
wire   [0:0] icmp_ln1409_fu_1065_p2;
wire    ap_CS_fsm_state13;
reg   [61:0] trunc_ln1409_1_reg_2598;
wire    ap_CS_fsm_state19;
wire   [0:0] and_ln121_fu_1106_p2;
reg   [0:0] and_ln121_reg_2609;
wire    ap_CS_fsm_state29;
wire   [34:0] bound_fu_1120_p2;
reg   [34:0] bound_reg_2613;
wire   [37:0] bound13_fu_1138_p2;
reg   [37:0] bound13_reg_2618;
wire   [69:0] bound25_fu_1151_p2;
reg   [69:0] bound25_reg_2623;
reg   [29:0] tmp_reg_2630;
wire   [0:0] icmp_ln137_fu_1177_p2;
reg   [0:0] icmp_ln137_reg_2635;
wire   [0:0] icmp_ln135_fu_1183_p2;
reg   [0:0] icmp_ln135_reg_2643;
wire   [101:0] bound45_fu_1195_p2;
reg   [101:0] bound45_reg_2650;
wire    ap_CS_fsm_state30;
reg   [29:0] tmp_3_reg_2657;
wire   [133:0] bound77_fu_1227_p2;
reg   [133:0] bound77_reg_2662;
wire    ap_CS_fsm_state31;
wire   [0:0] cmp331_i_fu_1233_p2;
reg   [0:0] cmp331_i_reg_2668;
wire    ap_CS_fsm_state32;
wire   [165:0] bound117_fu_1244_p2;
reg   [165:0] bound117_reg_2672;
wire   [0:0] icmp_ln139_fu_1250_p2;
reg   [0:0] icmp_ln139_reg_2677;
wire   [0:0] icmp_ln131_fu_1255_p2;
reg   [0:0] icmp_ln131_reg_2686;
wire   [0:0] icmp_ln129_fu_1260_p2;
reg   [0:0] icmp_ln129_reg_2692;
wire   [31:0] mul_ln127_fu_1265_p2;
reg   [31:0] mul_ln127_reg_2697;
wire    ap_CS_fsm_state33;
wire   [165:0] add_ln125_3_fu_1281_p2;
reg   [165:0] add_ln125_3_reg_2706;
wire   [0:0] icmp_ln127_fu_1287_p2;
reg   [0:0] icmp_ln127_reg_2711;
wire   [0:0] icmp_ln125_fu_1276_p2;
wire   [31:0] mul_ln127_1_fu_1292_p2;
reg   [31:0] mul_ln127_1_reg_2722;
wire   [0:0] select_ln125_6_fu_1338_p3;
reg   [0:0] select_ln125_6_reg_2728;
wire   [31:0] select_ln125_7_fu_1345_p3;
reg   [31:0] select_ln125_7_reg_2735;
wire   [0:0] select_ln127_4_fu_1367_p3;
reg   [0:0] select_ln127_4_reg_2740;
wire   [0:0] or_ln129_fu_1374_p2;
reg   [0:0] or_ln129_reg_2747;
wire   [0:0] select_ln129_4_fu_1387_p3;
reg   [0:0] select_ln129_4_reg_2753;
wire   [0:0] select_ln131_2_fu_1394_p3;
reg   [0:0] select_ln131_2_reg_2762;
wire   [0:0] or_ln127_fu_1433_p2;
reg   [0:0] or_ln127_reg_2769;
wire    ap_CS_fsm_state34;
wire   [0:0] or_ln129_1_fu_1455_p2;
reg   [0:0] or_ln129_1_reg_2775;
wire   [0:0] or_ln131_fu_1486_p2;
reg   [0:0] or_ln131_reg_2780;
wire   [31:0] select_ln131_3_fu_1514_p3;
reg   [31:0] select_ln131_3_reg_2785;
wire   [31:0] select_ln137_fu_1544_p3;
reg   [31:0] select_ln137_reg_2790;
wire  signed [31:0] tmp2_fu_1552_p2;
reg  signed [31:0] tmp2_reg_2795;
reg   [61:0] trunc_ln7_reg_2800;
wire    ap_CS_fsm_state35;
wire   [31:0] add_ln139_fu_1604_p2;
wire    ap_CS_fsm_state44;
wire   [34:0] select_ln137_1_fu_1629_p3;
wire   [37:0] select_ln135_1_fu_1647_p3;
wire   [69:0] select_ln131_4_fu_1661_p3;
wire   [101:0] select_ln129_5_fu_1674_p3;
wire   [133:0] select_ln127_5_fu_1687_p3;
reg   [29:0] tmp_4_reg_2841;
wire    ap_CS_fsm_state45;
reg   [29:0] tmp_5_reg_2846;
wire   [37:0] bound172_fu_1737_p2;
reg   [37:0] bound172_reg_2852;
wire    ap_CS_fsm_state46;
wire   [69:0] bound184_fu_1750_p2;
reg   [69:0] bound184_reg_2859;
wire   [31:0] add14_i_fu_1756_p2;
reg   [31:0] add14_i_reg_2866;
wire    ap_CS_fsm_state47;
wire   [101:0] bound213_fu_1767_p2;
reg   [101:0] bound213_reg_2871;
wire   [0:0] icmp_ln314_fu_1774_p2;
reg   [0:0] icmp_ln314_reg_2877;
reg   [30:0] tmp_6_reg_2883;
wire    ap_CS_fsm_state50;
wire   [38:0] mul_ln271_1_fu_1812_p2;
reg   [38:0] mul_ln271_1_reg_2888;
wire    ap_CS_fsm_state51;
wire   [70:0] mul_ln271_2_fu_1825_p2;
reg   [70:0] mul_ln271_2_reg_2894;
wire   [102:0] mul_ln271_3_fu_1837_p2;
reg   [102:0] mul_ln271_3_reg_2900;
wire    ap_CS_fsm_state52;
wire   [0:0] icmp_ln275_fu_1843_p2;
reg   [0:0] icmp_ln275_reg_2905;
wire   [0:0] cmp21_i83_fu_1848_p2;
reg   [0:0] cmp21_i83_reg_2910;
wire    ap_CS_fsm_state59;
wire   [31:0] add_ln507_fu_1854_p2;
reg   [31:0] add_ln507_reg_2915;
reg   [61:0] trunc_ln_reg_2920;
reg   [61:0] trunc_ln1_reg_2925;
wire   [0:0] icmp_ln1442_fu_1926_p2;
wire    ap_CS_fsm_state60;
wire   [0:0] icmp_ln1444_fu_1930_p2;
reg   [61:0] trunc_ln1444_1_reg_2938;
wire    grp_controller_fu_536_ap_start;
wire    grp_controller_fu_536_ap_done;
wire    grp_controller_fu_536_ap_idle;
wire    grp_controller_fu_536_ap_ready;
wire    grp_controller_fu_536_bb_en_read;
wire    grp_controller_fu_536_conv_en_read;
wire    grp_controller_fu_536_bn_en_read;
wire    grp_controller_fu_536_skip_en_read;
wire    grp_controller_fu_536_relu_en_read;
wire    grp_controller_fu_536_max_pool_en_read;
wire    grp_controller_fu_536_avg_pool_en_read;
wire    grp_controller_fu_536_fc_en_read;
wire   [31:0] grp_controller_fu_536_ap_return_0;
wire   [31:0] grp_controller_fu_536_ap_return_1;
wire   [31:0] grp_controller_fu_536_ap_return_2;
wire   [31:0] grp_controller_fu_536_ap_return_3;
wire   [31:0] grp_controller_fu_536_ap_return_4;
wire   [31:0] grp_controller_fu_536_ap_return_5;
wire   [31:0] grp_controller_fu_536_ap_return_6;
wire   [31:0] grp_controller_fu_536_ap_return_7;
wire   [0:0] grp_controller_fu_536_ap_return_8;
wire   [0:0] grp_controller_fu_536_ap_return_9;
wire   [0:0] grp_controller_fu_536_ap_return_10;
wire   [0:0] grp_controller_fu_536_ap_return_11;
wire   [0:0] grp_controller_fu_536_ap_return_12;
wire   [0:0] grp_controller_fu_536_ap_return_13;
wire   [0:0] grp_controller_fu_536_ap_return_14;
wire   [0:0] grp_controller_fu_536_ap_return_15;
wire   [31:0] grp_controller_fu_536_ap_return_16;
wire   [31:0] grp_controller_fu_536_ap_return_17;
wire   [31:0] grp_controller_fu_536_ap_return_18;
wire   [31:0] grp_controller_fu_536_ap_return_19;
wire   [31:0] grp_controller_fu_536_ap_return_20;
wire   [31:0] grp_controller_fu_536_ap_return_21;
wire   [31:0] grp_controller_fu_536_ap_return_22;
wire   [31:0] grp_controller_fu_536_ap_return_23;
wire   [31:0] grp_controller_fu_536_ap_return_24;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_start;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_done;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_idle;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_ready;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWVALID;
wire   [63:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWADDR;
wire   [0:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWID;
wire   [31:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWLEN;
wire   [2:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWBURST;
wire   [1:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWPROT;
wire   [3:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWQOS;
wire   [3:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWREGION;
wire   [0:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWUSER;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_WVALID;
wire   [31:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_WDATA;
wire   [3:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_WSTRB;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_WLAST;
wire   [0:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_WID;
wire   [0:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_WUSER;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARVALID;
wire   [63:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARADDR;
wire   [0:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARID;
wire   [31:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARLEN;
wire   [2:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARBURST;
wire   [1:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARPROT;
wire   [3:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARQOS;
wire   [3:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARREGION;
wire   [0:0] grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARUSER;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_RREADY;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_BREADY;
wire    grp_load_input_fu_575_ap_start;
wire    grp_load_input_fu_575_ap_done;
wire    grp_load_input_fu_575_ap_idle;
wire    grp_load_input_fu_575_ap_ready;
wire    grp_load_input_fu_575_m_axi_gmem0_AWVALID;
wire   [63:0] grp_load_input_fu_575_m_axi_gmem0_AWADDR;
wire   [0:0] grp_load_input_fu_575_m_axi_gmem0_AWID;
wire   [31:0] grp_load_input_fu_575_m_axi_gmem0_AWLEN;
wire   [2:0] grp_load_input_fu_575_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_load_input_fu_575_m_axi_gmem0_AWBURST;
wire   [1:0] grp_load_input_fu_575_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_load_input_fu_575_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_load_input_fu_575_m_axi_gmem0_AWPROT;
wire   [3:0] grp_load_input_fu_575_m_axi_gmem0_AWQOS;
wire   [3:0] grp_load_input_fu_575_m_axi_gmem0_AWREGION;
wire   [0:0] grp_load_input_fu_575_m_axi_gmem0_AWUSER;
wire    grp_load_input_fu_575_m_axi_gmem0_WVALID;
wire   [31:0] grp_load_input_fu_575_m_axi_gmem0_WDATA;
wire   [3:0] grp_load_input_fu_575_m_axi_gmem0_WSTRB;
wire    grp_load_input_fu_575_m_axi_gmem0_WLAST;
wire   [0:0] grp_load_input_fu_575_m_axi_gmem0_WID;
wire   [0:0] grp_load_input_fu_575_m_axi_gmem0_WUSER;
wire    grp_load_input_fu_575_m_axi_gmem0_ARVALID;
wire   [63:0] grp_load_input_fu_575_m_axi_gmem0_ARADDR;
wire   [0:0] grp_load_input_fu_575_m_axi_gmem0_ARID;
wire   [31:0] grp_load_input_fu_575_m_axi_gmem0_ARLEN;
wire   [2:0] grp_load_input_fu_575_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_load_input_fu_575_m_axi_gmem0_ARBURST;
wire   [1:0] grp_load_input_fu_575_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_load_input_fu_575_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_load_input_fu_575_m_axi_gmem0_ARPROT;
wire   [3:0] grp_load_input_fu_575_m_axi_gmem0_ARQOS;
wire   [3:0] grp_load_input_fu_575_m_axi_gmem0_ARREGION;
wire   [0:0] grp_load_input_fu_575_m_axi_gmem0_ARUSER;
wire    grp_load_input_fu_575_m_axi_gmem0_RREADY;
wire    grp_load_input_fu_575_m_axi_gmem0_BREADY;
wire   [31:0] grp_load_input_fu_575_load_input_fifo5_din;
wire    grp_load_input_fu_575_load_input_fifo5_write;
wire    grp_PE_fu_594_ap_start;
wire    grp_PE_fu_594_ap_done;
wire    grp_PE_fu_594_ap_idle;
wire    grp_PE_fu_594_ap_ready;
wire    grp_PE_fu_594_load_input_fifo5_read;
wire    grp_PE_fu_594_load_weight_fifo6_read;
wire   [31:0] grp_PE_fu_594_pe_out_fifo7_din;
wire    grp_PE_fu_594_pe_out_fifo7_write;
wire   [31:0] grp_PE_fu_594_grp_fu_2949_p_din0;
wire   [31:0] grp_PE_fu_594_grp_fu_2949_p_din1;
wire    grp_PE_fu_594_grp_fu_2949_p_ce;
wire    grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_start;
wire    grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_done;
wire    grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_idle;
wire    grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_ready;
wire    grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWVALID;
wire   [63:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWADDR;
wire   [0:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWID;
wire   [31:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWLEN;
wire   [2:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWBURST;
wire   [1:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWPROT;
wire   [3:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWQOS;
wire   [3:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWREGION;
wire   [0:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWUSER;
wire    grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_WVALID;
wire   [31:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_WDATA;
wire   [3:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_WSTRB;
wire    grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_WLAST;
wire   [0:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_WID;
wire   [0:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_WUSER;
wire    grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARVALID;
wire   [63:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARADDR;
wire   [0:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARID;
wire   [31:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARLEN;
wire   [2:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARBURST;
wire   [1:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARPROT;
wire   [3:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARQOS;
wire   [3:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARREGION;
wire   [0:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARUSER;
wire    grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_RREADY;
wire    grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_BREADY;
wire   [31:0] grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_load_weight_fifo_din;
wire    grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_load_weight_fifo_write;
wire    grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_start;
wire    grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_done;
wire    grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_idle;
wire    grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_ready;
wire    grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWVALID;
wire   [63:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWADDR;
wire   [0:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWID;
wire   [31:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWLEN;
wire   [2:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWBURST;
wire   [1:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWPROT;
wire   [3:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWQOS;
wire   [3:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWREGION;
wire   [0:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWUSER;
wire    grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_WVALID;
wire   [31:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_WDATA;
wire   [3:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_WSTRB;
wire    grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_WLAST;
wire   [0:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_WID;
wire   [0:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_WUSER;
wire    grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARVALID;
wire   [63:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARADDR;
wire   [0:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARID;
wire   [31:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARLEN;
wire   [2:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARBURST;
wire   [1:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARPROT;
wire   [3:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARQOS;
wire   [3:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARREGION;
wire   [0:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARUSER;
wire    grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_RREADY;
wire    grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_BREADY;
wire    grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_pe_out_fifo_read;
wire   [31:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_bn_out_fifo_din;
wire    grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_bn_out_fifo_write;
wire   [31:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2953_p_din0;
wire   [31:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2953_p_din1;
wire   [1:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2953_p_opcode;
wire    grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2953_p_ce;
wire   [31:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2949_p_din0;
wire   [31:0] grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2949_p_din1;
wire    grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2949_p_ce;
wire    grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_start;
wire    grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_done;
wire    grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_idle;
wire    grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_ready;
wire    grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWVALID;
wire   [63:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWADDR;
wire   [0:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWID;
wire   [31:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWLEN;
wire   [2:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWBURST;
wire   [1:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWPROT;
wire   [3:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWQOS;
wire   [3:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWREGION;
wire   [0:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWUSER;
wire    grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_WVALID;
wire   [31:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_WDATA;
wire   [3:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_WSTRB;
wire    grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_WLAST;
wire   [0:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_WID;
wire   [0:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_WUSER;
wire    grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARVALID;
wire   [63:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARADDR;
wire   [0:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARID;
wire   [31:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARLEN;
wire   [2:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARBURST;
wire   [1:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARPROT;
wire   [3:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARQOS;
wire   [3:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARREGION;
wire   [0:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARUSER;
wire    grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_RREADY;
wire    grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_BREADY;
wire    grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_bn_out_fifo_read;
wire   [31:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_skip_out_fifo_din;
wire    grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_skip_out_fifo_write;
wire   [31:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2953_p_din0;
wire   [31:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2953_p_din1;
wire   [0:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2953_p_opcode;
wire    grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2953_p_ce;
wire   [31:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2957_p_din0;
wire   [31:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2957_p_din1;
wire   [4:0] grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2957_p_opcode;
wire    grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2957_p_ce;
wire    grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_start;
wire    grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_done;
wire    grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_idle;
wire    grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_ready;
wire    grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWVALID;
wire   [63:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWADDR;
wire   [0:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWID;
wire   [31:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWLEN;
wire   [2:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWBURST;
wire   [1:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWPROT;
wire   [3:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWQOS;
wire   [3:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWREGION;
wire   [0:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWUSER;
wire    grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_WVALID;
wire   [31:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_WDATA;
wire   [3:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_WSTRB;
wire    grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_WLAST;
wire   [0:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_WID;
wire   [0:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_WUSER;
wire    grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARVALID;
wire   [63:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARADDR;
wire   [0:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARID;
wire   [31:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARLEN;
wire   [2:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARBURST;
wire   [1:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARPROT;
wire   [3:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARQOS;
wire   [3:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARREGION;
wire   [0:0] grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARUSER;
wire    grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_RREADY;
wire    grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_BREADY;
wire    grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_skip_out_fifo_read;
wire    grp_max_pool_fu_668_ap_start;
wire    grp_max_pool_fu_668_ap_done;
wire    grp_max_pool_fu_668_ap_idle;
wire    grp_max_pool_fu_668_ap_ready;
wire    grp_max_pool_fu_668_m_axi_gmem0_AWVALID;
wire   [63:0] grp_max_pool_fu_668_m_axi_gmem0_AWADDR;
wire   [0:0] grp_max_pool_fu_668_m_axi_gmem0_AWID;
wire   [31:0] grp_max_pool_fu_668_m_axi_gmem0_AWLEN;
wire   [2:0] grp_max_pool_fu_668_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_max_pool_fu_668_m_axi_gmem0_AWBURST;
wire   [1:0] grp_max_pool_fu_668_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_max_pool_fu_668_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_max_pool_fu_668_m_axi_gmem0_AWPROT;
wire   [3:0] grp_max_pool_fu_668_m_axi_gmem0_AWQOS;
wire   [3:0] grp_max_pool_fu_668_m_axi_gmem0_AWREGION;
wire   [0:0] grp_max_pool_fu_668_m_axi_gmem0_AWUSER;
wire    grp_max_pool_fu_668_m_axi_gmem0_WVALID;
wire   [31:0] grp_max_pool_fu_668_m_axi_gmem0_WDATA;
wire   [3:0] grp_max_pool_fu_668_m_axi_gmem0_WSTRB;
wire    grp_max_pool_fu_668_m_axi_gmem0_WLAST;
wire   [0:0] grp_max_pool_fu_668_m_axi_gmem0_WID;
wire   [0:0] grp_max_pool_fu_668_m_axi_gmem0_WUSER;
wire    grp_max_pool_fu_668_m_axi_gmem0_ARVALID;
wire   [63:0] grp_max_pool_fu_668_m_axi_gmem0_ARADDR;
wire   [0:0] grp_max_pool_fu_668_m_axi_gmem0_ARID;
wire   [31:0] grp_max_pool_fu_668_m_axi_gmem0_ARLEN;
wire   [2:0] grp_max_pool_fu_668_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_max_pool_fu_668_m_axi_gmem0_ARBURST;
wire   [1:0] grp_max_pool_fu_668_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_max_pool_fu_668_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_max_pool_fu_668_m_axi_gmem0_ARPROT;
wire   [3:0] grp_max_pool_fu_668_m_axi_gmem0_ARQOS;
wire   [3:0] grp_max_pool_fu_668_m_axi_gmem0_ARREGION;
wire   [0:0] grp_max_pool_fu_668_m_axi_gmem0_ARUSER;
wire    grp_max_pool_fu_668_m_axi_gmem0_RREADY;
wire    grp_max_pool_fu_668_m_axi_gmem0_BREADY;
wire   [31:0] grp_max_pool_fu_668_grp_fu_2957_p_din0;
wire   [31:0] grp_max_pool_fu_668_grp_fu_2957_p_din1;
wire   [4:0] grp_max_pool_fu_668_grp_fu_2957_p_opcode;
wire    grp_max_pool_fu_668_grp_fu_2957_p_ce;
wire    grp_avg_pool_fu_683_ap_start;
wire    grp_avg_pool_fu_683_ap_done;
wire    grp_avg_pool_fu_683_ap_idle;
wire    grp_avg_pool_fu_683_ap_ready;
wire    grp_avg_pool_fu_683_m_axi_gmem0_AWVALID;
wire   [63:0] grp_avg_pool_fu_683_m_axi_gmem0_AWADDR;
wire   [0:0] grp_avg_pool_fu_683_m_axi_gmem0_AWID;
wire   [31:0] grp_avg_pool_fu_683_m_axi_gmem0_AWLEN;
wire   [2:0] grp_avg_pool_fu_683_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_avg_pool_fu_683_m_axi_gmem0_AWBURST;
wire   [1:0] grp_avg_pool_fu_683_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_avg_pool_fu_683_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_avg_pool_fu_683_m_axi_gmem0_AWPROT;
wire   [3:0] grp_avg_pool_fu_683_m_axi_gmem0_AWQOS;
wire   [3:0] grp_avg_pool_fu_683_m_axi_gmem0_AWREGION;
wire   [0:0] grp_avg_pool_fu_683_m_axi_gmem0_AWUSER;
wire    grp_avg_pool_fu_683_m_axi_gmem0_WVALID;
wire   [31:0] grp_avg_pool_fu_683_m_axi_gmem0_WDATA;
wire   [3:0] grp_avg_pool_fu_683_m_axi_gmem0_WSTRB;
wire    grp_avg_pool_fu_683_m_axi_gmem0_WLAST;
wire   [0:0] grp_avg_pool_fu_683_m_axi_gmem0_WID;
wire   [0:0] grp_avg_pool_fu_683_m_axi_gmem0_WUSER;
wire    grp_avg_pool_fu_683_m_axi_gmem0_ARVALID;
wire   [63:0] grp_avg_pool_fu_683_m_axi_gmem0_ARADDR;
wire   [0:0] grp_avg_pool_fu_683_m_axi_gmem0_ARID;
wire   [31:0] grp_avg_pool_fu_683_m_axi_gmem0_ARLEN;
wire   [2:0] grp_avg_pool_fu_683_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_avg_pool_fu_683_m_axi_gmem0_ARBURST;
wire   [1:0] grp_avg_pool_fu_683_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_avg_pool_fu_683_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_avg_pool_fu_683_m_axi_gmem0_ARPROT;
wire   [3:0] grp_avg_pool_fu_683_m_axi_gmem0_ARQOS;
wire   [3:0] grp_avg_pool_fu_683_m_axi_gmem0_ARREGION;
wire   [0:0] grp_avg_pool_fu_683_m_axi_gmem0_ARUSER;
wire    grp_avg_pool_fu_683_m_axi_gmem0_RREADY;
wire    grp_avg_pool_fu_683_m_axi_gmem0_BREADY;
wire   [31:0] grp_avg_pool_fu_683_grp_fu_2953_p_din0;
wire   [31:0] grp_avg_pool_fu_683_grp_fu_2953_p_din1;
wire   [0:0] grp_avg_pool_fu_683_grp_fu_2953_p_opcode;
wire    grp_avg_pool_fu_683_grp_fu_2953_p_ce;
wire    grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_start;
wire    grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_done;
wire    grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_idle;
wire    grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_ready;
wire    grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWVALID;
wire   [63:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWADDR;
wire   [0:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWID;
wire   [31:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWLEN;
wire   [2:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWBURST;
wire   [1:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWPROT;
wire   [3:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWQOS;
wire   [3:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWREGION;
wire   [0:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWUSER;
wire    grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_WVALID;
wire   [31:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_WDATA;
wire   [3:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_WSTRB;
wire    grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_WLAST;
wire   [0:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_WID;
wire   [0:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_WUSER;
wire    grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARVALID;
wire   [63:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARADDR;
wire   [0:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARID;
wire   [31:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARLEN;
wire   [2:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARBURST;
wire   [1:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARPROT;
wire   [3:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARQOS;
wire   [3:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARREGION;
wire   [0:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARUSER;
wire    grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_RREADY;
wire    grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_BREADY;
wire   [31:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2953_p_din0;
wire   [31:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2953_p_din1;
wire   [0:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2953_p_opcode;
wire    grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2953_p_ce;
wire   [31:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2949_p_din0;
wire   [31:0] grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2949_p_din1;
wire    grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2949_p_ce;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_start;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_done;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_idle;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_ready;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWVALID;
wire   [63:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWADDR;
wire   [0:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWID;
wire   [31:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWLEN;
wire   [2:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWBURST;
wire   [1:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWPROT;
wire   [3:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWQOS;
wire   [3:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWREGION;
wire   [0:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWUSER;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_WVALID;
wire   [31:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_WDATA;
wire   [3:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_WSTRB;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_WLAST;
wire   [0:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_WID;
wire   [0:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_WUSER;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARVALID;
wire   [63:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARADDR;
wire   [0:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARID;
wire   [31:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARLEN;
wire   [2:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARBURST;
wire   [1:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARPROT;
wire   [3:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARQOS;
wire   [3:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARREGION;
wire   [0:0] grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARUSER;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_RREADY;
wire    grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_BREADY;
reg    gmem0_AWVALID;
wire    gmem0_AWREADY;
reg   [63:0] gmem0_AWADDR;
reg   [31:0] gmem0_AWLEN;
reg    gmem0_WVALID;
wire    gmem0_WREADY;
reg   [31:0] gmem0_WDATA;
reg   [3:0] gmem0_WSTRB;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
reg   [31:0] gmem0_ARLEN;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [31:0] gmem0_RDATA;
wire   [8:0] gmem0_RFIFONUM;
wire    gmem0_BVALID;
reg    gmem0_BREADY;
reg   [165:0] indvar_flatten160_reg_430;
reg    ap_block_state44_on_subcall_done;
reg  signed [31:0] f_out_reg_441;
reg   [133:0] indvar_flatten112_reg_452;
reg   [101:0] indvar_flatten72_reg_464;
reg   [69:0] indvar_flatten40_reg_476;
reg   [31:0] f_in_reg_488;
reg   [37:0] indvar_flatten20_reg_500;
reg   [34:0] indvar_flatten_reg_512;
reg   [31:0] i_reg_524;
reg    grp_controller_fu_536_ap_start_reg;
reg    grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_start_reg;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
reg    grp_load_input_fu_575_ap_start_reg;
wire    ap_CS_fsm_state28;
wire    load_input_fifo_full_n;
reg    load_input_fifo_write;
reg    grp_PE_fu_594_ap_start_reg;
wire   [31:0] load_input_fifo_dout;
wire    load_input_fifo_empty_n;
reg    load_input_fifo_read;
wire   [31:0] load_weight_fifo_dout;
wire    load_weight_fifo_empty_n;
reg    load_weight_fifo_read;
wire    pe_out_fifo_full_n;
reg    pe_out_fifo_write;
reg    grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_start_reg;
wire    ap_CS_fsm_state43;
wire    load_weight_fifo_full_n;
reg    load_weight_fifo_write;
reg    grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_start_reg;
wire    ap_CS_fsm_state48;
wire   [31:0] pe_out_fifo_dout;
wire    pe_out_fifo_empty_n;
reg    pe_out_fifo_read;
wire    bn_out_fifo_full_n;
reg    bn_out_fifo_write;
reg    grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_start_reg;
wire    ap_CS_fsm_state49;
reg   [73:0] ap_NS_fsm;
wire    ap_NS_fsm_state50;
wire    skip_out_fifo_full_n;
reg    skip_out_fifo_write;
wire   [31:0] bn_out_fifo_dout;
wire    bn_out_fifo_empty_n;
reg    bn_out_fifo_read;
reg    grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_start_reg;
wire    ap_NS_fsm_state53;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
wire   [31:0] skip_out_fifo_dout;
wire    skip_out_fifo_empty_n;
reg    skip_out_fifo_read;
reg    grp_max_pool_fu_668_ap_start_reg;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state56;
reg    grp_avg_pool_fu_683_ap_start_reg;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
reg    grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_start_reg;
reg    grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_start_reg;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state69;
wire  signed [63:0] sext_ln1376_fu_739_p1;
wire  signed [63:0] p_cast_cast_fu_759_p1;
wire  signed [63:0] sext_ln1409_fu_789_p1;
wire  signed [63:0] sext_ln1444_fu_798_p1;
wire  signed [63:0] sext_ln1409_1_fu_1096_p1;
wire  signed [63:0] sext_ln141_fu_1594_p1;
wire  signed [63:0] sext_ln1444_1_fu_1961_p1;
reg    ap_block_state27;
reg    ap_block_state61_io;
reg    ap_predicate_op494_writeresp_state74;
reg    ap_block_state74;
reg   [0:0] bb_en_035_fu_208;
reg   [0:0] conv_en_036_fu_212;
reg   [0:0] bn_en_1_fu_216;
reg   [0:0] skip_en_1_fu_220;
reg   [0:0] relu_en_1_fu_224;
reg   [0:0] max_pool_en_1_fu_228;
reg   [0:0] avg_pool_en_1_fu_232;
reg   [0:0] fc_en_1_fu_236;
reg   [31:0] layer_cnt_2_fu_240;
wire   [31:0] layer_cnt_3_fu_1971_p2;
reg   [31:0] nif_027_fu_244;
reg   [31:0] nof_028_fu_248;
reg   [31:0] noy_029_fu_252;
reg   [31:0] nox_030_fu_256;
reg   [31:0] nkx_031_fu_260;
reg   [31:0] nky_032_fu_264;
reg   [31:0] stride_1_fu_268;
reg   [31:0] pad_1_fu_272;
reg   [31:0] base_addr_in_043_fu_276;
reg   [31:0] base_addr_out_044_fu_280;
reg   [31:0] base_addr_add_1_fu_284;
reg   [31:0] weight_base_046_fu_288;
reg   [31:0] weight_size_1_fu_292;
reg   [31:0] bn_weight_base_048_fu_296;
reg   [31:0] bn_weight_size_1_fu_300;
reg   [31:0] in_size_1_fu_304;
reg   [31:0] out_size_1_fu_308;
wire   [61:0] trunc_ln4_fu_729_p4;
wire   [61:0] p_cast_fu_749_p4;
wire   [33:0] shl_ln_fu_1070_p3;
wire   [63:0] zext_ln1409_fu_1077_p1;
wire   [63:0] add_ln1409_fu_1081_p2;
wire   [34:0] p_shl1_fu_1113_p3;
wire   [34:0] cast10_fu_1110_p1;
wire   [37:0] p_shl_fu_1130_p3;
wire   [37:0] cast12_fu_1126_p1;
wire   [31:0] bound25_fu_1151_p0;
wire   [37:0] bound25_fu_1151_p1;
wire   [31:0] grp_fu_719_p2;
wire   [31:0] mul_ln125_fu_1161_p0;
wire   [33:0] mul_ln125_fu_1161_p1;
wire   [64:0] mul_ln125_fu_1161_p2;
wire   [29:0] bound45_fu_1195_p0;
wire   [69:0] bound45_fu_1195_p1;
wire   [31:0] grp_fu_724_p2;
wire   [31:0] mul_ln125_1_fu_1205_p0;
wire   [33:0] mul_ln125_1_fu_1205_p1;
wire   [64:0] mul_ln125_1_fu_1205_p2;
wire   [29:0] bound77_fu_1227_p0;
wire   [99:0] bound77_fu_1227_p1;
wire   [31:0] bound117_fu_1244_p0;
wire   [129:0] bound117_fu_1244_p1;
wire  signed [31:0] f_out_9_fu_1270_p2;
wire   [0:0] icmp_ln137_1_fu_1297_p2;
wire   [0:0] icmp_ln135_1_fu_1309_p2;
wire   [0:0] icmp_ln131_1_fu_1321_p2;
wire   [0:0] icmp_ln129_1_fu_1333_p2;
wire   [0:0] select_ln125_3_fu_1302_p3;
wire   [0:0] select_ln125_4_fu_1314_p3;
wire   [0:0] select_ln125_5_fu_1326_p3;
wire   [0:0] select_ln127_2_fu_1353_p3;
wire   [0:0] select_ln127_3_fu_1360_p3;
wire   [0:0] select_ln129_3_fu_1380_p3;
wire   [31:0] tmp3592_fu_1406_p2;
wire  signed [31:0] mul_ln125_2_fu_1417_p0;
wire   [0:0] icmp_ln139_1_fu_1422_p2;
wire  signed [31:0] select_ln125_fu_1401_p3;
wire   [31:0] tmp4_mid192_fu_1437_p2;
wire   [31:0] mul_ln125_2_fu_1417_p2;
wire   [0:0] select_ln125_2_fu_1427_p3;
wire   [31:0] select_ln127_fu_1442_p3;
wire   [0:0] select_ln127_1_fu_1449_p3;
wire   [31:0] select_ln129_fu_1459_p3;
wire   [31:0] f_in_3_fu_1480_p2;
wire  signed [31:0] tmp4_mid1_fu_1496_p0;
wire   [31:0] tmp4_mid1_fu_1496_p2;
wire   [31:0] select_ln129_1_fu_1467_p3;
wire   [0:0] select_ln129_2_fu_1474_p3;
wire   [0:0] select_ln131_1_fu_1508_p3;
wire   [0:0] select_ln135_fu_1521_p3;
wire   [0:0] or_ln137_fu_1527_p2;
wire   [0:0] or_ln137_1_fu_1532_p2;
wire   [0:0] or_ln137_3_fu_1538_p2;
wire   [31:0] select_ln131_fu_1501_p3;
wire   [31:0] tmp5_fu_1558_p2;
wire   [31:0] empty_69_fu_1562_p2;
wire   [33:0] tmp_7_fu_1567_p3;
wire   [63:0] p_cast26_fu_1575_p1;
wire   [63:0] empty_70_fu_1579_p2;
wire   [0:0] or_ln137_2_fu_1615_p2;
wire   [0:0] or_ln137_4_fu_1619_p2;
wire   [0:0] or_ln137_5_fu_1624_p2;
wire   [34:0] add_ln137_fu_1609_p2;
wire   [0:0] or_ln135_fu_1643_p2;
wire   [37:0] add_ln135_fu_1637_p2;
wire   [69:0] add_ln131_1_fu_1655_p2;
wire   [101:0] add_ln129_fu_1668_p2;
wire   [133:0] add_ln127_fu_1681_p2;
wire   [31:0] mul_ln310_fu_1698_p0;
wire   [33:0] mul_ln310_fu_1698_p1;
wire   [64:0] mul_ln310_fu_1698_p2;
wire   [31:0] mul_ln310_1_fu_1718_p0;
wire   [33:0] mul_ln310_1_fu_1718_p1;
wire   [64:0] mul_ln310_1_fu_1718_p2;
wire   [29:0] bound172_fu_1737_p0;
wire   [6:0] bound172_fu_1737_p1;
wire   [29:0] bound184_fu_1750_p0;
wire   [36:0] bound184_fu_1750_p1;
wire   [31:0] bound213_fu_1767_p0;
wire   [67:0] bound213_fu_1767_p1;
wire   [32:0] zext_ln271_fu_1780_p1;
wire   [32:0] add_ln271_fu_1783_p2;
wire   [32:0] mul_ln271_fu_1793_p0;
wire   [34:0] mul_ln271_fu_1793_p1;
wire   [66:0] mul_ln271_fu_1793_p2;
wire   [30:0] mul_ln271_1_fu_1812_p0;
wire   [6:0] mul_ln271_1_fu_1812_p1;
wire   [29:0] mul_ln271_2_fu_1825_p0;
wire   [37:0] mul_ln271_2_fu_1825_p1;
wire   [31:0] mul_ln271_3_fu_1837_p0;
wire   [68:0] mul_ln271_3_fu_1837_p1;
wire   [31:0] add_ln507_1_fu_1860_p2;
wire   [33:0] shl_ln6_fu_1865_p3;
wire   [63:0] zext_ln507_fu_1873_p1;
wire   [63:0] add_ln507_2_fu_1877_p2;
wire   [31:0] add5_le_i_fu_1893_p2;
wire   [33:0] tmp_20_fu_1898_p3;
wire   [63:0] p_cast21_fu_1906_p1;
wire   [63:0] empty_76_fu_1910_p2;
wire   [33:0] shl_ln9_fu_1935_p3;
wire   [63:0] zext_ln1444_fu_1942_p1;
wire   [63:0] add_ln1444_fu_1946_p2;
reg    ap_block_state60_on_subcall_done;
wire   [31:0] grp_fu_2949_p2;
reg   [31:0] grp_fu_2949_p0;
reg   [31:0] grp_fu_2949_p1;
reg    grp_fu_2949_ce;
wire   [31:0] grp_fu_2953_p2;
reg   [31:0] grp_fu_2953_p0;
reg   [31:0] grp_fu_2953_p1;
reg   [1:0] grp_fu_2953_opcode;
reg    grp_fu_2953_ce;
wire   [0:0] grp_fu_2957_p2;
reg   [31:0] grp_fu_2957_p0;
reg   [31:0] grp_fu_2957_p1;
reg    grp_fu_2957_ce;
reg   [4:0] grp_fu_2957_opcode;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
reg    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
reg    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
reg    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
reg    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
reg    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
reg    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
reg    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
wire   [165:0] bound117_fu_1244_p00;
wire   [165:0] bound117_fu_1244_p10;
wire   [37:0] bound172_fu_1737_p00;
wire   [69:0] bound184_fu_1750_p00;
wire   [69:0] bound184_fu_1750_p10;
wire   [101:0] bound213_fu_1767_p00;
wire   [101:0] bound213_fu_1767_p10;
wire   [69:0] bound25_fu_1151_p00;
wire   [69:0] bound25_fu_1151_p10;
wire   [101:0] bound45_fu_1195_p00;
wire   [101:0] bound45_fu_1195_p10;
wire   [133:0] bound77_fu_1227_p00;
wire   [133:0] bound77_fu_1227_p10;
wire   [64:0] mul_ln125_1_fu_1205_p00;
wire   [64:0] mul_ln125_fu_1161_p00;
wire   [38:0] mul_ln271_1_fu_1812_p00;
wire   [70:0] mul_ln271_2_fu_1825_p00;
wire   [70:0] mul_ln271_2_fu_1825_p10;
wire   [102:0] mul_ln271_3_fu_1837_p00;
wire   [102:0] mul_ln271_3_fu_1837_p10;
wire   [66:0] mul_ln271_fu_1793_p00;
wire   [64:0] mul_ln310_1_fu_1718_p00;
wire   [64:0] mul_ln310_fu_1698_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 74'd1;
#0 grp_controller_fu_536_ap_start_reg = 1'b0;
#0 grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_start_reg = 1'b0;
#0 grp_load_input_fu_575_ap_start_reg = 1'b0;
#0 grp_PE_fu_594_ap_start_reg = 1'b0;
#0 grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_start_reg = 1'b0;
#0 grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_start_reg = 1'b0;
#0 grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_start_reg = 1'b0;
#0 grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_start_reg = 1'b0;
#0 grp_max_pool_fu_668_ap_start_reg = 1'b0;
#0 grp_avg_pool_fu_683_ap_start_reg = 1'b0;
#0 grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_start_reg = 1'b0;
#0 grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_start_reg = 1'b0;
end

conv_kernel_controller grp_controller_fu_536(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_controller_fu_536_ap_start),
    .ap_done(grp_controller_fu_536_ap_done),
    .ap_idle(grp_controller_fu_536_ap_idle),
    .ap_ready(grp_controller_fu_536_ap_ready),
    .layer_cnt_read(layer_cnt_2_fu_240),
    .nif_read(nif_027_fu_244),
    .nof_read(nof_028_fu_248),
    .noy_read(noy_029_fu_252),
    .nox_read(nox_030_fu_256),
    .nkx_read(nkx_031_fu_260),
    .nky_read(nky_032_fu_264),
    .stride_read(stride_1_fu_268),
    .pad_read(pad_1_fu_272),
    .bb_en_read(grp_controller_fu_536_bb_en_read),
    .conv_en_read(grp_controller_fu_536_conv_en_read),
    .bn_en_read(grp_controller_fu_536_bn_en_read),
    .skip_en_read(grp_controller_fu_536_skip_en_read),
    .relu_en_read(grp_controller_fu_536_relu_en_read),
    .max_pool_en_read(grp_controller_fu_536_max_pool_en_read),
    .avg_pool_en_read(grp_controller_fu_536_avg_pool_en_read),
    .fc_en_read(grp_controller_fu_536_fc_en_read),
    .base_addr_in_read(base_addr_in_043_fu_276),
    .base_addr_out_read(base_addr_out_044_fu_280),
    .base_addr_add_read(base_addr_add_1_fu_284),
    .weight_base_read(weight_base_046_fu_288),
    .weight_size_read(weight_size_1_fu_292),
    .bn_weight_base_read(bn_weight_base_048_fu_296),
    .bn_weight_size_read(bn_weight_size_1_fu_300),
    .in_size_read(in_size_1_fu_304),
    .out_size_read(out_size_1_fu_308),
    .ap_return_0(grp_controller_fu_536_ap_return_0),
    .ap_return_1(grp_controller_fu_536_ap_return_1),
    .ap_return_2(grp_controller_fu_536_ap_return_2),
    .ap_return_3(grp_controller_fu_536_ap_return_3),
    .ap_return_4(grp_controller_fu_536_ap_return_4),
    .ap_return_5(grp_controller_fu_536_ap_return_5),
    .ap_return_6(grp_controller_fu_536_ap_return_6),
    .ap_return_7(grp_controller_fu_536_ap_return_7),
    .ap_return_8(grp_controller_fu_536_ap_return_8),
    .ap_return_9(grp_controller_fu_536_ap_return_9),
    .ap_return_10(grp_controller_fu_536_ap_return_10),
    .ap_return_11(grp_controller_fu_536_ap_return_11),
    .ap_return_12(grp_controller_fu_536_ap_return_12),
    .ap_return_13(grp_controller_fu_536_ap_return_13),
    .ap_return_14(grp_controller_fu_536_ap_return_14),
    .ap_return_15(grp_controller_fu_536_ap_return_15),
    .ap_return_16(grp_controller_fu_536_ap_return_16),
    .ap_return_17(grp_controller_fu_536_ap_return_17),
    .ap_return_18(grp_controller_fu_536_ap_return_18),
    .ap_return_19(grp_controller_fu_536_ap_return_19),
    .ap_return_20(grp_controller_fu_536_ap_return_20),
    .ap_return_21(grp_controller_fu_536_ap_return_21),
    .ap_return_22(grp_controller_fu_536_ap_return_22),
    .ap_return_23(grp_controller_fu_536_ap_return_23),
    .ap_return_24(grp_controller_fu_536_ap_return_24)
);

conv_kernel_conv_kernel_Pipeline_conv_kernel_loop2 grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_start),
    .ap_done(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_done),
    .ap_idle(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_idle),
    .ap_ready(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_ready),
    .m_axi_gmem0_AWVALID(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .sext_ln1409_1(trunc_ln1409_1_reg_2598),
    .sext_ln1409(trunc_ln5_reg_2273),
    .in_size(in_size_reg_2576)
);

conv_kernel_load_input grp_load_input_fu_575(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_input_fu_575_ap_start),
    .ap_done(grp_load_input_fu_575_ap_done),
    .ap_idle(grp_load_input_fu_575_ap_idle),
    .ap_ready(grp_load_input_fu_575_ap_ready),
    .m_axi_gmem0_AWVALID(grp_load_input_fu_575_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_load_input_fu_575_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_load_input_fu_575_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_load_input_fu_575_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_load_input_fu_575_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_load_input_fu_575_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_load_input_fu_575_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_load_input_fu_575_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_load_input_fu_575_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_load_input_fu_575_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_load_input_fu_575_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_load_input_fu_575_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_load_input_fu_575_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_load_input_fu_575_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_load_input_fu_575_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_load_input_fu_575_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_load_input_fu_575_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_load_input_fu_575_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_load_input_fu_575_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_load_input_fu_575_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_load_input_fu_575_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_load_input_fu_575_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_load_input_fu_575_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_load_input_fu_575_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_load_input_fu_575_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_load_input_fu_575_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_load_input_fu_575_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_load_input_fu_575_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_load_input_fu_575_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_load_input_fu_575_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_load_input_fu_575_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_load_input_fu_575_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .act_mem(act_mem_read_reg_2218),
    .load_input_fifo5_din(grp_load_input_fu_575_load_input_fifo5_din),
    .load_input_fifo5_full_n(load_input_fifo_full_n),
    .load_input_fifo5_write(grp_load_input_fu_575_load_input_fifo5_write),
    .base_addr(base_addr_in_reg_2525),
    .nky(nky_reg_2454),
    .nkx(nkx_reg_2443),
    .nof(nof_reg_2407),
    .nif(nif_reg_2392),
    .noy(noy_reg_2420),
    .nox(nox_reg_2431),
    .stride(stride_reg_2468),
    .pad(pad_reg_2475),
    .bb_en(bb_en_reg_2482),
    .conv_en(conv_en_reg_2489)
);

conv_kernel_PE grp_PE_fu_594(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_PE_fu_594_ap_start),
    .ap_done(grp_PE_fu_594_ap_done),
    .ap_idle(grp_PE_fu_594_ap_idle),
    .ap_ready(grp_PE_fu_594_ap_ready),
    .load_input_fifo5_dout(load_input_fifo_dout),
    .load_input_fifo5_empty_n(load_input_fifo_empty_n),
    .load_input_fifo5_read(grp_PE_fu_594_load_input_fifo5_read),
    .load_weight_fifo6_dout(load_weight_fifo_dout),
    .load_weight_fifo6_empty_n(load_weight_fifo_empty_n),
    .load_weight_fifo6_read(grp_PE_fu_594_load_weight_fifo6_read),
    .pe_out_fifo7_din(grp_PE_fu_594_pe_out_fifo7_din),
    .pe_out_fifo7_full_n(pe_out_fifo_full_n),
    .pe_out_fifo7_write(grp_PE_fu_594_pe_out_fifo7_write),
    .nky(nky_reg_2454),
    .nkx(nkx_reg_2443),
    .nof(nof_reg_2407),
    .nif(nif_reg_2392),
    .noy(noy_reg_2420),
    .nox(nox_reg_2431),
    .bb_en(bb_en_reg_2482),
    .conv_en(conv_en_reg_2489),
    .grp_fu_2949_p_din0(grp_PE_fu_594_grp_fu_2949_p_din0),
    .grp_fu_2949_p_din1(grp_PE_fu_594_grp_fu_2949_p_din1),
    .grp_fu_2949_p_dout0(grp_fu_2949_p2),
    .grp_fu_2949_p_ce(grp_PE_fu_594_grp_fu_2949_p_ce)
);

conv_kernel_conv_kernel_Pipeline_load_weight_loop9 grp_conv_kernel_Pipeline_load_weight_loop9_fu_609(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_start),
    .ap_done(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_done),
    .ap_idle(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_idle),
    .ap_ready(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_ready),
    .m_axi_gmem0_AWVALID(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .load_weight_fifo_din(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_load_weight_fifo_din),
    .load_weight_fifo_full_n(load_weight_fifo_full_n),
    .load_weight_fifo_write(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_load_weight_fifo_write),
    .sext_ln141(trunc_ln7_reg_2800),
    .nkx(nkx_reg_2443)
);

conv_kernel_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_start),
    .ap_done(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_done),
    .ap_idle(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_idle),
    .ap_ready(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_ready),
    .m_axi_gmem0_AWVALID(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .bn_weight_base(bn_weight_base_reg_2562),
    .bn_weight_mem(bn_weight_mem_read_reg_2206),
    .add14_i(add14_i_reg_2866),
    .nof(nof_reg_2407),
    .bound213(bound213_reg_2871),
    .bound184(bound184_reg_2859),
    .bound172(bound172_reg_2852),
    .icmp_ln314(icmp_ln314_reg_2877),
    .pe_out_fifo_dout(pe_out_fifo_dout),
    .pe_out_fifo_empty_n(pe_out_fifo_empty_n),
    .pe_out_fifo_read(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_pe_out_fifo_read),
    .bn_en(bn_en_reg_2496),
    .bn_out_fifo_din(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_bn_out_fifo_din),
    .bn_out_fifo_full_n(bn_out_fifo_full_n),
    .bn_out_fifo_write(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_bn_out_fifo_write),
    .grp_fu_2953_p_din0(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2953_p_din0),
    .grp_fu_2953_p_din1(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2953_p_din1),
    .grp_fu_2953_p_opcode(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2953_p_opcode),
    .grp_fu_2953_p_dout0(grp_fu_2953_p2),
    .grp_fu_2953_p_ce(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2953_p_ce),
    .grp_fu_2949_p_din0(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2949_p_din0),
    .grp_fu_2949_p_din1(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2949_p_din1),
    .grp_fu_2949_p_dout0(grp_fu_2949_p2),
    .grp_fu_2949_p_ce(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2949_p_ce)
);

conv_kernel_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_start),
    .ap_done(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_done),
    .ap_idle(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_idle),
    .ap_ready(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_ready),
    .m_axi_gmem0_AWVALID(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .bn_out_fifo_dout(bn_out_fifo_dout),
    .bn_out_fifo_empty_n(bn_out_fifo_empty_n),
    .bn_out_fifo_read(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_bn_out_fifo_read),
    .skip_out_fifo_din(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_skip_out_fifo_din),
    .skip_out_fifo_full_n(skip_out_fifo_full_n),
    .skip_out_fifo_write(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_skip_out_fifo_write),
    .noy(noy_reg_2420),
    .bound213(bound213_reg_2871),
    .relu_en(relu_en_reg_2506),
    .bound184(bound184_reg_2859),
    .base_addr_add(base_addr_add_reg_2545),
    .bound172(bound172_reg_2852),
    .icmp_ln314(icmp_ln314_reg_2877),
    .nox(nox_reg_2431),
    .skip_en(skip_en_reg_2501),
    .act_mem(act_mem_read_reg_2218),
    .grp_fu_2953_p_din0(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2953_p_din0),
    .grp_fu_2953_p_din1(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2953_p_din1),
    .grp_fu_2953_p_opcode(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2953_p_opcode),
    .grp_fu_2953_p_dout0(grp_fu_2953_p2),
    .grp_fu_2953_p_ce(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2953_p_ce),
    .grp_fu_2957_p_din0(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2957_p_din0),
    .grp_fu_2957_p_din1(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2957_p_din1),
    .grp_fu_2957_p_opcode(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2957_p_opcode),
    .grp_fu_2957_p_dout0(grp_fu_2957_p2),
    .grp_fu_2957_p_ce(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2957_p_ce)
);

conv_kernel_conv_kernel_Pipeline_sotre_output_loop6 grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_start),
    .ap_done(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_done),
    .ap_idle(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_idle),
    .ap_ready(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_ready),
    .m_axi_gmem0_AWVALID(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(1'b0),
    .m_axi_gmem0_ARADDR(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(1'b0),
    .m_axi_gmem0_RREADY(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(32'd0),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(9'd0),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .skip_out_fifo_dout(skip_out_fifo_dout),
    .skip_out_fifo_empty_n(skip_out_fifo_empty_n),
    .skip_out_fifo_read(grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_skip_out_fifo_read),
    .noy(noy_reg_2420),
    .nox(nox_reg_2431),
    .base_addr_out(base_addr_out_reg_2535),
    .mul_ln271_3(mul_ln271_3_reg_2900),
    .mul_ln271_2(mul_ln271_2_reg_2894),
    .mul_ln271_1(mul_ln271_1_reg_2888),
    .icmp_ln275(icmp_ln275_reg_2905),
    .act_mem(act_mem_read_reg_2218)
);

conv_kernel_max_pool grp_max_pool_fu_668(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pool_fu_668_ap_start),
    .ap_done(grp_max_pool_fu_668_ap_done),
    .ap_idle(grp_max_pool_fu_668_ap_idle),
    .ap_ready(grp_max_pool_fu_668_ap_ready),
    .m_axi_gmem0_AWVALID(grp_max_pool_fu_668_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_max_pool_fu_668_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_max_pool_fu_668_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_max_pool_fu_668_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_max_pool_fu_668_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_max_pool_fu_668_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_max_pool_fu_668_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_max_pool_fu_668_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_max_pool_fu_668_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_max_pool_fu_668_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_max_pool_fu_668_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_max_pool_fu_668_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_max_pool_fu_668_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_max_pool_fu_668_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_max_pool_fu_668_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_max_pool_fu_668_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_max_pool_fu_668_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_max_pool_fu_668_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_max_pool_fu_668_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_max_pool_fu_668_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_max_pool_fu_668_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_max_pool_fu_668_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_max_pool_fu_668_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_max_pool_fu_668_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_max_pool_fu_668_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_max_pool_fu_668_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_max_pool_fu_668_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_max_pool_fu_668_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_max_pool_fu_668_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_max_pool_fu_668_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_max_pool_fu_668_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_max_pool_fu_668_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .act_mem(act_mem_read_reg_2218),
    .in_base_addr(base_addr_in_reg_2525),
    .out_base_addr(base_addr_out_reg_2535),
    .nif(nif_reg_2392),
    .noy(noy_reg_2420),
    .nox(nox_reg_2431),
    .stride(stride_reg_2468),
    .pad(pad_reg_2475),
    .max_pool_en(max_pool_en_reg_2511),
    .grp_fu_2957_p_din0(grp_max_pool_fu_668_grp_fu_2957_p_din0),
    .grp_fu_2957_p_din1(grp_max_pool_fu_668_grp_fu_2957_p_din1),
    .grp_fu_2957_p_opcode(grp_max_pool_fu_668_grp_fu_2957_p_opcode),
    .grp_fu_2957_p_dout0(grp_fu_2957_p2),
    .grp_fu_2957_p_ce(grp_max_pool_fu_668_grp_fu_2957_p_ce)
);

conv_kernel_avg_pool grp_avg_pool_fu_683(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_avg_pool_fu_683_ap_start),
    .ap_done(grp_avg_pool_fu_683_ap_done),
    .ap_idle(grp_avg_pool_fu_683_ap_idle),
    .ap_ready(grp_avg_pool_fu_683_ap_ready),
    .m_axi_gmem0_AWVALID(grp_avg_pool_fu_683_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_avg_pool_fu_683_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_avg_pool_fu_683_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_avg_pool_fu_683_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_avg_pool_fu_683_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_avg_pool_fu_683_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_avg_pool_fu_683_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_avg_pool_fu_683_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_avg_pool_fu_683_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_avg_pool_fu_683_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_avg_pool_fu_683_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_avg_pool_fu_683_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_avg_pool_fu_683_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_avg_pool_fu_683_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_avg_pool_fu_683_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_avg_pool_fu_683_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_avg_pool_fu_683_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_avg_pool_fu_683_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_avg_pool_fu_683_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_avg_pool_fu_683_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_avg_pool_fu_683_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_avg_pool_fu_683_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_avg_pool_fu_683_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_avg_pool_fu_683_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_avg_pool_fu_683_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_avg_pool_fu_683_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_avg_pool_fu_683_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_avg_pool_fu_683_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_avg_pool_fu_683_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_avg_pool_fu_683_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_avg_pool_fu_683_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_avg_pool_fu_683_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .act_mem(act_mem_read_reg_2218),
    .in_base_addr(base_addr_in_reg_2525),
    .out_base_addr(base_addr_out_reg_2535),
    .nif(nif_reg_2392),
    .avg_pool_en(avg_pool_en_reg_2516),
    .grp_fu_2953_p_din0(grp_avg_pool_fu_683_grp_fu_2953_p_din0),
    .grp_fu_2953_p_din1(grp_avg_pool_fu_683_grp_fu_2953_p_din1),
    .grp_fu_2953_p_opcode(grp_avg_pool_fu_683_grp_fu_2953_p_opcode),
    .grp_fu_2953_p_dout0(grp_fu_2953_p2),
    .grp_fu_2953_p_ce(grp_avg_pool_fu_683_grp_fu_2953_p_ce)
);

conv_kernel_conv_kernel_Pipeline_fc_loop1 grp_conv_kernel_Pipeline_fc_loop1_fu_694(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_start),
    .ap_done(grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_done),
    .ap_idle(grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_idle),
    .ap_ready(grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_ready),
    .m_axi_gmem0_AWVALID(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .sext_ln514(trunc_ln1_reg_2925),
    .nof(nof_reg_2407),
    .trunc_ln507_cast(trunc_ln_reg_2920),
    .base_addr_out(base_addr_out_reg_2535),
    .act_mem(act_mem_read_reg_2218),
    .nif(nif_reg_2392),
    .cmp21_i83(cmp21_i83_reg_2910),
    .add_ln507(add_ln507_reg_2915),
    .bn_weight_base(bn_weight_base_reg_2562),
    .bn_weight_mem(bn_weight_mem_read_reg_2206),
    .grp_fu_2953_p_din0(grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2953_p_din0),
    .grp_fu_2953_p_din1(grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2953_p_din1),
    .grp_fu_2953_p_opcode(grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2953_p_opcode),
    .grp_fu_2953_p_dout0(grp_fu_2953_p2),
    .grp_fu_2953_p_ce(grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2953_p_ce),
    .grp_fu_2949_p_din0(grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2949_p_din0),
    .grp_fu_2949_p_din1(grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2949_p_din1),
    .grp_fu_2949_p_dout0(grp_fu_2949_p2),
    .grp_fu_2949_p_ce(grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2949_p_ce)
);

conv_kernel_conv_kernel_Pipeline_conv_kernel_loop3 grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_start),
    .ap_done(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_done),
    .ap_idle(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_idle),
    .ap_ready(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_ready),
    .m_axi_gmem0_AWVALID(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .sext_ln1444(trunc_ln6_reg_2279),
    .sext_ln1444_1(trunc_ln1444_1_reg_2938),
    .out_size(out_size_reg_2585)
);

conv_kernel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .act_mem(act_mem),
    .act_in(act_in),
    .act_out(act_out),
    .weight_mem(weight_mem),
    .bn_weight_mem(bn_weight_mem),
    .start_layer(start_layer),
    .end_layer(end_layer),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

conv_kernel_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_DW( 32 ),
    .USER_AW( 64 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARLEN(gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(gmem0_AWVALID),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(gmem0_AWADDR),
    .I_AWLEN(gmem0_AWLEN),
    .I_WVALID(gmem0_WVALID),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(gmem0_WDATA),
    .I_WSTRB(gmem0_WSTRB),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(gmem0_BREADY)
);

conv_kernel_mul_32ns_38ns_70_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 38 ),
    .dout_WIDTH( 70 ))
mul_32ns_38ns_70_1_1_U423(
    .din0(bound25_fu_1151_p0),
    .din1(bound25_fu_1151_p1),
    .dout(bound25_fu_1151_p2)
);

conv_kernel_mul_32ns_34ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_1_1_U424(
    .din0(mul_ln125_fu_1161_p0),
    .din1(mul_ln125_fu_1161_p1),
    .dout(mul_ln125_fu_1161_p2)
);

conv_kernel_mul_30ns_70ns_102_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 70 ),
    .dout_WIDTH( 102 ))
mul_30ns_70ns_102_1_1_U425(
    .din0(bound45_fu_1195_p0),
    .din1(bound45_fu_1195_p1),
    .dout(bound45_fu_1195_p2)
);

conv_kernel_mul_32ns_34ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_1_1_U426(
    .din0(mul_ln125_1_fu_1205_p0),
    .din1(mul_ln125_1_fu_1205_p1),
    .dout(mul_ln125_1_fu_1205_p2)
);

conv_kernel_mul_30ns_100ns_134_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 100 ),
    .dout_WIDTH( 134 ))
mul_30ns_100ns_134_1_1_U427(
    .din0(bound77_fu_1227_p0),
    .din1(bound77_fu_1227_p1),
    .dout(bound77_fu_1227_p2)
);

conv_kernel_mul_32ns_130ns_166_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 130 ),
    .dout_WIDTH( 166 ))
mul_32ns_130ns_166_1_1_U428(
    .din0(bound117_fu_1244_p0),
    .din1(bound117_fu_1244_p1),
    .dout(bound117_fu_1244_p2)
);

conv_kernel_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U429(
    .din0(f_out_reg_441),
    .din1(nif_reg_2392),
    .dout(mul_ln127_fu_1265_p2)
);

conv_kernel_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U430(
    .din0(f_out_9_fu_1270_p2),
    .din1(nif_reg_2392),
    .dout(mul_ln127_1_fu_1292_p2)
);

conv_kernel_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U431(
    .din0(mul_ln125_2_fu_1417_p0),
    .din1(nky_reg_2454),
    .dout(mul_ln125_2_fu_1417_p2)
);

conv_kernel_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U432(
    .din0(select_ln125_fu_1401_p3),
    .din1(nky_reg_2454),
    .dout(tmp4_mid192_fu_1437_p2)
);

conv_kernel_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U433(
    .din0(tmp4_mid1_fu_1496_p0),
    .din1(nky_reg_2454),
    .dout(tmp4_mid1_fu_1496_p2)
);

conv_kernel_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U434(
    .din0(tmp2_reg_2795),
    .din1(nkx_reg_2443),
    .dout(tmp5_fu_1558_p2)
);

conv_kernel_mul_32ns_34ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_1_1_U435(
    .din0(mul_ln310_fu_1698_p0),
    .din1(mul_ln310_fu_1698_p1),
    .dout(mul_ln310_fu_1698_p2)
);

conv_kernel_mul_32ns_34ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_1_1_U436(
    .din0(mul_ln310_1_fu_1718_p0),
    .din1(mul_ln310_1_fu_1718_p1),
    .dout(mul_ln310_1_fu_1718_p2)
);

conv_kernel_mul_30ns_7ns_38_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 38 ))
mul_30ns_7ns_38_1_1_U437(
    .din0(bound172_fu_1737_p0),
    .din1(bound172_fu_1737_p1),
    .dout(bound172_fu_1737_p2)
);

conv_kernel_mul_30ns_37ns_70_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 37 ),
    .dout_WIDTH( 70 ))
mul_30ns_37ns_70_1_1_U438(
    .din0(bound184_fu_1750_p0),
    .din1(bound184_fu_1750_p1),
    .dout(bound184_fu_1750_p2)
);

conv_kernel_mul_32ns_68ns_102_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 68 ),
    .dout_WIDTH( 102 ))
mul_32ns_68ns_102_1_1_U439(
    .din0(bound213_fu_1767_p0),
    .din1(bound213_fu_1767_p1),
    .dout(bound213_fu_1767_p2)
);

conv_kernel_mul_33ns_35ns_67_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 35 ),
    .dout_WIDTH( 67 ))
mul_33ns_35ns_67_1_1_U440(
    .din0(mul_ln271_fu_1793_p0),
    .din1(mul_ln271_fu_1793_p1),
    .dout(mul_ln271_fu_1793_p2)
);

conv_kernel_mul_31ns_7ns_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 39 ))
mul_31ns_7ns_39_1_1_U441(
    .din0(mul_ln271_1_fu_1812_p0),
    .din1(mul_ln271_1_fu_1812_p1),
    .dout(mul_ln271_1_fu_1812_p2)
);

conv_kernel_mul_30ns_38ns_71_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 38 ),
    .dout_WIDTH( 71 ))
mul_30ns_38ns_71_1_1_U442(
    .din0(mul_ln271_2_fu_1825_p0),
    .din1(mul_ln271_2_fu_1825_p1),
    .dout(mul_ln271_2_fu_1825_p2)
);

conv_kernel_mul_32ns_69ns_103_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 69 ),
    .dout_WIDTH( 103 ))
mul_32ns_69ns_103_1_1_U443(
    .din0(mul_ln271_3_fu_1837_p0),
    .din1(mul_ln271_3_fu_1837_p1),
    .dout(mul_ln271_3_fu_1837_p2)
);

conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U444(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2949_p0),
    .din1(grp_fu_2949_p1),
    .ce(grp_fu_2949_ce),
    .dout(grp_fu_2949_p2)
);

conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U445(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2953_p0),
    .din1(grp_fu_2953_p1),
    .opcode(grp_fu_2953_opcode),
    .ce(grp_fu_2953_ce),
    .dout(grp_fu_2953_p2)
);

conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U446(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2957_p0),
    .din1(grp_fu_2957_p1),
    .ce(grp_fu_2957_ce),
    .opcode(grp_fu_2957_opcode),
    .dout(grp_fu_2957_p2)
);

conv_kernel_fifo_w32_d9_S load_input_fifo_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_load_input_fu_575_load_input_fifo5_din),
    .if_full_n(load_input_fifo_full_n),
    .if_write(load_input_fifo_write),
    .if_dout(load_input_fifo_dout),
    .if_empty_n(load_input_fifo_empty_n),
    .if_read(load_input_fifo_read)
);

conv_kernel_fifo_w32_d9_S load_weight_fifo_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_load_weight_fifo_din),
    .if_full_n(load_weight_fifo_full_n),
    .if_write(load_weight_fifo_write),
    .if_dout(load_weight_fifo_dout),
    .if_empty_n(load_weight_fifo_empty_n),
    .if_read(load_weight_fifo_read)
);

conv_kernel_fifo_w32_d9_S pe_out_fifo_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_PE_fu_594_pe_out_fifo7_din),
    .if_full_n(pe_out_fifo_full_n),
    .if_write(pe_out_fifo_write),
    .if_dout(pe_out_fifo_dout),
    .if_empty_n(pe_out_fifo_empty_n),
    .if_read(pe_out_fifo_read)
);

conv_kernel_fifo_w32_d9_S bn_out_fifo_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_bn_out_fifo_din),
    .if_full_n(bn_out_fifo_full_n),
    .if_write(bn_out_fifo_write),
    .if_dout(bn_out_fifo_dout),
    .if_empty_n(bn_out_fifo_empty_n),
    .if_read(bn_out_fifo_read)
);

conv_kernel_fifo_w32_d9_S skip_out_fifo_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_skip_out_fifo_din),
    .if_full_n(skip_out_fifo_full_n),
    .if_write(skip_out_fifo_write),
    .if_dout(skip_out_fifo_dout),
    .if_empty_n(skip_out_fifo_empty_n),
    .if_read(skip_out_fifo_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_PE_fu_594_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state33) & ((icmp_ln125_fu_1276_p2 == 1'd1) | (1'd0 == and_ln121_reg_2609)))) begin
            grp_PE_fu_594_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_594_ap_ready == 1'b1)) begin
            grp_PE_fu_594_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_avg_pool_fu_683_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state57)) begin
            grp_avg_pool_fu_683_ap_start_reg <= 1'b1;
        end else if ((grp_avg_pool_fu_683_ap_ready == 1'b1)) begin
            grp_avg_pool_fu_683_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_controller_fu_536_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1376_fu_815_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
            grp_controller_fu_536_ap_start_reg <= 1'b1;
        end else if ((grp_controller_fu_536_ap_ready == 1'b1)) begin
            grp_controller_fu_536_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state47)) begin
            grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_start_reg <= 1'b1;
        end else if ((grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_ready == 1'b1)) begin
            grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_start_reg <= 1'b1;
        end else if ((grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_ready == 1'b1)) begin
            grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state68)) begin
            grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_start_reg <= 1'b1;
        end else if ((grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_ready == 1'b1)) begin
            grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state59)) begin
            grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_start_reg <= 1'b1;
        end else if ((grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_ready == 1'b1)) begin
            grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state43)) begin
            grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_start_reg <= 1'b1;
        end else if ((grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_ready == 1'b1)) begin
            grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state50) & (1'b1 == ap_CS_fsm_state49))) begin
            grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_start_reg <= 1'b1;
        end else if ((grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_ready == 1'b1)) begin
            grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state52) & (1'b1 == ap_NS_fsm_state53))) begin
            grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_start_reg <= 1'b1;
        end else if ((grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_ready == 1'b1)) begin
            grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_input_fu_575_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            grp_load_input_fu_575_ap_start_reg <= 1'b1;
        end else if ((grp_load_input_fu_575_ap_ready == 1'b1)) begin
            grp_load_input_fu_575_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pool_fu_668_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state55)) begin
            grp_max_pool_fu_668_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_fu_668_ap_ready == 1'b1)) begin
            grp_max_pool_fu_668_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
        f_in_reg_488 <= select_ln131_3_reg_2785;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        f_in_reg_488 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
        f_out_reg_441 <= select_ln125_7_reg_2735;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        f_out_reg_441 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
        i_reg_524 <= add_ln139_fu_1604_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        i_reg_524 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
        indvar_flatten112_reg_452 <= select_ln127_5_fu_1687_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        indvar_flatten112_reg_452 <= 134'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
        indvar_flatten160_reg_430 <= add_ln125_3_reg_2706;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        indvar_flatten160_reg_430 <= 166'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
        indvar_flatten20_reg_500 <= select_ln135_1_fu_1647_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        indvar_flatten20_reg_500 <= 38'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
        indvar_flatten40_reg_476 <= select_ln131_4_fu_1661_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        indvar_flatten40_reg_476 <= 70'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
        indvar_flatten72_reg_464 <= select_ln129_5_fu_1674_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        indvar_flatten72_reg_464 <= 102'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
        indvar_flatten_reg_512 <= select_ln137_1_fu_1629_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        indvar_flatten_reg_512 <= 35'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (gmem0_RVALID == 1'b1))) begin
        layer_cnt_2_fu_240 <= layer_cnt_reg_2285;
    end else if ((~((ap_predicate_op494_writeresp_state74 == 1'b1) & (gmem0_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state74))) begin
        layer_cnt_2_fu_240 <= layer_cnt_3_fu_1971_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        act_mem_read_reg_2218 <= act_mem;
        bn_weight_mem_read_reg_2206 <= bn_weight_mem;
        gmem0_addr_12_reg_2261 <= sext_ln1376_fu_739_p1;
        gmem0_addr_13_reg_2267 <= p_cast_cast_fu_759_p1;
        trunc_ln5_reg_2273 <= {{act_in[63:2]}};
        trunc_ln6_reg_2279 <= {{act_out[63:2]}};
        weight_mem_read_reg_2213 <= weight_mem;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        add14_i_reg_2866 <= add14_i_fu_1756_p2;
        bound213_reg_2871 <= bound213_fu_1767_p2;
        icmp_ln314_reg_2877 <= icmp_ln314_fu_1774_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (1'd1 == and_ln121_reg_2609))) begin
        add_ln125_3_reg_2706 <= add_ln125_3_fu_1281_p2;
        mul_ln127_reg_2697 <= mul_ln127_fu_1265_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        add_ln507_reg_2915 <= add_ln507_fu_1854_p2;
        cmp21_i83_reg_2910 <= cmp21_i83_fu_1848_p2;
        trunc_ln1_reg_2925 <= {{empty_76_fu_1910_p2[63:2]}};
        trunc_ln_reg_2920 <= {{add_ln507_2_fu_1877_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        and_ln121_reg_2609 <= and_ln121_fu_1106_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_controller_fu_536_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        avg_pool_en_1_fu_232 <= grp_controller_fu_536_ap_return_14;
        bb_en_035_fu_208 <= grp_controller_fu_536_ap_return_8;
        bn_en_1_fu_216 <= grp_controller_fu_536_ap_return_10;
        conv_en_036_fu_212 <= grp_controller_fu_536_ap_return_9;
        fc_en_1_fu_236 <= grp_controller_fu_536_ap_return_15;
        max_pool_en_1_fu_228 <= grp_controller_fu_536_ap_return_13;
        relu_en_1_fu_224 <= grp_controller_fu_536_ap_return_12;
        skip_en_1_fu_220 <= grp_controller_fu_536_ap_return_11;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        avg_pool_en_reg_2516 <= grp_controller_fu_536_ap_return_14;
        base_addr_add_reg_2545 <= grp_controller_fu_536_ap_return_18;
        base_addr_in_reg_2525 <= grp_controller_fu_536_ap_return_16;
        base_addr_out_reg_2535 <= grp_controller_fu_536_ap_return_17;
        bb_en_reg_2482 <= grp_controller_fu_536_ap_return_8;
        bn_en_reg_2496 <= grp_controller_fu_536_ap_return_10;
        bn_weight_base_reg_2562 <= grp_controller_fu_536_ap_return_21;
        bn_weight_size_reg_2571 <= grp_controller_fu_536_ap_return_22;
        conv_en_reg_2489 <= grp_controller_fu_536_ap_return_9;
        fc_en_reg_2521 <= grp_controller_fu_536_ap_return_15;
        in_size_reg_2576 <= grp_controller_fu_536_ap_return_23;
        max_pool_en_reg_2511 <= grp_controller_fu_536_ap_return_13;
        nif_reg_2392 <= grp_controller_fu_536_ap_return_0;
        nkx_reg_2443 <= grp_controller_fu_536_ap_return_4;
        nky_reg_2454 <= grp_controller_fu_536_ap_return_5;
        nof_reg_2407 <= grp_controller_fu_536_ap_return_1;
        nox_reg_2431 <= grp_controller_fu_536_ap_return_3;
        noy_reg_2420 <= grp_controller_fu_536_ap_return_2;
        out_size_reg_2585 <= grp_controller_fu_536_ap_return_24;
        pad_reg_2475 <= grp_controller_fu_536_ap_return_7;
        relu_en_reg_2506 <= grp_controller_fu_536_ap_return_12;
        skip_en_reg_2501 <= grp_controller_fu_536_ap_return_11;
        stride_reg_2468 <= grp_controller_fu_536_ap_return_6;
        weight_base_reg_2551 <= grp_controller_fu_536_ap_return_19;
        weight_size_reg_2557 <= grp_controller_fu_536_ap_return_20;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op494_writeresp_state74 == 1'b1) & (gmem0_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state74))) begin
        base_addr_add_1_fu_284 <= base_addr_add_reg_2545;
        base_addr_in_043_fu_276 <= base_addr_in_reg_2525;
        base_addr_out_044_fu_280 <= base_addr_out_reg_2535;
        bn_weight_base_048_fu_296 <= bn_weight_base_reg_2562;
        bn_weight_size_1_fu_300 <= bn_weight_size_reg_2571;
        in_size_1_fu_304 <= in_size_reg_2576;
        nif_027_fu_244 <= nif_reg_2392;
        nkx_031_fu_260 <= nkx_reg_2443;
        nky_032_fu_264 <= nky_reg_2454;
        nof_028_fu_248 <= nof_reg_2407;
        nox_030_fu_256 <= nox_reg_2431;
        noy_029_fu_252 <= noy_reg_2420;
        out_size_1_fu_308 <= out_size_reg_2585;
        pad_1_fu_272 <= pad_reg_2475;
        stride_1_fu_268 <= stride_reg_2468;
        weight_base_046_fu_288 <= weight_base_reg_2551;
        weight_size_1_fu_292 <= weight_size_reg_2557;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        bound117_reg_2672 <= bound117_fu_1244_p2;
        cmp331_i_reg_2668 <= cmp331_i_fu_1233_p2;
        icmp_ln129_reg_2692 <= icmp_ln129_fu_1260_p2;
        icmp_ln131_reg_2686 <= icmp_ln131_fu_1255_p2;
        icmp_ln139_reg_2677 <= icmp_ln139_fu_1250_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (1'd1 == and_ln121_fu_1106_p2))) begin
        bound13_reg_2618 <= bound13_fu_1138_p2;
        bound25_reg_2623 <= bound25_fu_1151_p2;
        bound_reg_2613 <= bound_fu_1120_p2;
        icmp_ln135_reg_2643 <= icmp_ln135_fu_1183_p2;
        icmp_ln137_reg_2635 <= icmp_ln137_fu_1177_p2;
        tmp_reg_2630 <= {{mul_ln125_fu_1161_p2[64:35]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        bound172_reg_2852 <= bound172_fu_1737_p2;
        bound184_reg_2859 <= bound184_fu_1750_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        bound45_reg_2650 <= bound45_fu_1195_p2;
        tmp_3_reg_2657 <= {{mul_ln125_1_fu_1205_p2[64:35]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        bound77_reg_2662 <= bound77_fu_1227_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        gmem0_addr_13_read_reg_2291 <= gmem0_RDATA;
        gmem0_addr_14_reg_2297 <= sext_ln1409_fu_789_p1;
        gmem0_addr_15_reg_2302 <= sext_ln1444_fu_798_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_1276_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33) & (1'd1 == and_ln121_reg_2609))) begin
        icmp_ln127_reg_2711 <= icmp_ln127_fu_1287_p2;
        mul_ln127_1_reg_2722 <= mul_ln127_1_fu_1292_p2;
        or_ln129_reg_2747 <= or_ln129_fu_1374_p2;
        select_ln125_6_reg_2728 <= select_ln125_6_fu_1338_p3;
        select_ln125_7_reg_2735 <= select_ln125_7_fu_1345_p3;
        select_ln127_4_reg_2740 <= select_ln127_4_fu_1367_p3;
        select_ln129_4_reg_2753 <= select_ln129_4_fu_1387_p3;
        select_ln131_2_reg_2762 <= select_ln131_2_fu_1394_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1376_fu_815_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        icmp_ln1406_reg_2388 <= icmp_ln1406_fu_920_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        icmp_ln1409_reg_2594 <= icmp_ln1409_fu_1065_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        icmp_ln1442_reg_2930 <= icmp_ln1442_fu_1926_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1442_fu_1926_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state60))) begin
        icmp_ln1444_reg_2934 <= icmp_ln1444_fu_1930_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        icmp_ln275_reg_2905 <= icmp_ln275_fu_1843_p2;
        mul_ln271_3_reg_2900 <= mul_ln271_3_fu_1837_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_cnt_reg_2285 <= gmem0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        mul_ln271_1_reg_2888 <= mul_ln271_1_fu_1812_p2;
        mul_ln271_2_reg_2894 <= mul_ln271_2_fu_1825_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        or_ln127_reg_2769 <= or_ln127_fu_1433_p2;
        or_ln129_1_reg_2775 <= or_ln129_1_fu_1455_p2;
        or_ln131_reg_2780 <= or_ln131_fu_1486_p2;
        select_ln131_3_reg_2785 <= select_ln131_3_fu_1514_p3;
        select_ln137_reg_2790 <= select_ln137_fu_1544_p3;
        tmp2_reg_2795 <= tmp2_fu_1552_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bb_en_reg_2482 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
        tmp_4_reg_2841 <= {{mul_ln310_fu_1698_p2[64:35]}};
        tmp_5_reg_2846 <= {{mul_ln310_1_fu_1718_p2[64:35]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        tmp_6_reg_2883 <= {{mul_ln271_fu_1793_p2[66:36]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        trunc_ln1409_1_reg_2598 <= {{add_ln1409_fu_1081_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1444_fu_1930_p2 == 1'd0) & (icmp_ln1442_fu_1926_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state60))) begin
        trunc_ln1444_1_reg_2938 <= {{add_ln1444_fu_1946_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((cmp331_i_reg_2668 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        trunc_ln7_reg_2800 <= {{empty_70_fu_1579_p2[63:2]}};
    end
end

always @ (*) begin
    if ((gmem0_RVALID == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_controller_fu_536_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((gmem0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln1409_reg_2594 == 1'd0) & (gmem0_BVALID == 1'b0))) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((grp_load_input_fu_575_ap_done == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((gmem0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((gmem0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state44_on_subcall_done)) begin
        ap_ST_fsm_state44_blk = 1'b1;
    end else begin
        ap_ST_fsm_state44_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_PE_fu_594_ap_done == 1'b0)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_done == 1'b0)) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_done == 1'b0)) begin
        ap_ST_fsm_state51_blk = 1'b1;
    end else begin
        ap_ST_fsm_state51_blk = 1'b0;
    end
end

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_done == 1'b0)) begin
        ap_ST_fsm_state54_blk = 1'b1;
    end else begin
        ap_ST_fsm_state54_blk = 1'b0;
    end
end

assign ap_ST_fsm_state55_blk = 1'b0;

always @ (*) begin
    if ((grp_max_pool_fu_668_ap_done == 1'b0)) begin
        ap_ST_fsm_state56_blk = 1'b1;
    end else begin
        ap_ST_fsm_state56_blk = 1'b0;
    end
end

assign ap_ST_fsm_state57_blk = 1'b0;

always @ (*) begin
    if ((grp_avg_pool_fu_683_ap_done == 1'b0)) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state60_on_subcall_done)) begin
        ap_ST_fsm_state60_blk = 1'b1;
    end else begin
        ap_ST_fsm_state60_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state61_io)) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_done == 1'b0)) begin
        ap_ST_fsm_state69_blk = 1'b1;
    end else begin
        ap_ST_fsm_state69_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

always @ (*) begin
    if (((ap_predicate_op494_writeresp_state74 == 1'b1) & (gmem0_BVALID == 1'b0))) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((gmem0_RVALID == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1376_fu_815_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1376_fu_815_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        bn_out_fifo_read = grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_bn_out_fifo_read;
    end else begin
        bn_out_fifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        bn_out_fifo_write = grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_bn_out_fifo_write;
    end else begin
        bn_out_fifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) & (1'b0 == ap_block_state61_io))) begin
        gmem0_ARADDR = sext_ln1444_1_fu_1961_p1;
    end else if (((1'b1 == ap_CS_fsm_state36) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARADDR = sext_ln141_fu_1594_p1;
    end else if (((1'b1 == ap_CS_fsm_state14) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARADDR = gmem0_addr_14_reg_2297;
    end else if (((1'b1 == ap_CS_fsm_state3) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARADDR = gmem0_addr_13_reg_2267;
    end else if (((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARADDR = gmem0_addr_12_reg_2261;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68))) begin
        gmem0_ARADDR = grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state59) | ((fc_en_reg_2521 == 1'd1) & (1'b1 == ap_CS_fsm_state60)))) begin
        gmem0_ARADDR = grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
        gmem0_ARADDR = grp_avg_pool_fu_683_m_axi_gmem0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55))) begin
        gmem0_ARADDR = grp_max_pool_fu_668_m_axi_gmem0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem0_ARADDR = grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem0_ARADDR = grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state43) | ((cmp331_i_reg_2668 == 1'd0) & (1'b1 == ap_CS_fsm_state44)))) begin
        gmem0_ARADDR = grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        gmem0_ARADDR = grp_load_input_fu_575_m_axi_gmem0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        gmem0_ARADDR = grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARADDR;
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) & (1'b0 == ap_block_state61_io))) begin
        gmem0_ARLEN = out_size_reg_2585;
    end else if (((1'b1 == ap_CS_fsm_state36) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARLEN = nkx_reg_2443;
    end else if (((1'b1 == ap_CS_fsm_state14) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARLEN = in_size_reg_2576;
    end else if ((((1'b1 == ap_CS_fsm_state3) & (gmem0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1)))) begin
        gmem0_ARLEN = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68))) begin
        gmem0_ARLEN = grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state59) | ((fc_en_reg_2521 == 1'd1) & (1'b1 == ap_CS_fsm_state60)))) begin
        gmem0_ARLEN = grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
        gmem0_ARLEN = grp_avg_pool_fu_683_m_axi_gmem0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55))) begin
        gmem0_ARLEN = grp_max_pool_fu_668_m_axi_gmem0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem0_ARLEN = grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem0_ARLEN = grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state43) | ((cmp331_i_reg_2668 == 1'd0) & (1'b1 == ap_CS_fsm_state44)))) begin
        gmem0_ARLEN = grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        gmem0_ARLEN = grp_load_input_fu_575_m_axi_gmem0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        gmem0_ARLEN = grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARLEN;
    end else begin
        gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state36) & (gmem0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state61) & (1'b0 == ap_block_state61_io)) | ((1'b1 == ap_CS_fsm_state14) & (gmem0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (gmem0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1)))) begin
        gmem0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68))) begin
        gmem0_ARVALID = grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state59) | ((fc_en_reg_2521 == 1'd1) & (1'b1 == ap_CS_fsm_state60)))) begin
        gmem0_ARVALID = grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
        gmem0_ARVALID = grp_avg_pool_fu_683_m_axi_gmem0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55))) begin
        gmem0_ARVALID = grp_max_pool_fu_668_m_axi_gmem0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem0_ARVALID = grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem0_ARVALID = grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state43) | ((cmp331_i_reg_2668 == 1'd0) & (1'b1 == ap_CS_fsm_state44)))) begin
        gmem0_ARVALID = grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        gmem0_ARVALID = grp_load_input_fu_575_m_axi_gmem0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        gmem0_ARVALID = grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) & (1'b0 == ap_block_state61_io))) begin
        gmem0_AWADDR = gmem0_addr_15_reg_2302;
    end else if (((1'b1 == ap_CS_fsm_state20) & (gmem0_AWREADY == 1'b1))) begin
        gmem0_AWADDR = sext_ln1409_1_fu_1096_p1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68))) begin
        gmem0_AWADDR = grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state59) | ((fc_en_reg_2521 == 1'd1) & (1'b1 == ap_CS_fsm_state60)))) begin
        gmem0_AWADDR = grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
        gmem0_AWADDR = grp_avg_pool_fu_683_m_axi_gmem0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55))) begin
        gmem0_AWADDR = grp_max_pool_fu_668_m_axi_gmem0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53))) begin
        gmem0_AWADDR = grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        gmem0_AWADDR = grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWADDR;
    end else begin
        gmem0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) & (1'b0 == ap_block_state61_io))) begin
        gmem0_AWLEN = out_size_reg_2585;
    end else if (((1'b1 == ap_CS_fsm_state20) & (gmem0_AWREADY == 1'b1))) begin
        gmem0_AWLEN = in_size_reg_2576;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68))) begin
        gmem0_AWLEN = grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state59) | ((fc_en_reg_2521 == 1'd1) & (1'b1 == ap_CS_fsm_state60)))) begin
        gmem0_AWLEN = grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
        gmem0_AWLEN = grp_avg_pool_fu_683_m_axi_gmem0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55))) begin
        gmem0_AWLEN = grp_max_pool_fu_668_m_axi_gmem0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53))) begin
        gmem0_AWLEN = grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        gmem0_AWLEN = grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWLEN;
    end else begin
        gmem0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state20) & (gmem0_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state61) & (1'b0 == ap_block_state61_io)))) begin
        gmem0_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68))) begin
        gmem0_AWVALID = grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state59) | ((fc_en_reg_2521 == 1'd1) & (1'b1 == ap_CS_fsm_state60)))) begin
        gmem0_AWVALID = grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
        gmem0_AWVALID = grp_avg_pool_fu_683_m_axi_gmem0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55))) begin
        gmem0_AWVALID = grp_max_pool_fu_668_m_axi_gmem0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53))) begin
        gmem0_AWVALID = grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        gmem0_AWVALID = grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_AWVALID;
    end else begin
        gmem0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_predicate_op494_writeresp_state74 == 1'b1) & (gmem0_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state74) & (ap_predicate_op494_writeresp_state74 == 1'b1)) | (~((icmp_ln1409_reg_2594 == 1'd0) & (gmem0_BVALID == 1'b0)) & (icmp_ln1409_reg_2594 == 1'd0) & (1'b1 == ap_CS_fsm_state27)))) begin
        gmem0_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68))) begin
        gmem0_BREADY = grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state59) | ((fc_en_reg_2521 == 1'd1) & (1'b1 == ap_CS_fsm_state60)))) begin
        gmem0_BREADY = grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
        gmem0_BREADY = grp_avg_pool_fu_683_m_axi_gmem0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55))) begin
        gmem0_BREADY = grp_max_pool_fu_668_m_axi_gmem0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53))) begin
        gmem0_BREADY = grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        gmem0_BREADY = grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_BREADY;
    end else begin
        gmem0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state10) & (gmem0_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state9) & (gmem0_RVALID == 1'b1)))) begin
        gmem0_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68))) begin
        gmem0_RREADY = grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state59) | ((fc_en_reg_2521 == 1'd1) & (1'b1 == ap_CS_fsm_state60)))) begin
        gmem0_RREADY = grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
        gmem0_RREADY = grp_avg_pool_fu_683_m_axi_gmem0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55))) begin
        gmem0_RREADY = grp_max_pool_fu_668_m_axi_gmem0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem0_RREADY = grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_m_axi_gmem0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem0_RREADY = grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_m_axi_gmem0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state43) | ((cmp331_i_reg_2668 == 1'd0) & (1'b1 == ap_CS_fsm_state44)))) begin
        gmem0_RREADY = grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_m_axi_gmem0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        gmem0_RREADY = grp_load_input_fu_575_m_axi_gmem0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        gmem0_RREADY = grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68))) begin
        gmem0_WDATA = grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state59) | ((fc_en_reg_2521 == 1'd1) & (1'b1 == ap_CS_fsm_state60)))) begin
        gmem0_WDATA = grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
        gmem0_WDATA = grp_avg_pool_fu_683_m_axi_gmem0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55))) begin
        gmem0_WDATA = grp_max_pool_fu_668_m_axi_gmem0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53))) begin
        gmem0_WDATA = grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        gmem0_WDATA = grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_WDATA;
    end else begin
        gmem0_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68))) begin
        gmem0_WSTRB = grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state59) | ((fc_en_reg_2521 == 1'd1) & (1'b1 == ap_CS_fsm_state60)))) begin
        gmem0_WSTRB = grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
        gmem0_WSTRB = grp_avg_pool_fu_683_m_axi_gmem0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55))) begin
        gmem0_WSTRB = grp_max_pool_fu_668_m_axi_gmem0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53))) begin
        gmem0_WSTRB = grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        gmem0_WSTRB = grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_WSTRB;
    end else begin
        gmem0_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68))) begin
        gmem0_WVALID = grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_m_axi_gmem0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state59) | ((fc_en_reg_2521 == 1'd1) & (1'b1 == ap_CS_fsm_state60)))) begin
        gmem0_WVALID = grp_conv_kernel_Pipeline_fc_loop1_fu_694_m_axi_gmem0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
        gmem0_WVALID = grp_avg_pool_fu_683_m_axi_gmem0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55))) begin
        gmem0_WVALID = grp_max_pool_fu_668_m_axi_gmem0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53))) begin
        gmem0_WVALID = grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_m_axi_gmem0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        gmem0_WVALID = grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_m_axi_gmem0_WVALID;
    end else begin
        gmem0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state61))) begin
        gmem0_blk_n_AW = m_axi_gmem0_AWREADY;
    end else begin
        gmem0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln1409_reg_2594 == 1'd0) & (1'b1 == ap_CS_fsm_state27)) | ((1'b1 == ap_CS_fsm_state74) & (icmp_ln1444_reg_2934 == 1'd0) & (icmp_ln1442_reg_2930 == 1'd1)))) begin
        gmem0_blk_n_B = m_axi_gmem0_BVALID;
    end else begin
        gmem0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem0_blk_n_R = m_axi_gmem0_RVALID;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_fu_2949_ce = grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2949_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_2949_ce = grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2949_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_2949_ce = grp_PE_fu_594_grp_fu_2949_p_ce;
    end else begin
        grp_fu_2949_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_fu_2949_p0 = grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2949_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_2949_p0 = grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2949_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_2949_p0 = grp_PE_fu_594_grp_fu_2949_p_din0;
    end else begin
        grp_fu_2949_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_fu_2949_p1 = grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2949_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_2949_p1 = grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2949_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_2949_p1 = grp_PE_fu_594_grp_fu_2949_p_din1;
    end else begin
        grp_fu_2949_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_fu_2953_ce = grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2953_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        grp_fu_2953_ce = grp_avg_pool_fu_683_grp_fu_2953_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_2953_ce = grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2953_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_2953_ce = grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2953_p_ce;
    end else begin
        grp_fu_2953_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_fu_2953_opcode = grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2953_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        grp_fu_2953_opcode = grp_avg_pool_fu_683_grp_fu_2953_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_2953_opcode = grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2953_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_2953_opcode = grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2953_p_opcode;
    end else begin
        grp_fu_2953_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_fu_2953_p0 = grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2953_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        grp_fu_2953_p0 = grp_avg_pool_fu_683_grp_fu_2953_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_2953_p0 = grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2953_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_2953_p0 = grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2953_p_din0;
    end else begin
        grp_fu_2953_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_fu_2953_p1 = grp_conv_kernel_Pipeline_fc_loop1_fu_694_grp_fu_2953_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        grp_fu_2953_p1 = grp_avg_pool_fu_683_grp_fu_2953_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_2953_p1 = grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2953_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_2953_p1 = grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_grp_fu_2953_p_din1;
    end else begin
        grp_fu_2953_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_fu_2957_ce = grp_max_pool_fu_668_grp_fu_2957_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_2957_ce = grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2957_p_ce;
    end else begin
        grp_fu_2957_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_fu_2957_opcode = grp_max_pool_fu_668_grp_fu_2957_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_2957_opcode = grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2957_p_opcode;
    end else begin
        grp_fu_2957_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_fu_2957_p0 = grp_max_pool_fu_668_grp_fu_2957_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_2957_p0 = grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2957_p_din0;
    end else begin
        grp_fu_2957_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_fu_2957_p1 = grp_max_pool_fu_668_grp_fu_2957_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_2957_p1 = grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_grp_fu_2957_p_din1;
    end else begin
        grp_fu_2957_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        load_input_fifo_read = grp_PE_fu_594_load_input_fifo5_read;
    end else begin
        load_input_fifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        load_input_fifo_write = grp_load_input_fu_575_load_input_fifo5_write;
    end else begin
        load_input_fifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        load_weight_fifo_read = grp_PE_fu_594_load_weight_fifo6_read;
    end else begin
        load_weight_fifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((cmp331_i_reg_2668 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        load_weight_fifo_write = grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_load_weight_fifo_write;
    end else begin
        load_weight_fifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        pe_out_fifo_read = grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_pe_out_fifo_read;
    end else begin
        pe_out_fifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        pe_out_fifo_write = grp_PE_fu_594_pe_out_fifo7_write;
    end else begin
        pe_out_fifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        skip_out_fifo_read = grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_skip_out_fifo_read;
    end else begin
        skip_out_fifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        skip_out_fifo_write = grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_skip_out_fifo_write;
    end else begin
        skip_out_fifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (gmem0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (gmem0_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (gmem0_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln1376_fu_815_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((grp_controller_fu_536_ap_done == 1'b1) & (icmp_ln1406_reg_2388 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((grp_controller_fu_536_ap_done == 1'b1) & (icmp_ln1406_reg_2388 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln1409_fu_1065_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (gmem0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (gmem0_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if ((~((icmp_ln1409_reg_2594 == 1'd0) & (gmem0_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_load_input_fu_575_ap_done == 1'b1) & (1'd0 == and_ln121_fu_1106_p2) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if (((grp_load_input_fu_575_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29) & (1'd1 == and_ln121_fu_1106_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & ((icmp_ln125_fu_1276_p2 == 1'd1) | (1'd0 == and_ln121_reg_2609)))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((cmp331_i_reg_2668 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == ap_CS_fsm_state36) & (gmem0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((grp_PE_fu_594_ap_done == 1'b1) & (bb_en_reg_2482 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else if (((grp_PE_fu_594_ap_done == 1'b1) & (bb_en_reg_2482 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            if (((grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            if (((grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((1'b1 == ap_CS_fsm_state56) & (grp_max_pool_fu_668_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((fc_en_reg_2521 == 1'd0) & (1'b1 == ap_CS_fsm_state58) & (grp_avg_pool_fu_683_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else if (((fc_en_reg_2521 == 1'd1) & (1'b1 == ap_CS_fsm_state58) & (grp_avg_pool_fu_683_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            if (((icmp_ln1444_fu_1930_p2 == 1'd0) & (icmp_ln1442_fu_1926_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state60) & (1'b0 == ap_block_state60_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else if (((1'b1 == ap_CS_fsm_state60) & (1'b0 == ap_block_state60_on_subcall_done) & ((icmp_ln1444_fu_1930_p2 == 1'd1) | (icmp_ln1442_fu_1926_p2 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state61 : begin
            if (((1'b1 == ap_CS_fsm_state61) & (1'b0 == ap_block_state61_io))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            if (((1'b1 == ap_CS_fsm_state69) & (grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            if ((~((ap_predicate_op494_writeresp_state74 == 1'b1) & (gmem0_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add14_i_fu_1756_p2 = (bn_weight_base_reg_2562 + nof_reg_2407);

assign add5_le_i_fu_1893_p2 = (add_ln507_fu_1854_p2 + base_addr_in_reg_2525);

assign add_ln125_3_fu_1281_p2 = (indvar_flatten160_reg_430 + 166'd1);

assign add_ln127_fu_1681_p2 = (indvar_flatten112_reg_452 + 134'd1);

assign add_ln129_fu_1668_p2 = (indvar_flatten72_reg_464 + 102'd1);

assign add_ln131_1_fu_1655_p2 = (indvar_flatten40_reg_476 + 70'd1);

assign add_ln135_fu_1637_p2 = (indvar_flatten20_reg_500 + 38'd1);

assign add_ln137_fu_1609_p2 = (indvar_flatten_reg_512 + 35'd1);

assign add_ln139_fu_1604_p2 = (select_ln137_reg_2790 + 32'd1);

assign add_ln1409_fu_1081_p2 = (zext_ln1409_fu_1077_p1 + act_mem_read_reg_2218);

assign add_ln1444_fu_1946_p2 = (zext_ln1444_fu_1942_p1 + act_mem_read_reg_2218);

assign add_ln271_fu_1783_p2 = (zext_ln271_fu_1780_p1 + 33'd6);

assign add_ln507_1_fu_1860_p2 = (bn_weight_base_reg_2562 + 32'd80);

assign add_ln507_2_fu_1877_p2 = (zext_ln507_fu_1873_p1 + bn_weight_mem_read_reg_2206);

assign add_ln507_fu_1854_p2 = ($signed(nif_reg_2392) + $signed(32'd4294967295));

assign and_ln121_fu_1106_p2 = (conv_en_reg_2489 & bb_en_reg_2482);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state50 = ap_NS_fsm[32'd49];

assign ap_NS_fsm_state53 = ap_NS_fsm[32'd52];

always @ (*) begin
    ap_block_state27 = ((icmp_ln1409_reg_2594 == 1'd0) & (gmem0_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state44_on_subcall_done = ((grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_done == 1'b0) & (cmp331_i_reg_2668 == 1'd0));
end

always @ (*) begin
    ap_block_state60_on_subcall_done = ((fc_en_reg_2521 == 1'd1) & (grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state61_io = ((gmem0_ARREADY == 1'b0) | (gmem0_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state74 = ((ap_predicate_op494_writeresp_state74 == 1'b1) & (gmem0_BVALID == 1'b0));
end

always @ (*) begin
    ap_predicate_op494_writeresp_state74 = ((icmp_ln1444_reg_2934 == 1'd0) & (icmp_ln1442_reg_2930 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bound117_fu_1244_p0 = bound117_fu_1244_p00;

assign bound117_fu_1244_p00 = nof_reg_2407;

assign bound117_fu_1244_p1 = bound117_fu_1244_p10;

assign bound117_fu_1244_p10 = bound77_reg_2662;

assign bound13_fu_1138_p2 = (p_shl_fu_1130_p3 - cast12_fu_1126_p1);

assign bound172_fu_1737_p0 = bound172_fu_1737_p00;

assign bound172_fu_1737_p00 = tmp_4_reg_2841;

assign bound172_fu_1737_p1 = 38'd49;

assign bound184_fu_1750_p0 = bound184_fu_1750_p00;

assign bound184_fu_1750_p00 = tmp_5_reg_2846;

assign bound184_fu_1750_p1 = bound184_fu_1750_p10;

assign bound184_fu_1750_p10 = bound172_fu_1737_p2;

assign bound213_fu_1767_p0 = bound213_fu_1767_p00;

assign bound213_fu_1767_p00 = nof_reg_2407;

assign bound213_fu_1767_p1 = bound213_fu_1767_p10;

assign bound213_fu_1767_p10 = bound184_reg_2859;

assign bound25_fu_1151_p0 = bound25_fu_1151_p00;

assign bound25_fu_1151_p00 = nif_reg_2392;

assign bound25_fu_1151_p1 = bound25_fu_1151_p10;

assign bound25_fu_1151_p10 = bound13_fu_1138_p2;

assign bound45_fu_1195_p0 = bound45_fu_1195_p00;

assign bound45_fu_1195_p00 = tmp_reg_2630;

assign bound45_fu_1195_p1 = bound45_fu_1195_p10;

assign bound45_fu_1195_p10 = bound25_reg_2623;

assign bound77_fu_1227_p0 = bound77_fu_1227_p00;

assign bound77_fu_1227_p00 = tmp_3_reg_2657;

assign bound77_fu_1227_p1 = bound77_fu_1227_p10;

assign bound77_fu_1227_p10 = bound45_reg_2650;

assign bound_fu_1120_p2 = (p_shl1_fu_1113_p3 - cast10_fu_1110_p1);

assign cast10_fu_1110_p1 = nky_reg_2454;

assign cast12_fu_1126_p1 = bound_fu_1120_p2;

assign cmp21_i83_fu_1848_p2 = ((nif_reg_2392 == 32'd0) ? 1'b1 : 1'b0);

assign cmp331_i_fu_1233_p2 = ((nkx_reg_2443 == 32'd0) ? 1'b1 : 1'b0);

assign empty_69_fu_1562_p2 = (tmp5_fu_1558_p2 + weight_base_reg_2551);

assign empty_70_fu_1579_p2 = (p_cast26_fu_1575_p1 + weight_mem_read_reg_2213);

assign empty_76_fu_1910_p2 = (p_cast21_fu_1906_p1 + act_mem_read_reg_2218);

assign f_in_3_fu_1480_p2 = (select_ln129_fu_1459_p3 + 32'd1);

assign f_out_9_fu_1270_p2 = ($signed(f_out_reg_441) + $signed(32'd1));

assign grp_PE_fu_594_ap_start = grp_PE_fu_594_ap_start_reg;

assign grp_avg_pool_fu_683_ap_start = grp_avg_pool_fu_683_ap_start_reg;

assign grp_controller_fu_536_ap_start = grp_controller_fu_536_ap_start_reg;

assign grp_controller_fu_536_avg_pool_en_read = avg_pool_en_1_fu_232;

assign grp_controller_fu_536_bb_en_read = bb_en_035_fu_208;

assign grp_controller_fu_536_bn_en_read = bn_en_1_fu_216;

assign grp_controller_fu_536_conv_en_read = conv_en_036_fu_212;

assign grp_controller_fu_536_fc_en_read = fc_en_1_fu_236;

assign grp_controller_fu_536_max_pool_en_read = max_pool_en_1_fu_228;

assign grp_controller_fu_536_relu_en_read = relu_en_1_fu_224;

assign grp_controller_fu_536_skip_en_read = skip_en_1_fu_220;

assign grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_start = grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618_ap_start_reg;

assign grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_start = grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566_ap_start_reg;

assign grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_start = grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710_ap_start_reg;

assign grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_start = grp_conv_kernel_Pipeline_fc_loop1_fu_694_ap_start_reg;

assign grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_start = grp_conv_kernel_Pipeline_load_weight_loop9_fu_609_ap_start_reg;

assign grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_start = grp_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l_fu_635_ap_start_reg;

assign grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_start = grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653_ap_start_reg;

assign grp_fu_719_p2 = (nox_reg_2431 + 32'd6);

assign grp_fu_724_p2 = (noy_reg_2420 + 32'd6);

assign grp_load_input_fu_575_ap_start = grp_load_input_fu_575_ap_start_reg;

assign grp_max_pool_fu_668_ap_start = grp_max_pool_fu_668_ap_start_reg;

assign icmp_ln125_fu_1276_p2 = ((indvar_flatten160_reg_430 == bound117_reg_2672) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_1287_p2 = ((indvar_flatten112_reg_452 == bound77_reg_2662) ? 1'b1 : 1'b0);

assign icmp_ln129_1_fu_1333_p2 = ((indvar_flatten72_reg_464 == bound45_reg_2650) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_1260_p2 = ((bound45_reg_2650 == 102'd0) ? 1'b1 : 1'b0);

assign icmp_ln131_1_fu_1321_p2 = ((indvar_flatten40_reg_476 == bound25_reg_2623) ? 1'b1 : 1'b0);

assign icmp_ln131_fu_1255_p2 = ((bound25_reg_2623 == 70'd0) ? 1'b1 : 1'b0);

assign icmp_ln135_1_fu_1309_p2 = ((indvar_flatten20_reg_500 == bound13_reg_2618) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_1183_p2 = ((p_shl_fu_1130_p3 == cast12_fu_1126_p1) ? 1'b1 : 1'b0);

assign icmp_ln1376_fu_815_p2 = ((layer_cnt_2_fu_240 > gmem0_addr_13_read_reg_2291) ? 1'b1 : 1'b0);

assign icmp_ln137_1_fu_1297_p2 = ((indvar_flatten_reg_512 == bound_reg_2613) ? 1'b1 : 1'b0);

assign icmp_ln137_fu_1177_p2 = ((p_shl1_fu_1113_p3 == cast10_fu_1110_p1) ? 1'b1 : 1'b0);

assign icmp_ln139_1_fu_1422_p2 = ((i_reg_524 == nky_reg_2454) ? 1'b1 : 1'b0);

assign icmp_ln139_fu_1250_p2 = ((nky_reg_2454 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1406_fu_920_p2 = ((layer_cnt_2_fu_240 == layer_cnt_reg_2285) ? 1'b1 : 1'b0);

assign icmp_ln1409_fu_1065_p2 = ((in_size_reg_2576 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1442_fu_1926_p2 = ((layer_cnt_2_fu_240 == gmem0_addr_13_read_reg_2291) ? 1'b1 : 1'b0);

assign icmp_ln1444_fu_1930_p2 = ((out_size_reg_2585 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln275_fu_1843_p2 = ((mul_ln271_1_reg_2888 == 39'd0) ? 1'b1 : 1'b0);

assign icmp_ln314_fu_1774_p2 = ((bound172_reg_2852 == 38'd0) ? 1'b1 : 1'b0);

assign layer_cnt_3_fu_1971_p2 = (layer_cnt_2_fu_240 + 32'd1);

assign mul_ln125_1_fu_1205_p0 = mul_ln125_1_fu_1205_p00;

assign mul_ln125_1_fu_1205_p00 = grp_fu_724_p2;

assign mul_ln125_1_fu_1205_p1 = 65'd4908534053;

assign mul_ln125_2_fu_1417_p0 = ((icmp_ln127_reg_2711[0:0] == 1'b1) ? mul_ln127_1_reg_2722 : tmp3592_fu_1406_p2);

assign mul_ln125_fu_1161_p0 = mul_ln125_fu_1161_p00;

assign mul_ln125_fu_1161_p00 = grp_fu_719_p2;

assign mul_ln125_fu_1161_p1 = 65'd4908534053;

assign mul_ln271_1_fu_1812_p0 = mul_ln271_1_fu_1812_p00;

assign mul_ln271_1_fu_1812_p00 = tmp_6_reg_2883;

assign mul_ln271_1_fu_1812_p1 = 39'd49;

assign mul_ln271_2_fu_1825_p0 = mul_ln271_2_fu_1825_p00;

assign mul_ln271_2_fu_1825_p00 = tmp_5_reg_2846;

assign mul_ln271_2_fu_1825_p1 = mul_ln271_2_fu_1825_p10;

assign mul_ln271_2_fu_1825_p10 = mul_ln271_1_fu_1812_p2;

assign mul_ln271_3_fu_1837_p0 = mul_ln271_3_fu_1837_p00;

assign mul_ln271_3_fu_1837_p00 = nof_reg_2407;

assign mul_ln271_3_fu_1837_p1 = mul_ln271_3_fu_1837_p10;

assign mul_ln271_3_fu_1837_p10 = mul_ln271_2_reg_2894;

assign mul_ln271_fu_1793_p0 = mul_ln271_fu_1793_p00;

assign mul_ln271_fu_1793_p00 = add_ln271_fu_1783_p2;

assign mul_ln271_fu_1793_p1 = 67'd9817068106;

assign mul_ln310_1_fu_1718_p0 = mul_ln310_1_fu_1718_p00;

assign mul_ln310_1_fu_1718_p00 = grp_fu_724_p2;

assign mul_ln310_1_fu_1718_p1 = 65'd4908534053;

assign mul_ln310_fu_1698_p0 = mul_ln310_fu_1698_p00;

assign mul_ln310_fu_1698_p00 = grp_fu_719_p2;

assign mul_ln310_fu_1698_p1 = 65'd4908534053;

assign or_ln127_fu_1433_p2 = (select_ln125_6_reg_2728 | icmp_ln127_reg_2711);

assign or_ln129_1_fu_1455_p2 = (or_ln129_reg_2747 | icmp_ln127_reg_2711);

assign or_ln129_fu_1374_p2 = (select_ln127_4_fu_1367_p3 | select_ln125_6_fu_1338_p3);

assign or_ln131_fu_1486_p2 = (select_ln129_4_reg_2753 | select_ln127_4_reg_2740);

assign or_ln135_fu_1643_p2 = (or_ln131_reg_2780 | or_ln127_reg_2769);

assign or_ln137_1_fu_1532_p2 = (or_ln137_fu_1527_p2 | or_ln131_fu_1486_p2);

assign or_ln137_2_fu_1615_p2 = (select_ln131_2_reg_2762 | select_ln129_4_reg_2753);

assign or_ln137_3_fu_1538_p2 = (or_ln137_1_fu_1532_p2 | or_ln127_fu_1433_p2);

assign or_ln137_4_fu_1619_p2 = (or_ln137_2_fu_1615_p2 | or_ln129_reg_2747);

assign or_ln137_5_fu_1624_p2 = (or_ln137_4_fu_1619_p2 | icmp_ln127_reg_2711);

assign or_ln137_fu_1527_p2 = (select_ln135_fu_1521_p3 | select_ln131_2_reg_2762);

assign p_cast21_fu_1906_p1 = tmp_20_fu_1898_p3;

assign p_cast26_fu_1575_p1 = tmp_7_fu_1567_p3;

assign p_cast_cast_fu_759_p1 = $signed(p_cast_fu_749_p4);

assign p_cast_fu_749_p4 = {{end_layer[63:2]}};

assign p_shl1_fu_1113_p3 = {{nky_reg_2454}, {3'd0}};

assign p_shl_fu_1130_p3 = {{bound_fu_1120_p2}, {3'd0}};

assign select_ln125_2_fu_1427_p3 = ((icmp_ln127_reg_2711[0:0] == 1'b1) ? icmp_ln139_reg_2677 : icmp_ln139_1_fu_1422_p2);

assign select_ln125_3_fu_1302_p3 = ((icmp_ln127_fu_1287_p2[0:0] == 1'b1) ? icmp_ln137_reg_2635 : icmp_ln137_1_fu_1297_p2);

assign select_ln125_4_fu_1314_p3 = ((icmp_ln127_fu_1287_p2[0:0] == 1'b1) ? icmp_ln135_reg_2643 : icmp_ln135_1_fu_1309_p2);

assign select_ln125_5_fu_1326_p3 = ((icmp_ln127_fu_1287_p2[0:0] == 1'b1) ? icmp_ln131_reg_2686 : icmp_ln131_1_fu_1321_p2);

assign select_ln125_6_fu_1338_p3 = ((icmp_ln127_fu_1287_p2[0:0] == 1'b1) ? icmp_ln129_reg_2692 : icmp_ln129_1_fu_1333_p2);

assign select_ln125_7_fu_1345_p3 = ((icmp_ln127_fu_1287_p2[0:0] == 1'b1) ? f_out_9_fu_1270_p2 : f_out_reg_441);

assign select_ln125_fu_1401_p3 = ((icmp_ln127_reg_2711[0:0] == 1'b1) ? mul_ln127_1_reg_2722 : mul_ln127_reg_2697);

assign select_ln127_1_fu_1449_p3 = ((select_ln125_6_reg_2728[0:0] == 1'b1) ? icmp_ln139_reg_2677 : select_ln125_2_fu_1427_p3);

assign select_ln127_2_fu_1353_p3 = ((select_ln125_6_fu_1338_p3[0:0] == 1'b1) ? icmp_ln137_reg_2635 : select_ln125_3_fu_1302_p3);

assign select_ln127_3_fu_1360_p3 = ((select_ln125_6_fu_1338_p3[0:0] == 1'b1) ? icmp_ln135_reg_2643 : select_ln125_4_fu_1314_p3);

assign select_ln127_4_fu_1367_p3 = ((select_ln125_6_fu_1338_p3[0:0] == 1'b1) ? icmp_ln131_reg_2686 : select_ln125_5_fu_1326_p3);

assign select_ln127_5_fu_1687_p3 = ((icmp_ln127_reg_2711[0:0] == 1'b1) ? 134'd1 : add_ln127_fu_1681_p2);

assign select_ln127_fu_1442_p3 = ((select_ln125_6_reg_2728[0:0] == 1'b1) ? tmp4_mid192_fu_1437_p2 : mul_ln125_2_fu_1417_p2);

assign select_ln129_1_fu_1467_p3 = ((select_ln127_4_reg_2740[0:0] == 1'b1) ? tmp4_mid192_fu_1437_p2 : select_ln127_fu_1442_p3);

assign select_ln129_2_fu_1474_p3 = ((select_ln127_4_reg_2740[0:0] == 1'b1) ? icmp_ln139_reg_2677 : select_ln127_1_fu_1449_p3);

assign select_ln129_3_fu_1380_p3 = ((select_ln127_4_fu_1367_p3[0:0] == 1'b1) ? icmp_ln137_reg_2635 : select_ln127_2_fu_1353_p3);

assign select_ln129_4_fu_1387_p3 = ((select_ln127_4_fu_1367_p3[0:0] == 1'b1) ? icmp_ln135_reg_2643 : select_ln127_3_fu_1360_p3);

assign select_ln129_5_fu_1674_p3 = ((or_ln127_reg_2769[0:0] == 1'b1) ? 102'd1 : add_ln129_fu_1668_p2);

assign select_ln129_fu_1459_p3 = ((or_ln129_1_fu_1455_p2[0:0] == 1'b1) ? 32'd0 : f_in_reg_488);

assign select_ln131_1_fu_1508_p3 = ((select_ln129_4_reg_2753[0:0] == 1'b1) ? icmp_ln139_reg_2677 : select_ln129_2_fu_1474_p3);

assign select_ln131_2_fu_1394_p3 = ((select_ln129_4_fu_1387_p3[0:0] == 1'b1) ? icmp_ln137_reg_2635 : select_ln129_3_fu_1380_p3);

assign select_ln131_3_fu_1514_p3 = ((select_ln129_4_reg_2753[0:0] == 1'b1) ? f_in_3_fu_1480_p2 : select_ln129_fu_1459_p3);

assign select_ln131_4_fu_1661_p3 = ((or_ln129_1_reg_2775[0:0] == 1'b1) ? 70'd1 : add_ln131_1_fu_1655_p2);

assign select_ln131_fu_1501_p3 = ((select_ln129_4_reg_2753[0:0] == 1'b1) ? tmp4_mid1_fu_1496_p2 : select_ln129_1_fu_1467_p3);

assign select_ln135_1_fu_1647_p3 = ((or_ln135_fu_1643_p2[0:0] == 1'b1) ? 38'd1 : add_ln135_fu_1637_p2);

assign select_ln135_fu_1521_p3 = ((select_ln131_2_reg_2762[0:0] == 1'b1) ? icmp_ln139_reg_2677 : select_ln131_1_fu_1508_p3);

assign select_ln137_1_fu_1629_p3 = ((or_ln137_5_fu_1624_p2[0:0] == 1'b1) ? 35'd1 : add_ln137_fu_1609_p2);

assign select_ln137_fu_1544_p3 = ((or_ln137_3_fu_1538_p2[0:0] == 1'b1) ? 32'd0 : i_reg_524);

assign sext_ln1376_fu_739_p1 = $signed(trunc_ln4_fu_729_p4);

assign sext_ln1409_1_fu_1096_p1 = $signed(trunc_ln1409_1_reg_2598);

assign sext_ln1409_fu_789_p1 = $signed(trunc_ln5_reg_2273);

assign sext_ln141_fu_1594_p1 = $signed(trunc_ln7_reg_2800);

assign sext_ln1444_1_fu_1961_p1 = $signed(trunc_ln1444_1_reg_2938);

assign sext_ln1444_fu_798_p1 = $signed(trunc_ln6_reg_2279);

assign shl_ln6_fu_1865_p3 = {{add_ln507_1_fu_1860_p2}, {2'd0}};

assign shl_ln9_fu_1935_p3 = {{base_addr_out_reg_2535}, {2'd0}};

assign shl_ln_fu_1070_p3 = {{base_addr_in_reg_2525}, {2'd0}};

assign tmp2_fu_1552_p2 = (select_ln137_fu_1544_p3 + select_ln131_fu_1501_p3);

assign tmp3592_fu_1406_p2 = (f_in_reg_488 + mul_ln127_reg_2697);

assign tmp4_mid1_fu_1496_p0 = ($signed(f_in_3_fu_1480_p2) + $signed(select_ln125_fu_1401_p3));

assign tmp_20_fu_1898_p3 = {{add5_le_i_fu_1893_p2}, {2'd0}};

assign tmp_7_fu_1567_p3 = {{empty_69_fu_1562_p2}, {2'd0}};

assign trunc_ln4_fu_729_p4 = {{start_layer[63:2]}};

assign zext_ln1409_fu_1077_p1 = shl_ln_fu_1070_p3;

assign zext_ln1444_fu_1942_p1 = shl_ln9_fu_1935_p3;

assign zext_ln271_fu_1780_p1 = nox_reg_2431;

assign zext_ln507_fu_1873_p1 = shl_ln6_fu_1865_p3;

endmodule //conv_kernel
