Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/aisha/CPU1/ram_tb_isim_beh.exe -prj C:/Users/aisha/CPU1/ram_tb_beh.prj work.ram_tb 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/aisha/CPU1/ipcore_dir/main_memory.vhd" into library work
Parsing VHDL file "C:/Users/aisha/CPU1/main_memory.vhd" into library work
Parsing VHDL file "C:/Users/aisha/CPU1/ram_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture main_memory_a of entity main_memory [main_memory_default]
Compiling architecture coregen of entity RAM [ram_default]
Compiling architecture behavior of entity ram_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable C:/Users/aisha/CPU1/ram_tb_isim_beh.exe
Fuse Memory Usage: 35580 KB
Fuse CPU Usage: 812 ms
