// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wa_in_i1518_dout,
        wa_in_i1518_num_data_valid,
        wa_in_i1518_fifo_cap,
        wa_in_i1518_empty_n,
        wa_in_i1518_read,
        convInp_i17_din,
        convInp_i17_num_data_valid,
        convInp_i17_fifo_cap,
        convInp_i17_full_n,
        convInp_i17_write,
        bound
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] wa_in_i1518_dout;
input  [2:0] wa_in_i1518_num_data_valid;
input  [2:0] wa_in_i1518_fifo_cap;
input   wa_in_i1518_empty_n;
output   wa_in_i1518_read;
output  [31:0] convInp_i17_din;
input  [2:0] convInp_i17_num_data_valid;
input  [2:0] convInp_i17_fifo_cap;
input   convInp_i17_full_n;
output   convInp_i17_write;
input  [43:0] bound;

reg ap_idle;
reg wa_in_i1518_read;
reg convInp_i17_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln107_reg_970;
reg   [0:0] and_ln153_reg_1015;
reg    ap_predicate_op175_read_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] icmp_ln107_reg_970_pp0_iter3_reg;
reg   [0:0] icmp_ln123_reg_974;
reg   [0:0] icmp_ln123_reg_974_pp0_iter3_reg;
reg    ap_predicate_op203_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln104_fu_393_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    wa_in_i1518_blk_n;
wire    ap_block_pp0_stage0;
reg    convInp_i17_blk_n;
reg   [31:0] reg_323;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln104_reg_957;
wire   [0:0] icmp_ln107_fu_466_p2;
wire   [0:0] and_ln153_fu_705_p2;
wire   [0:0] icmp_ln105_fu_404_p2;
reg   [0:0] icmp_ln105_reg_961;
wire   [1:0] trunc_ln98_fu_462_p1;
reg   [1:0] trunc_ln98_reg_966;
wire   [0:0] icmp_ln123_fu_472_p2;
wire   [1:0] add_ln124_1_fu_500_p2;
reg   [1:0] add_ln124_1_reg_978;
wire   [31:0] p_0_fu_807_p11;
reg   [31:0] p_0_reg_1025;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [5:0] inputBuf_address0;
reg    inputBuf_ce0;
reg    inputBuf_we0;
wire   [5:0] inputBuf_address1;
reg    inputBuf_ce1;
wire   [31:0] inputBuf_q1;
reg   [5:0] inputBuf_1_address0;
reg    inputBuf_1_ce0;
reg    inputBuf_1_we0;
wire   [5:0] inputBuf_1_address1;
reg    inputBuf_1_ce1;
wire   [31:0] inputBuf_1_q1;
reg   [5:0] inputBuf_2_address0;
reg    inputBuf_2_ce0;
reg    inputBuf_2_we0;
wire   [5:0] inputBuf_2_address1;
reg    inputBuf_2_ce1;
wire   [31:0] inputBuf_2_q1;
reg   [5:0] inputBuf_3_address0;
reg    inputBuf_3_ce0;
reg    inputBuf_3_we0;
wire   [5:0] inputBuf_3_address1;
reg    inputBuf_3_ce1;
wire   [31:0] inputBuf_3_q1;
wire   [63:0] zext_ln129_fu_534_p1;
wire   [63:0] zext_ln156_fu_830_p1;
wire   [63:0] zext_ln110_fu_838_p1;
reg   [31:0] read_block_1_fu_74;
wire   [31:0] select_ln98_fu_450_p3;
wire   [31:0] grp_fu_299_p2;
wire   [0:0] grp_fu_293_p2;
wire    ap_loop_init;
reg   [11:0] i_011_fu_78;
wire   [11:0] i_fu_416_p3;
reg   [43:0] indvar_flatten_fu_82;
wire   [43:0] add_ln104_fu_398_p2;
reg   [31:0] ofm_y_fu_86;
wire   [31:0] ofm_y_2_fu_660_p3;
wire   [0:0] icmp_ln132_fu_548_p2;
wire   [0:0] icmp_ln135_fu_565_p2;
wire   [0:0] icmp_ln138_fu_581_p2;
wire   [0:0] icmp_ln141_fu_611_p2;
reg   [31:0] ofm_x_fu_90;
wire   [31:0] ofm_x_1_fu_605_p2;
reg   [31:0] inp_1_fu_94;
wire   [31:0] inp_3_fu_652_p3;
wire   [31:0] inp_fu_766_p2;
reg   [31:0] k_y_fu_98;
wire   [31:0] k_y_1_fu_490_p2;
reg   [31:0] k_x_fu_102;
wire   [31:0] k_x_1_fu_559_p2;
reg   [31:0] current_block_write_1_fu_106;
wire   [31:0] grp_fu_315_p3;
reg   [31:0] count_simd_fu_110;
wire   [31:0] count_simd_1_fu_542_p2;
reg   [31:0] current_line_1_fu_114;
wire   [31:0] grp_fu_287_p2;
reg   [31:0] counter_internal_block_fu_118;
wire   [31:0] counter_internal_block_3_fu_753_p3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] grp_fu_304_p2;
wire   [0:0] grp_fu_309_p2;
wire   [11:0] add_ln105_fu_410_p2;
wire   [1:0] trunc_ln124_fu_496_p1;
wire   [3:0] trunc_ln128_1_fu_510_p1;
wire   [3:0] trunc_ln128_fu_506_p1;
wire   [3:0] add_ln128_fu_514_p2;
wire   [5:0] shl_ln_fu_520_p3;
wire   [5:0] trunc_ln105_fu_458_p1;
wire   [5:0] current_line_in_block_fu_528_p2;
wire   [31:0] ofm_y_1_fu_640_p2;
wire   [0:0] icmp_ln144_fu_646_p2;
wire   [0:0] icmp_ln153_fu_693_p2;
wire   [0:0] icmp_ln153_1_fu_699_p2;
wire   [31:0] counter_internal_block_2_fu_741_p2;
wire   [0:0] icmp_ln172_fu_747_p2;
wire   [31:0] p_0_fu_807_p9;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op81_load_state3;
reg    ap_enable_operation_81;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op170_load_state4;
reg    ap_enable_operation_170;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op185_store_state4;
reg    ap_enable_operation_185;
reg    ap_predicate_op199_store_state4;
reg    ap_enable_operation_199;
reg    ap_predicate_op82_load_state3;
reg    ap_enable_operation_82;
reg    ap_predicate_op171_load_state4;
reg    ap_enable_operation_171;
reg    ap_predicate_op183_store_state4;
reg    ap_enable_operation_183;
reg    ap_predicate_op197_store_state4;
reg    ap_enable_operation_197;
reg    ap_predicate_op83_load_state3;
reg    ap_enable_operation_83;
reg    ap_predicate_op172_load_state4;
reg    ap_enable_operation_172;
reg    ap_predicate_op181_store_state4;
reg    ap_enable_operation_181;
reg    ap_predicate_op195_store_state4;
reg    ap_enable_operation_195;
reg    ap_predicate_op84_load_state3;
reg    ap_enable_operation_84;
reg    ap_predicate_op173_load_state4;
reg    ap_enable_operation_173;
reg    ap_predicate_op187_store_state4;
reg    ap_enable_operation_187;
reg    ap_predicate_op201_store_state4;
reg    ap_enable_operation_201;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_729;
reg    ap_condition_733;
reg    ap_condition_736;
reg    ap_condition_739;
reg    ap_condition_742;
reg    ap_condition_745;
wire   [1:0] p_0_fu_807_p1;
wire   [1:0] p_0_fu_807_p3;
wire  signed [1:0] p_0_fu_807_p5;
wire  signed [1:0] p_0_fu_807_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 read_block_1_fu_74 = 32'd0;
#0 i_011_fu_78 = 12'd0;
#0 indvar_flatten_fu_82 = 44'd0;
#0 ofm_y_fu_86 = 32'd0;
#0 ofm_x_fu_90 = 32'd0;
#0 inp_1_fu_94 = 32'd0;
#0 k_y_fu_98 = 32'd0;
#0 k_x_fu_102 = 32'd0;
#0 current_block_write_1_fu_106 = 32'd0;
#0 count_simd_fu_110 = 32'd0;
#0 current_line_1_fu_114 = 32'd0;
#0 counter_internal_block_fu_118 = 32'd0;
#0 ap_done_reg = 1'b0;
end

BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
inputBuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_address0),
    .ce0(inputBuf_ce0),
    .we0(inputBuf_we0),
    .d0(wa_in_i1518_dout),
    .address1(inputBuf_address1),
    .ce1(inputBuf_ce1),
    .q1(inputBuf_q1)
);

BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
inputBuf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_1_address0),
    .ce0(inputBuf_1_ce0),
    .we0(inputBuf_1_we0),
    .d0(wa_in_i1518_dout),
    .address1(inputBuf_1_address1),
    .ce1(inputBuf_1_ce1),
    .q1(inputBuf_1_q1)
);

BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
inputBuf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_2_address0),
    .ce0(inputBuf_2_ce0),
    .we0(inputBuf_2_we0),
    .d0(wa_in_i1518_dout),
    .address1(inputBuf_2_address1),
    .ce1(inputBuf_2_ce1),
    .q1(inputBuf_2_q1)
);

BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
inputBuf_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_3_address0),
    .ce0(inputBuf_3_ce0),
    .we0(inputBuf_3_we0),
    .d0(wa_in_i1518_dout),
    .address1(inputBuf_3_address1),
    .ce1(inputBuf_3_ce1),
    .q1(inputBuf_3_q1)
);

BlackBoxJam_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U406(
    .din0(inputBuf_q1),
    .din1(inputBuf_1_q1),
    .din2(inputBuf_2_q1),
    .din3(inputBuf_3_q1),
    .def(p_0_fu_807_p9),
    .sel(add_ln124_1_reg_978),
    .dout(p_0_fu_807_p11)
);

BlackBoxJam_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_fu_565_p2 == 1'd0) & (icmp_ln132_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln138_fu_581_p2 == 1'd0) & (icmp_ln135_fu_565_p2 == 1'd1) & (icmp_ln132_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln141_fu_611_p2 == 1'd0) & (icmp_ln138_fu_581_p2 == 1'd1) & (icmp_ln135_fu_565_p2 == 1'd1) & (icmp_ln132_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln141_fu_611_p2 == 1'd1) & (icmp_ln138_fu_581_p2 == 1'd1) & (icmp_ln135_fu_565_p2 == 1'd1) & (icmp_ln132_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 
    == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        count_simd_fu_110 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln132_fu_548_p2 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0))) begin
        count_simd_fu_110 <= count_simd_1_fu_542_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_293_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_957 == 1'd0)))) begin
        counter_internal_block_fu_118 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0))) begin
        counter_internal_block_fu_118 <= counter_internal_block_3_fu_753_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        current_block_write_1_fu_106 <= 32'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_fu_705_p2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_293_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_293_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_957 == 1'd0)))) begin
        current_block_write_1_fu_106 <= grp_fu_315_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_fu_705_p2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_293_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_293_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_957 == 1'd0)))) begin
        current_line_1_fu_114 <= 32'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_fu_705_p2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_293_p2 == 1'd0) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_293_p2 == 1'd0) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_957 == 1'd0)))) begin
        current_line_1_fu_114 <= grp_fu_287_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_011_fu_78 <= 12'd0;
        end else if (((icmp_ln104_fu_393_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_011_fu_78 <= i_fu_416_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_82 <= 44'd0;
        end else if (((icmp_ln104_fu_393_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_82 <= add_ln104_fu_398_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            inp_1_fu_94 <= 32'd0;
        end else if ((1'b1 == ap_condition_733)) begin
            inp_1_fu_94 <= inp_fu_766_p2;
        end else if ((1'b1 == ap_condition_729)) begin
            inp_1_fu_94 <= inp_3_fu_652_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln138_fu_581_p2 == 1'd0) & (icmp_ln135_fu_565_p2 == 1'd1) & (icmp_ln132_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln141_fu_611_p2 == 1'd0) & (icmp_ln138_fu_581_p2 == 1'd1) & (icmp_ln135_fu_565_p2 == 1'd1) & (icmp_ln132_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln141_fu_611_p2 == 1'd1) & (icmp_ln138_fu_581_p2 == 1'd1) & (icmp_ln135_fu_565_p2 == 1'd1) & (icmp_ln132_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_x_fu_102 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_fu_565_p2 == 1'd0) & (icmp_ln132_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0))) begin
        k_x_fu_102 <= k_x_1_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln138_fu_581_p2 == 1'd1) & (icmp_ln135_fu_565_p2 == 1'd1) & (icmp_ln132_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_y_fu_98 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln138_fu_581_p2 == 1'd0) & (icmp_ln135_fu_565_p2 == 1'd1) & (icmp_ln132_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0))) begin
        k_y_fu_98 <= k_y_1_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln141_fu_611_p2 == 1'd1) & (icmp_ln138_fu_581_p2 == 1'd1) & (icmp_ln135_fu_565_p2 == 1'd1) & (icmp_ln132_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ofm_x_fu_90 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln141_fu_611_p2 == 1'd0) & (icmp_ln138_fu_581_p2 == 1'd1) & (icmp_ln135_fu_565_p2 == 1'd1) & (icmp_ln132_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0))) begin
        ofm_x_fu_90 <= ofm_x_1_fu_605_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ofm_y_fu_86 <= 32'd0;
        end else if ((1'b1 == ap_condition_729)) begin
            ofm_y_fu_86 <= ofm_y_2_fu_660_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_block_1_fu_74 <= 32'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_fu_705_p2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_293_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_293_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_957 == 1'd0)))) begin
        read_block_1_fu_74 <= grp_fu_299_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln153_fu_705_p2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_fu_705_p2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_293_p2 == 1'd0) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_293_p2 == 1'd0) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_957 == 1'd0)))) begin
        read_block_1_fu_74 <= select_ln98_fu_450_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln124_1_reg_978 <= add_ln124_1_fu_500_p2;
        and_ln153_reg_1015 <= and_ln153_fu_705_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln107_reg_970 <= icmp_ln107_fu_466_p2;
        icmp_ln107_reg_970_pp0_iter3_reg <= icmp_ln107_reg_970;
        icmp_ln123_reg_974 <= icmp_ln123_fu_472_p2;
        icmp_ln123_reg_974_pp0_iter3_reg <= icmp_ln123_reg_974;
        p_0_reg_1025 <= p_0_fu_807_p11;
        trunc_ln98_reg_966 <= trunc_ln98_fu_462_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln104_reg_957 <= icmp_ln104_fu_393_p2;
        icmp_ln105_reg_961 <= icmp_ln105_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_fu_705_p2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_957 == 1'd0)))) begin
        reg_323 <= current_line_1_fu_114;
    end
end

always @ (*) begin
    if (((icmp_ln104_fu_393_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_reg_957 == 1'd1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op203_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        convInp_i17_blk_n = convInp_i17_full_n;
    end else begin
        convInp_i17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op203_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        convInp_i17_write = 1'b1;
    end else begin
        convInp_i17_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_736)) begin
        if ((icmp_ln107_reg_970 == 1'd1)) begin
            inputBuf_1_address0 = zext_ln110_fu_838_p1;
        end else if (((1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0))) begin
            inputBuf_1_address0 = zext_ln156_fu_830_p1;
        end else begin
            inputBuf_1_address0 = 'bx;
        end
    end else begin
        inputBuf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_970 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd1)))) begin
        inputBuf_1_ce0 = 1'b1;
    end else begin
        inputBuf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_1_ce1 = 1'b1;
    end else begin
        inputBuf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_970 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd1)))) begin
        inputBuf_1_we0 = 1'b1;
    end else begin
        inputBuf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_739)) begin
        if ((icmp_ln107_reg_970 == 1'd1)) begin
            inputBuf_2_address0 = zext_ln110_fu_838_p1;
        end else if (((1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0))) begin
            inputBuf_2_address0 = zext_ln156_fu_830_p1;
        end else begin
            inputBuf_2_address0 = 'bx;
        end
    end else begin
        inputBuf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_970 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd2)))) begin
        inputBuf_2_ce0 = 1'b1;
    end else begin
        inputBuf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_2_ce1 = 1'b1;
    end else begin
        inputBuf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_970 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd2)))) begin
        inputBuf_2_we0 = 1'b1;
    end else begin
        inputBuf_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_742)) begin
        if ((icmp_ln107_reg_970 == 1'd1)) begin
            inputBuf_3_address0 = zext_ln110_fu_838_p1;
        end else if (((1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0))) begin
            inputBuf_3_address0 = zext_ln156_fu_830_p1;
        end else begin
            inputBuf_3_address0 = 'bx;
        end
    end else begin
        inputBuf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_970 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd3)))) begin
        inputBuf_3_ce0 = 1'b1;
    end else begin
        inputBuf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_3_ce1 = 1'b1;
    end else begin
        inputBuf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_970 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd3)))) begin
        inputBuf_3_we0 = 1'b1;
    end else begin
        inputBuf_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_745)) begin
        if ((icmp_ln107_reg_970 == 1'd1)) begin
            inputBuf_address0 = zext_ln110_fu_838_p1;
        end else if (((1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0))) begin
            inputBuf_address0 = zext_ln156_fu_830_p1;
        end else begin
            inputBuf_address0 = 'bx;
        end
    end else begin
        inputBuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_970 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd0)))) begin
        inputBuf_ce0 = 1'b1;
    end else begin
        inputBuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_ce1 = 1'b1;
    end else begin
        inputBuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_970 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd0)))) begin
        inputBuf_we0 = 1'b1;
    end else begin
        inputBuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln107_reg_970 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op175_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        wa_in_i1518_blk_n = wa_in_i1518_empty_n;
    end else begin
        wa_in_i1518_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_970 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op175_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        wa_in_i1518_read = 1'b1;
    end else begin
        wa_in_i1518_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_398_p2 = (indvar_flatten_fu_82 + 44'd1);

assign add_ln105_fu_410_p2 = (i_011_fu_78 + 12'd1);

assign add_ln124_1_fu_500_p2 = (trunc_ln124_fu_496_p1 + trunc_ln98_fu_462_p1);

assign add_ln128_fu_514_p2 = (trunc_ln128_1_fu_510_p1 + trunc_ln128_fu_506_p1);

assign and_ln153_fu_705_p2 = (icmp_ln153_fu_693_p2 & icmp_ln153_1_fu_699_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((icmp_ln107_reg_970 == 1'd1) & (wa_in_i1518_empty_n == 1'b0)) | ((ap_predicate_op175_read_state4 == 1'b1) & (wa_in_i1518_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((ap_predicate_op203_write_state5 == 1'b1) & (convInp_i17_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_729 = ((icmp_ln141_fu_611_p2 == 1'd1) & (icmp_ln138_fu_581_p2 == 1'd1) & (icmp_ln135_fu_565_p2 == 1'd1) & (icmp_ln132_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0));
end

always @ (*) begin
    ap_condition_733 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_957 == 1'd0));
end

always @ (*) begin
    ap_condition_736 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd1));
end

always @ (*) begin
    ap_condition_739 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd2));
end

always @ (*) begin
    ap_condition_742 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd3));
end

always @ (*) begin
    ap_condition_745 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_966 == 2'd0));
end

always @ (*) begin
    ap_enable_operation_170 = (ap_predicate_op170_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_171 = (ap_predicate_op171_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_172 = (ap_predicate_op172_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_173 = (ap_predicate_op173_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_181 = (ap_predicate_op181_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_183 = (ap_predicate_op183_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_185 = (ap_predicate_op185_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_187 = (ap_predicate_op187_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_195 = (ap_predicate_op195_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_197 = (ap_predicate_op197_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_199 = (ap_predicate_op199_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_201 = (ap_predicate_op201_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_81 = (ap_predicate_op81_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_82 = (ap_predicate_op82_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_83 = (ap_predicate_op83_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_84 = (ap_predicate_op84_load_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

always @ (*) begin
    ap_predicate_op170_load_state4 = ((icmp_ln123_reg_974 == 1'd1) & (icmp_ln107_reg_970 == 1'd0));
end

always @ (*) begin
    ap_predicate_op171_load_state4 = ((icmp_ln123_reg_974 == 1'd1) & (icmp_ln107_reg_970 == 1'd0));
end

always @ (*) begin
    ap_predicate_op172_load_state4 = ((icmp_ln123_reg_974 == 1'd1) & (icmp_ln107_reg_970 == 1'd0));
end

always @ (*) begin
    ap_predicate_op173_load_state4 = ((icmp_ln123_reg_974 == 1'd1) & (icmp_ln107_reg_970 == 1'd0));
end

always @ (*) begin
    ap_predicate_op175_read_state4 = ((1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0));
end

always @ (*) begin
    ap_predicate_op181_store_state4 = ((1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0) & (trunc_ln98_reg_966 == 2'd2));
end

always @ (*) begin
    ap_predicate_op183_store_state4 = ((1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0) & (trunc_ln98_reg_966 == 2'd1));
end

always @ (*) begin
    ap_predicate_op185_store_state4 = ((1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0) & (trunc_ln98_reg_966 == 2'd0));
end

always @ (*) begin
    ap_predicate_op187_store_state4 = ((1'd1 == and_ln153_reg_1015) & (icmp_ln107_reg_970 == 1'd0) & (trunc_ln98_reg_966 == 2'd3));
end

always @ (*) begin
    ap_predicate_op195_store_state4 = ((icmp_ln107_reg_970 == 1'd1) & (trunc_ln98_reg_966 == 2'd2));
end

always @ (*) begin
    ap_predicate_op197_store_state4 = ((icmp_ln107_reg_970 == 1'd1) & (trunc_ln98_reg_966 == 2'd1));
end

always @ (*) begin
    ap_predicate_op199_store_state4 = ((icmp_ln107_reg_970 == 1'd1) & (trunc_ln98_reg_966 == 2'd0));
end

always @ (*) begin
    ap_predicate_op201_store_state4 = ((icmp_ln107_reg_970 == 1'd1) & (trunc_ln98_reg_966 == 2'd3));
end

always @ (*) begin
    ap_predicate_op203_write_state5 = ((icmp_ln123_reg_974_pp0_iter3_reg == 1'd1) & (icmp_ln107_reg_970_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_load_state3 = ((icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0));
end

always @ (*) begin
    ap_predicate_op82_load_state3 = ((icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0));
end

always @ (*) begin
    ap_predicate_op83_load_state3 = ((icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0));
end

always @ (*) begin
    ap_predicate_op84_load_state3 = ((icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_957 == 1'd0));
end

assign convInp_i17_din = p_0_reg_1025;

assign count_simd_1_fu_542_p2 = (count_simd_fu_110 + 32'd1);

assign counter_internal_block_2_fu_741_p2 = (counter_internal_block_fu_118 + 32'd1);

assign counter_internal_block_3_fu_753_p3 = ((icmp_ln172_fu_747_p2[0:0] == 1'b1) ? 32'd0 : counter_internal_block_2_fu_741_p2);

assign current_line_in_block_fu_528_p2 = (shl_ln_fu_520_p3 + trunc_ln105_fu_458_p1);

assign grp_fu_287_p2 = (current_line_1_fu_114 + 32'd1);

assign grp_fu_293_p2 = ((grp_fu_287_p2 == 32'd48) ? 1'b1 : 1'b0);

assign grp_fu_299_p2 = (select_ln98_fu_450_p3 + 32'd1);

assign grp_fu_304_p2 = (current_block_write_1_fu_106 + 32'd1);

assign grp_fu_309_p2 = ((grp_fu_304_p2 == 32'd4) ? 1'b1 : 1'b0);

assign grp_fu_315_p3 = ((grp_fu_309_p2[0:0] == 1'b1) ? 32'd0 : grp_fu_304_p2);

assign i_fu_416_p3 = ((icmp_ln105_fu_404_p2[0:0] == 1'b1) ? 12'd1 : add_ln105_fu_410_p2);

assign icmp_ln104_fu_393_p2 = ((indvar_flatten_fu_82 == bound) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_404_p2 = ((i_011_fu_78 == 12'd3744) ? 1'b1 : 1'b0);

assign icmp_ln107_fu_466_p2 = ((inp_1_fu_94 < 32'd144) ? 1'b1 : 1'b0);

assign icmp_ln123_fu_472_p2 = ((counter_internal_block_fu_118 < 32'd359) ? 1'b1 : 1'b0);

assign icmp_ln132_fu_548_p2 = ((count_simd_1_fu_542_p2 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_565_p2 = ((k_x_1_fu_559_p2 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_581_p2 = ((k_y_1_fu_490_p2 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_611_p2 = ((ofm_x_1_fu_605_p2 == 32'd10) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_646_p2 = ((ofm_y_1_fu_640_p2 == 32'd10) ? 1'b1 : 1'b0);

assign icmp_ln153_1_fu_699_p2 = ((select_ln98_fu_450_p3 < 32'd12) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_693_p2 = ((counter_internal_block_fu_118 < 32'd47) ? 1'b1 : 1'b0);

assign icmp_ln172_fu_747_p2 = ((counter_internal_block_2_fu_741_p2 == 32'd359) ? 1'b1 : 1'b0);

assign inp_3_fu_652_p3 = ((icmp_ln144_fu_646_p2[0:0] == 1'b1) ? 32'd0 : inp_1_fu_94);

assign inp_fu_766_p2 = (inp_1_fu_94 + 32'd1);

assign inputBuf_1_address1 = zext_ln129_fu_534_p1;

assign inputBuf_2_address1 = zext_ln129_fu_534_p1;

assign inputBuf_3_address1 = zext_ln129_fu_534_p1;

assign inputBuf_address1 = zext_ln129_fu_534_p1;

assign k_x_1_fu_559_p2 = (k_x_fu_102 + 32'd1);

assign k_y_1_fu_490_p2 = (k_y_fu_98 + 32'd1);

assign ofm_x_1_fu_605_p2 = (ofm_x_fu_90 + 32'd1);

assign ofm_y_1_fu_640_p2 = (ofm_y_fu_86 + 32'd1);

assign ofm_y_2_fu_660_p3 = ((icmp_ln144_fu_646_p2[0:0] == 1'b1) ? 32'd0 : ofm_y_1_fu_640_p2);

assign p_0_fu_807_p9 = 'bx;

assign select_ln98_fu_450_p3 = ((icmp_ln105_reg_961[0:0] == 1'b1) ? 32'd0 : read_block_1_fu_74);

assign shl_ln_fu_520_p3 = {{add_ln128_fu_514_p2}, {2'd0}};

assign trunc_ln105_fu_458_p1 = count_simd_fu_110[5:0];

assign trunc_ln124_fu_496_p1 = k_y_1_fu_490_p2[1:0];

assign trunc_ln128_1_fu_510_p1 = ofm_x_fu_90[3:0];

assign trunc_ln128_fu_506_p1 = k_x_fu_102[3:0];

assign trunc_ln98_fu_462_p1 = current_block_write_1_fu_106[1:0];

assign zext_ln110_fu_838_p1 = reg_323;

assign zext_ln129_fu_534_p1 = current_line_in_block_fu_528_p2;

assign zext_ln156_fu_830_p1 = reg_323;

endmodule //BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5
