Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Mon Aug 26 00:31:21 2019
| Host         : DESKTOP-254I58R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CanMaster_timing_summary_routed.rpt -pb CanMaster_timing_summary_routed.pb -rpx CanMaster_timing_summary_routed.rpx -warn_on_violation
| Design       : CanMaster
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.959      -57.374                     12                  760        0.183        0.000                      0                  760        2.000        0.000                       0                   338  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_wiz/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 62.500}       125.000         8.000           
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          
sys_clk_pin           {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      115.309        0.000                      0                  749        0.183        0.000                      0                  749       62.000        0.000                       0                   323  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  
sys_clk_pin                 2.585        0.000                      0                    6        0.236        0.000                      0                    6        3.500        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -7.959      -35.833                      5                    5        2.186        0.000                      0                    5  
clk_out1_clk_wiz_0  sys_clk_pin              -3.703      -21.541                      7                    7        0.524        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      115.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             115.309ns  (required time - arrival time)
  Source:                 BSP/transmitBitStuffingCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/var_CalculatedCrc_reg[12]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.200ns (13.462%)  route 7.714ns (86.538%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.678ns = ( 122.322 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.095ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.755    -2.095    BSP/clk_out1
    SLICE_X43Y10         FDRE                                         r  BSP/transmitBitStuffingCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.639 r  BSP/transmitBitStuffingCounter_reg[17]/Q
                         net (fo=4, routed)           1.098    -0.541    BSP/transmitBitStuffingCounter_reg_n_0_[17]
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124    -0.417 r  BSP/FSM_sequential_transmitFrameEnum[2]_i_6/O
                         net (fo=1, routed)           0.302    -0.115    BSP/FSM_sequential_transmitFrameEnum[2]_i_6_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I4_O)        0.124     0.009 r  BSP/FSM_sequential_transmitFrameEnum[2]_i_3/O
                         net (fo=5, routed)           1.041     1.050    BSP/FSM_sequential_transmitFrameEnum[2]_i_3_n_0
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.124     1.174 f  BSP/FSM_sequential_transmitFrameEnum[2]_i_2/O
                         net (fo=45, routed)          2.791     3.965    BSP/BTL/transmitBitStuffingCounter_reg[0]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     4.089 f  BSP/BTL/FSM_sequential_transmitFrameEnum[3]_i_5/O
                         net (fo=2, routed)           0.349     4.438    BSP/BTL/FSM_sequential_transmitFrameEnum[3]_i_5_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.562 r  BSP/BTL/var_CalculatedCrc[14]__0_i_1/O
                         net (fo=16, routed)          1.031     5.593    BSP/BTL/FSM_sequential_transmitFrameEnum_reg[0]_1
    SLICE_X35Y13         LUT4 (Prop_lut4_I3_O)        0.124     5.717 r  BSP/BTL/var_CalculatedCrc[13]__0_i_1/O
                         net (fo=8, routed)           1.102     6.819    BSP/BTL_n_35
    SLICE_X38Y12         FDRE                                         r  BSP/var_CalculatedCrc_reg[12]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.574   122.322    BSP/clk_out1
    SLICE_X38Y12         FDRE                                         r  BSP/var_CalculatedCrc_reg[12]__0/C
                         clock pessimism              0.517   122.839    
                         clock uncertainty           -0.186   122.653    
    SLICE_X38Y12         FDRE (Setup_fdre_C_R)       -0.524   122.129    BSP/var_CalculatedCrc_reg[12]__0
  -------------------------------------------------------------------
                         required time                        122.129    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                115.309    

Slack (MET) :             115.340ns  (required time - arrival time)
  Source:                 BSP/transmitBitStuffingCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitPackageCounter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 1.200ns (13.455%)  route 7.718ns (86.545%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.681ns = ( 122.319 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.095ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.755    -2.095    BSP/clk_out1
    SLICE_X43Y10         FDRE                                         r  BSP/transmitBitStuffingCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.639 r  BSP/transmitBitStuffingCounter_reg[17]/Q
                         net (fo=4, routed)           1.098    -0.541    BSP/transmitBitStuffingCounter_reg_n_0_[17]
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124    -0.417 r  BSP/FSM_sequential_transmitFrameEnum[2]_i_6/O
                         net (fo=1, routed)           0.302    -0.115    BSP/FSM_sequential_transmitFrameEnum[2]_i_6_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I4_O)        0.124     0.009 r  BSP/FSM_sequential_transmitFrameEnum[2]_i_3/O
                         net (fo=5, routed)           1.041     1.050    BSP/FSM_sequential_transmitFrameEnum[2]_i_3_n_0
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.124     1.174 f  BSP/FSM_sequential_transmitFrameEnum[2]_i_2/O
                         net (fo=45, routed)          2.110     3.284    BSP/BTL/transmitBitStuffingCounter_reg[0]
    SLICE_X42Y15         LUT6 (Prop_lut6_I1_O)        0.124     3.408 r  BSP/BTL/transmitPackageCounter[3]_i_4/O
                         net (fo=1, routed)           0.466     3.874    BSP/BTL/transmitPackageCounter[3]_i_4_n_0
    SLICE_X42Y15         LUT5 (Prop_lut5_I4_O)        0.124     3.998 r  BSP/BTL/transmitPackageCounter[3]_i_1/O
                         net (fo=33, routed)          1.188     5.186    BSP/BTL/FSM_sequential_transmitFrameEnum_reg[0]_0
    SLICE_X39Y14         LUT5 (Prop_lut5_I0_O)        0.124     5.310 r  BSP/BTL/transmitPackageCounter[31]_i_1/O
                         net (fo=28, routed)          1.513     6.823    BSP/BTL_n_2
    SLICE_X42Y17         FDRE                                         r  BSP/transmitPackageCounter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.571   122.319    BSP/clk_out1
    SLICE_X42Y17         FDRE                                         r  BSP/transmitPackageCounter_reg[21]/C
                         clock pessimism              0.555   122.874    
                         clock uncertainty           -0.186   122.688    
    SLICE_X42Y17         FDRE (Setup_fdre_C_R)       -0.524   122.164    BSP/transmitPackageCounter_reg[21]
  -------------------------------------------------------------------
                         required time                        122.164    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                115.340    

Slack (MET) :             115.449ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.877ns  (logic 2.119ns (23.869%)  route 6.758ns (76.131%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.750    -2.100    BSP/clk_out1
    SLICE_X38Y13         FDRE                                         r  BSP/transmitPackageCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.582 f  BSP/transmitPackageCounter_reg[8]/Q
                         net (fo=4, routed)           1.261    -0.321    BSP/transmitPackageCounter_reg_n_0_[8]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124    -0.197 f  BSP/transmitPackageCounter[3]_i_23/O
                         net (fo=1, routed)           0.404     0.207    BSP/transmitPackageCounter[3]_i_23_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.124     0.331 r  BSP/transmitPackageCounter[3]_i_15/O
                         net (fo=5, routed)           1.306     1.638    BSP/transmitPackageCounter[3]_i_15_n_0
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     1.762 r  BSP/transmitPackageCounter[3]_i_8/O
                         net (fo=20, routed)          0.439     2.201    BSP/transmitPackageCounter[3]_i_8_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.325 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.325    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.752 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.968     3.719    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.306     4.025 r  BSP/var_CalculatedCrc[14]__0_i_10/O
                         net (fo=2, routed)           0.607     4.632    BSP/var_CalculatedCrc[14]__0_i_10_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I3_O)        0.124     4.756 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           0.306     5.063    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.187 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.303     5.490    BSP/BTL/transmitBitStuffingCounter_reg[31]_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.614 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.164     6.777    BSP/BTL_n_0
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[10]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X40Y9          FDRE (Setup_fdre_C_R)       -0.429   122.227    BSP/transmitBitStuffingCounter_reg[10]
  -------------------------------------------------------------------
                         required time                        122.227    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                115.449    

Slack (MET) :             115.449ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.877ns  (logic 2.119ns (23.869%)  route 6.758ns (76.131%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.750    -2.100    BSP/clk_out1
    SLICE_X38Y13         FDRE                                         r  BSP/transmitPackageCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.582 f  BSP/transmitPackageCounter_reg[8]/Q
                         net (fo=4, routed)           1.261    -0.321    BSP/transmitPackageCounter_reg_n_0_[8]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124    -0.197 f  BSP/transmitPackageCounter[3]_i_23/O
                         net (fo=1, routed)           0.404     0.207    BSP/transmitPackageCounter[3]_i_23_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.124     0.331 r  BSP/transmitPackageCounter[3]_i_15/O
                         net (fo=5, routed)           1.306     1.638    BSP/transmitPackageCounter[3]_i_15_n_0
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     1.762 r  BSP/transmitPackageCounter[3]_i_8/O
                         net (fo=20, routed)          0.439     2.201    BSP/transmitPackageCounter[3]_i_8_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.325 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.325    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.752 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.968     3.719    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.306     4.025 r  BSP/var_CalculatedCrc[14]__0_i_10/O
                         net (fo=2, routed)           0.607     4.632    BSP/var_CalculatedCrc[14]__0_i_10_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I3_O)        0.124     4.756 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           0.306     5.063    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.187 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.303     5.490    BSP/BTL/transmitBitStuffingCounter_reg[31]_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.614 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.164     6.777    BSP/BTL_n_0
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[11]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X40Y9          FDRE (Setup_fdre_C_R)       -0.429   122.227    BSP/transmitBitStuffingCounter_reg[11]
  -------------------------------------------------------------------
                         required time                        122.227    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                115.449    

Slack (MET) :             115.449ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.877ns  (logic 2.119ns (23.869%)  route 6.758ns (76.131%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.750    -2.100    BSP/clk_out1
    SLICE_X38Y13         FDRE                                         r  BSP/transmitPackageCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.582 f  BSP/transmitPackageCounter_reg[8]/Q
                         net (fo=4, routed)           1.261    -0.321    BSP/transmitPackageCounter_reg_n_0_[8]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124    -0.197 f  BSP/transmitPackageCounter[3]_i_23/O
                         net (fo=1, routed)           0.404     0.207    BSP/transmitPackageCounter[3]_i_23_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.124     0.331 r  BSP/transmitPackageCounter[3]_i_15/O
                         net (fo=5, routed)           1.306     1.638    BSP/transmitPackageCounter[3]_i_15_n_0
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     1.762 r  BSP/transmitPackageCounter[3]_i_8/O
                         net (fo=20, routed)          0.439     2.201    BSP/transmitPackageCounter[3]_i_8_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.325 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.325    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.752 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.968     3.719    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.306     4.025 r  BSP/var_CalculatedCrc[14]__0_i_10/O
                         net (fo=2, routed)           0.607     4.632    BSP/var_CalculatedCrc[14]__0_i_10_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I3_O)        0.124     4.756 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           0.306     5.063    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.187 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.303     5.490    BSP/BTL/transmitBitStuffingCounter_reg[31]_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.614 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.164     6.777    BSP/BTL_n_0
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[13]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X40Y9          FDRE (Setup_fdre_C_R)       -0.429   122.227    BSP/transmitBitStuffingCounter_reg[13]
  -------------------------------------------------------------------
                         required time                        122.227    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                115.449    

Slack (MET) :             115.449ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.877ns  (logic 2.119ns (23.869%)  route 6.758ns (76.131%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.750    -2.100    BSP/clk_out1
    SLICE_X38Y13         FDRE                                         r  BSP/transmitPackageCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.582 f  BSP/transmitPackageCounter_reg[8]/Q
                         net (fo=4, routed)           1.261    -0.321    BSP/transmitPackageCounter_reg_n_0_[8]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124    -0.197 f  BSP/transmitPackageCounter[3]_i_23/O
                         net (fo=1, routed)           0.404     0.207    BSP/transmitPackageCounter[3]_i_23_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.124     0.331 r  BSP/transmitPackageCounter[3]_i_15/O
                         net (fo=5, routed)           1.306     1.638    BSP/transmitPackageCounter[3]_i_15_n_0
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     1.762 r  BSP/transmitPackageCounter[3]_i_8/O
                         net (fo=20, routed)          0.439     2.201    BSP/transmitPackageCounter[3]_i_8_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.325 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.325    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.752 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.968     3.719    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.306     4.025 r  BSP/var_CalculatedCrc[14]__0_i_10/O
                         net (fo=2, routed)           0.607     4.632    BSP/var_CalculatedCrc[14]__0_i_10_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I3_O)        0.124     4.756 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           0.306     5.063    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.187 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.303     5.490    BSP/BTL/transmitBitStuffingCounter_reg[31]_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.614 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.164     6.777    BSP/BTL_n_0
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[15]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X40Y9          FDRE (Setup_fdre_C_R)       -0.429   122.227    BSP/transmitBitStuffingCounter_reg[15]
  -------------------------------------------------------------------
                         required time                        122.227    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                115.449    

Slack (MET) :             115.449ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.877ns  (logic 2.119ns (23.869%)  route 6.758ns (76.131%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.750    -2.100    BSP/clk_out1
    SLICE_X38Y13         FDRE                                         r  BSP/transmitPackageCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.582 f  BSP/transmitPackageCounter_reg[8]/Q
                         net (fo=4, routed)           1.261    -0.321    BSP/transmitPackageCounter_reg_n_0_[8]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124    -0.197 f  BSP/transmitPackageCounter[3]_i_23/O
                         net (fo=1, routed)           0.404     0.207    BSP/transmitPackageCounter[3]_i_23_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.124     0.331 r  BSP/transmitPackageCounter[3]_i_15/O
                         net (fo=5, routed)           1.306     1.638    BSP/transmitPackageCounter[3]_i_15_n_0
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     1.762 r  BSP/transmitPackageCounter[3]_i_8/O
                         net (fo=20, routed)          0.439     2.201    BSP/transmitPackageCounter[3]_i_8_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.325 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.325    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.752 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.968     3.719    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.306     4.025 r  BSP/var_CalculatedCrc[14]__0_i_10/O
                         net (fo=2, routed)           0.607     4.632    BSP/var_CalculatedCrc[14]__0_i_10_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I3_O)        0.124     4.756 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           0.306     5.063    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.187 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.303     5.490    BSP/BTL/transmitBitStuffingCounter_reg[31]_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.614 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.164     6.777    BSP/BTL_n_0
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[3]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X40Y9          FDRE (Setup_fdre_C_R)       -0.429   122.227    BSP/transmitBitStuffingCounter_reg[3]
  -------------------------------------------------------------------
                         required time                        122.227    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                115.449    

Slack (MET) :             115.449ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.877ns  (logic 2.119ns (23.869%)  route 6.758ns (76.131%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.750    -2.100    BSP/clk_out1
    SLICE_X38Y13         FDRE                                         r  BSP/transmitPackageCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.582 f  BSP/transmitPackageCounter_reg[8]/Q
                         net (fo=4, routed)           1.261    -0.321    BSP/transmitPackageCounter_reg_n_0_[8]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124    -0.197 f  BSP/transmitPackageCounter[3]_i_23/O
                         net (fo=1, routed)           0.404     0.207    BSP/transmitPackageCounter[3]_i_23_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.124     0.331 r  BSP/transmitPackageCounter[3]_i_15/O
                         net (fo=5, routed)           1.306     1.638    BSP/transmitPackageCounter[3]_i_15_n_0
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     1.762 r  BSP/transmitPackageCounter[3]_i_8/O
                         net (fo=20, routed)          0.439     2.201    BSP/transmitPackageCounter[3]_i_8_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.325 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.325    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.752 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.968     3.719    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.306     4.025 r  BSP/var_CalculatedCrc[14]__0_i_10/O
                         net (fo=2, routed)           0.607     4.632    BSP/var_CalculatedCrc[14]__0_i_10_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I3_O)        0.124     4.756 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           0.306     5.063    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.187 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.303     5.490    BSP/BTL/transmitBitStuffingCounter_reg[31]_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.614 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.164     6.777    BSP/BTL_n_0
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[6]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X40Y9          FDRE (Setup_fdre_C_R)       -0.429   122.227    BSP/transmitBitStuffingCounter_reg[6]
  -------------------------------------------------------------------
                         required time                        122.227    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                115.449    

Slack (MET) :             115.449ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.877ns  (logic 2.119ns (23.869%)  route 6.758ns (76.131%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.750    -2.100    BSP/clk_out1
    SLICE_X38Y13         FDRE                                         r  BSP/transmitPackageCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.582 f  BSP/transmitPackageCounter_reg[8]/Q
                         net (fo=4, routed)           1.261    -0.321    BSP/transmitPackageCounter_reg_n_0_[8]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124    -0.197 f  BSP/transmitPackageCounter[3]_i_23/O
                         net (fo=1, routed)           0.404     0.207    BSP/transmitPackageCounter[3]_i_23_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.124     0.331 r  BSP/transmitPackageCounter[3]_i_15/O
                         net (fo=5, routed)           1.306     1.638    BSP/transmitPackageCounter[3]_i_15_n_0
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     1.762 r  BSP/transmitPackageCounter[3]_i_8/O
                         net (fo=20, routed)          0.439     2.201    BSP/transmitPackageCounter[3]_i_8_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.325 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.325    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.752 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.968     3.719    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.306     4.025 r  BSP/var_CalculatedCrc[14]__0_i_10/O
                         net (fo=2, routed)           0.607     4.632    BSP/var_CalculatedCrc[14]__0_i_10_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I3_O)        0.124     4.756 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           0.306     5.063    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.187 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.303     5.490    BSP/BTL/transmitBitStuffingCounter_reg[31]_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.614 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.164     6.777    BSP/BTL_n_0
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[7]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X40Y9          FDRE (Setup_fdre_C_R)       -0.429   122.227    BSP/transmitBitStuffingCounter_reg[7]
  -------------------------------------------------------------------
                         required time                        122.227    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                115.449    

Slack (MET) :             115.449ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.877ns  (logic 2.119ns (23.869%)  route 6.758ns (76.131%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 122.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.100ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.750    -2.100    BSP/clk_out1
    SLICE_X38Y13         FDRE                                         r  BSP/transmitPackageCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.582 f  BSP/transmitPackageCounter_reg[8]/Q
                         net (fo=4, routed)           1.261    -0.321    BSP/transmitPackageCounter_reg_n_0_[8]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124    -0.197 f  BSP/transmitPackageCounter[3]_i_23/O
                         net (fo=1, routed)           0.404     0.207    BSP/transmitPackageCounter[3]_i_23_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.124     0.331 r  BSP/transmitPackageCounter[3]_i_15/O
                         net (fo=5, routed)           1.306     1.638    BSP/transmitPackageCounter[3]_i_15_n_0
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     1.762 r  BSP/transmitPackageCounter[3]_i_8/O
                         net (fo=20, routed)          0.439     2.201    BSP/transmitPackageCounter[3]_i_8_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.325 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.325    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.752 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.968     3.719    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.306     4.025 r  BSP/var_CalculatedCrc[14]__0_i_10/O
                         net (fo=2, routed)           0.607     4.632    BSP/var_CalculatedCrc[14]__0_i_10_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I3_O)        0.124     4.756 r  BSP/var_CalculatedCrc[14]__0_i_9/O
                         net (fo=3, routed)           0.306     5.063    BSP/var_CalculatedCrc[14]__0_i_9_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.187 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.303     5.490    BSP/BTL/transmitBitStuffingCounter_reg[31]_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.614 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.164     6.777    BSP/BTL_n_0
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.577   122.325    BSP/clk_out1
    SLICE_X40Y9          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[8]/C
                         clock pessimism              0.517   122.842    
                         clock uncertainty           -0.186   122.656    
    SLICE_X40Y9          FDRE (Setup_fdre_C_R)       -0.429   122.227    BSP/transmitBitStuffingCounter_reg[8]
  -------------------------------------------------------------------
                         required time                        122.227    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                115.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 BSP/var_CalculatedCrc_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/var_CalculatedCrc_reg[9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.433%)  route 0.128ns (47.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.588    -0.732    BSP/clk_out1
    SLICE_X37Y13         FDRE                                         r  BSP/var_CalculatedCrc_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  BSP/var_CalculatedCrc_reg[8]__0/Q
                         net (fo=3, routed)           0.128    -0.463    BSP/var_CalculatedCrc_reg[8]__0_n_0
    SLICE_X37Y12         FDRE                                         r  BSP/var_CalculatedCrc_reg[9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.857    -1.153    BSP/clk_out1
    SLICE_X37Y12         FDRE                                         r  BSP/var_CalculatedCrc_reg[9]__0/C
                         clock pessimism              0.437    -0.716    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.070    -0.646    BSP/var_CalculatedCrc_reg[9]__0
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 BSP/var_CalculatedCrc_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/var_CalculatedCrc_reg[11]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.588    -0.732    BSP/clk_out1
    SLICE_X37Y13         FDRE                                         r  BSP/var_CalculatedCrc_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  BSP/var_CalculatedCrc_reg[10]__0/Q
                         net (fo=3, routed)           0.128    -0.463    BSP/var_CalculatedCrc_reg[10]__0_n_0
    SLICE_X37Y12         FDRE                                         r  BSP/var_CalculatedCrc_reg[11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.857    -1.153    BSP/clk_out1
    SLICE_X37Y12         FDRE                                         r  BSP/var_CalculatedCrc_reg[11]__0/C
                         clock pessimism              0.437    -0.716    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.070    -0.646    BSP/var_CalculatedCrc_reg[11]__0
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 BSP/sig_TxBitTransmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/BTL/sig_TxPin_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.607%)  route 0.121ns (39.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.590    -0.730    BSP/clk_out1
    SLICE_X36Y11         FDRE                                         r  BSP/sig_TxBitTransmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.589 r  BSP/sig_TxBitTransmit_reg/Q
                         net (fo=2, routed)           0.121    -0.468    BSP/BTL/sig_TxPin_reg_2
    SLICE_X37Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.423 r  BSP/BTL/sig_TxPin_i_3/O
                         net (fo=1, routed)           0.000    -0.423    BSP/BTL/sig_TxPin_i_3_n_0
    SLICE_X37Y10         FDSE                                         r  BSP/BTL/sig_TxPin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.859    -1.151    BSP/BTL/clk_out1
    SLICE_X37Y10         FDSE                                         r  BSP/BTL/sig_TxPin_reg/C
                         clock pessimism              0.437    -0.714    
    SLICE_X37Y10         FDSE (Hold_fdse_C_D)         0.091    -0.623    BSP/BTL/sig_TxPin_reg
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 BSP/var_CalculatedCrc_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/var_CalculatedCrc_reg[10]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.589    -0.731    BSP/clk_out1
    SLICE_X37Y12         FDRE                                         r  BSP/var_CalculatedCrc_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.590 r  BSP/var_CalculatedCrc_reg[9]__0/Q
                         net (fo=3, routed)           0.130    -0.459    BSP/var_CalculatedCrc_reg[9]__0_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I3_O)        0.045    -0.414 r  BSP/var_CalculatedCrc[10]__0_i_1/O
                         net (fo=1, routed)           0.000    -0.414    BSP/var_CalculatedCrc[10]__0_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  BSP/var_CalculatedCrc_reg[10]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.856    -1.154    BSP/clk_out1
    SLICE_X37Y13         FDRE                                         r  BSP/var_CalculatedCrc_reg[10]__0/C
                         clock pessimism              0.437    -0.717    
    SLICE_X37Y13         FDRE (Hold_fdre_C_D)         0.091    -0.626    BSP/var_CalculatedCrc_reg[10]__0
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 BSP/var_CalculatedCrc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/var_CalculatedCrc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.519%)  route 0.078ns (25.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.564    -0.756    BSP/clk_out1
    SLICE_X26Y9          FDRE                                         r  BSP/var_CalculatedCrc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.628 r  BSP/var_CalculatedCrc_reg[13]/Q
                         net (fo=2, routed)           0.078    -0.550    BSP/BTL/var_CalculatedCrc_reg[3][13]
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.099    -0.451 r  BSP/BTL/var_CalculatedCrc[14]_i_2/O
                         net (fo=1, routed)           0.000    -0.451    BSP/BTL_n_51
    SLICE_X26Y9          FDRE                                         r  BSP/var_CalculatedCrc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.832    -1.178    BSP/clk_out1
    SLICE_X26Y9          FDRE                                         r  BSP/var_CalculatedCrc_reg[14]/C
                         clock pessimism              0.422    -0.756    
    SLICE_X26Y9          FDRE (Hold_fdre_C_D)         0.091    -0.665    BSP/var_CalculatedCrc_reg[14]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 BSP/FSM_sequential_transmitFrameEnum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/var_CalculatedCrc_reg[8]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.374%)  route 0.133ns (41.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.588    -0.732    BSP/clk_out1
    SLICE_X36Y13         FDRE                                         r  BSP/FSM_sequential_transmitFrameEnum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  BSP/FSM_sequential_transmitFrameEnum_reg[2]/Q
                         net (fo=89, routed)          0.133    -0.458    BSP/transmitFrameEnum__0[2]
    SLICE_X37Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.413 r  BSP/var_CalculatedCrc[8]__0_i_1/O
                         net (fo=1, routed)           0.000    -0.413    BSP/var_CalculatedCrc[8]__0_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  BSP/var_CalculatedCrc_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.856    -1.154    BSP/clk_out1
    SLICE_X37Y13         FDRE                                         r  BSP/var_CalculatedCrc_reg[8]__0/C
                         clock pessimism              0.435    -0.719    
    SLICE_X37Y13         FDRE (Hold_fdre_C_D)         0.092    -0.627    BSP/var_CalculatedCrc_reg[8]__0
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 BSP/receivedCrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/receivedCrc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.177ns
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.565    -0.755    BSP/clk_out1
    SLICE_X27Y6          FDRE                                         r  BSP/receivedCrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.614 r  BSP/receivedCrc_reg[7]/Q
                         net (fo=2, routed)           0.122    -0.492    BSP/BTL/receivedCrc[7]
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.447 r  BSP/BTL/receivedCrc[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.447    BSP/BTL_n_31
    SLICE_X27Y6          FDRE                                         r  BSP/receivedCrc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.833    -1.177    BSP/clk_out1
    SLICE_X27Y6          FDRE                                         r  BSP/receivedCrc_reg[7]/C
                         clock pessimism              0.422    -0.755    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.092    -0.663    BSP/receivedCrc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 BSP/var_CalculatedCrc_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/var_CalculatedCrc_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.180ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.561    -0.759    BSP/clk_out1
    SLICE_X35Y13         FDRE                                         r  BSP/var_CalculatedCrc_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.618 r  BSP/var_CalculatedCrc_reg[4]__0/Q
                         net (fo=2, routed)           0.151    -0.467    BSP/var_CalculatedCrc_reg[4]__0_n_0
    SLICE_X35Y12         FDRE                                         r  BSP/var_CalculatedCrc_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.830    -1.180    BSP/clk_out1
    SLICE_X35Y12         FDRE                                         r  BSP/var_CalculatedCrc_reg[5]__0/C
                         clock pessimism              0.437    -0.743    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.051    -0.692    BSP/var_CalculatedCrc_reg[5]__0
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 BSP/sig_TxBitTransmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/sig_TxBitTransmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.542%)  route 0.132ns (41.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.590    -0.730    BSP/clk_out1
    SLICE_X36Y11         FDRE                                         r  BSP/sig_TxBitTransmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.589 r  BSP/sig_TxBitTransmit_reg/Q
                         net (fo=2, routed)           0.132    -0.457    BSP/BTL/sig_TxPin_reg_2
    SLICE_X36Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.412 r  BSP/BTL/sig_TxBitTransmit_i_1/O
                         net (fo=1, routed)           0.000    -0.412    BSP/BTL_n_104
    SLICE_X36Y11         FDRE                                         r  BSP/sig_TxBitTransmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.859    -1.151    BSP/clk_out1
    SLICE_X36Y11         FDRE                                         r  BSP/sig_TxBitTransmit_reg/C
                         clock pessimism              0.421    -0.730    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.092    -0.638    BSP/sig_TxBitTransmit_reg
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 BSP/BTL/sig_write_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/BTL/sig_write_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.530%)  route 0.132ns (41.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.590    -0.730    BSP/BTL/clk_out1
    SLICE_X36Y10         FDRE                                         r  BSP/BTL/sig_write_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.589 r  BSP/BTL/sig_write_valid_reg/Q
                         net (fo=13, routed)          0.132    -0.457    BSP/BTL/sig_write_valid
    SLICE_X36Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.412 r  BSP/BTL/sig_write_valid_i_1/O
                         net (fo=1, routed)           0.000    -0.412    BSP/BTL/sig_write_valid_i_1_n_0
    SLICE_X36Y10         FDRE                                         r  BSP/BTL/sig_write_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.859    -1.151    BSP/BTL/clk_out1
    SLICE_X36Y10         FDRE                                         r  BSP/BTL/sig_write_valid_reg/C
                         clock pessimism              0.421    -0.730    
    SLICE_X36Y10         FDRE (Hold_fdre_C_D)         0.092    -0.638    BSP/BTL/sig_write_valid_reg
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         125.000     124.000    SLICE_X37Y10     BSP/BTL/sig_TxPin_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X35Y10     BSP/BTL/sig_read_valid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X35Y5      BSP/BTL/timeQuantaCounter_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X35Y5      BSP/BTL/timeQuantaCounter_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X35Y5      BSP/BTL/timeQuantaCounter_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X35Y1      BSP/BTL/timeQuantaCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X35Y6      BSP/BTL/timeQuantaCounter_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X35Y6      BSP/BTL/timeQuantaCounter_reg[21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X35Y10     BSP/BTL/sig_read_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X26Y12     BSP/bitStuffingCounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X26Y12     BSP/bitStuffingCounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X26Y12     BSP/bitStuffingCounter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X26Y12     BSP/bitStuffingCounter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X32Y17     BSP/receiveDataByteCounter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X32Y17     BSP/receiveDataByteCounter_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X32Y18     BSP/receiveDataByteCounter_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X32Y18     BSP/receiveDataByteCounter_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X32Y18     BSP/receiveDataByteCounter_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X35Y5      BSP/BTL/timeQuantaCounter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X35Y5      BSP/BTL/timeQuantaCounter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X35Y5      BSP/BTL/timeQuantaCounter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X35Y6      BSP/BTL/timeQuantaCounter_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X35Y6      BSP/BTL/timeQuantaCounter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X35Y6      BSP/BTL/timeQuantaCounter_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X35Y6      BSP/BTL/timeQuantaCounter_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X35Y7      BSP/BTL/timeQuantaCounter_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X35Y7      BSP/BTL/timeQuantaCounter_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X26Y12     BSP/bitStuffingCounter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 beforeSw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][3][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 0.704ns (14.246%)  route 4.238ns (85.754%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 11.548 - 8.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.568     4.059    sys_clock_IBUF
    SLICE_X36Y16         FDRE                                         r  beforeSw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     4.515 r  beforeSw_reg[0]/Q
                         net (fo=1, routed)           0.510     5.025    beforeSw[0]
    SLICE_X36Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.149 r  sig_transmitPackage[Data][3][0]_i_2/O
                         net (fo=2, routed)           0.544     5.693    BSP/sig_transmitPackage_reg[Data][0][0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I0_O)        0.124     5.817 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           3.185     9.001    sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y20         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.127    11.548    sys_clock_IBUF
    SLICE_X35Y20         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/C
                         clock pessimism              0.279    11.827    
                         clock uncertainty           -0.035    11.792    
    SLICE_X35Y20         FDRE (Setup_fdre_C_CE)      -0.205    11.587    sig_transmitPackage_reg[Data][3][0]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 beforeSw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 0.704ns (13.948%)  route 4.343ns (86.052%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 11.682 - 8.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.568     4.059    sys_clock_IBUF
    SLICE_X36Y16         FDRE                                         r  beforeSw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     4.515 r  beforeSw_reg[0]/Q
                         net (fo=1, routed)           0.510     5.025    beforeSw[0]
    SLICE_X36Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.149 r  sig_transmitPackage[Data][3][0]_i_2/O
                         net (fo=2, routed)           0.544     5.693    BSP/sig_transmitPackage_reg[Data][0][0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I0_O)        0.124     5.817 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           3.290     9.107    sig_transmitPackage_reg[Data][3]0
    SLICE_X33Y16         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.261    11.682    sys_clock_IBUF
    SLICE_X33Y16         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/C
                         clock pessimism              0.279    11.961    
                         clock uncertainty           -0.035    11.926    
    SLICE_X33Y16         FDRE (Setup_fdre_C_CE)      -0.205    11.721    sig_transmitPackage_reg[Data][1][0]
  -------------------------------------------------------------------
                         required time                         11.721    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 beforeSw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitOrder_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.828ns (15.432%)  route 4.537ns (84.568%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 11.695 - 8.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.568     4.059    sys_clock_IBUF
    SLICE_X36Y16         FDRE                                         r  beforeSw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     4.515 r  beforeSw_reg[0]/Q
                         net (fo=1, routed)           0.510     5.025    beforeSw[0]
    SLICE_X36Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.149 r  sig_transmitPackage[Data][3][0]_i_2/O
                         net (fo=2, routed)           0.544     5.693    BSP/sig_transmitPackage_reg[Data][0][0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I0_O)        0.124     5.817 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           3.484     9.301    BSP/sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y15         LUT4 (Prop_lut4_I1_O)        0.124     9.425 r  BSP/sig_transmitOrder_i_1/O
                         net (fo=1, routed)           0.000     9.425    BSP_n_0
    SLICE_X35Y15         FDRE                                         r  sig_transmitOrder_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.274    11.695    sys_clock_IBUF
    SLICE_X35Y15         FDRE                                         r  sig_transmitOrder_reg/C
                         clock pessimism              0.373    12.067    
                         clock uncertainty           -0.035    12.032    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.029    12.061    sig_transmitOrder_reg
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 beforeSw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.704ns (14.933%)  route 4.010ns (85.067%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 11.429 - 8.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.568     4.059    sys_clock_IBUF
    SLICE_X36Y16         FDRE                                         r  beforeSw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     4.515 r  beforeSw_reg[0]/Q
                         net (fo=1, routed)           0.510     5.025    beforeSw[0]
    SLICE_X36Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.149 r  sig_transmitPackage[Data][3][0]_i_2/O
                         net (fo=2, routed)           0.544     5.693    BSP/sig_transmitPackage_reg[Data][0][0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I0_O)        0.124     5.817 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.957     8.774    sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.008    11.429    sys_clock_IBUF
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/C
                         clock pessimism              0.279    11.708    
                         clock uncertainty           -0.035    11.673    
    SLICE_X35Y18         FDRE (Setup_fdre_C_CE)      -0.205    11.468    sig_transmitPackage_reg[Data][0][0]
  -------------------------------------------------------------------
                         required time                         11.468    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 beforeSw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.704ns (14.933%)  route 4.010ns (85.067%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 11.429 - 8.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.568     4.059    sys_clock_IBUF
    SLICE_X36Y16         FDRE                                         r  beforeSw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     4.515 r  beforeSw_reg[0]/Q
                         net (fo=1, routed)           0.510     5.025    beforeSw[0]
    SLICE_X36Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.149 r  sig_transmitPackage[Data][3][0]_i_2/O
                         net (fo=2, routed)           0.544     5.693    BSP/sig_transmitPackage_reg[Data][0][0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I0_O)        0.124     5.817 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.957     8.774    sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.008    11.429    sys_clock_IBUF
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
                         clock pessimism              0.279    11.708    
                         clock uncertainty           -0.035    11.673    
    SLICE_X35Y18         FDRE (Setup_fdre_C_CE)      -0.205    11.468    sig_transmitPackage_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                         11.468    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 beforeSw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.704ns (32.745%)  route 1.446ns (67.255%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 11.866 - 8.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.568     4.059    sys_clock_IBUF
    SLICE_X36Y16         FDRE                                         r  beforeSw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     4.515 r  beforeSw_reg[0]/Q
                         net (fo=1, routed)           0.510     5.025    beforeSw[0]
    SLICE_X36Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.149 r  sig_transmitPackage[Data][3][0]_i_2/O
                         net (fo=2, routed)           0.936     6.085    BSP/sig_transmitPackage_reg[Data][0][0]
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  BSP/led0_i_1/O
                         net (fo=1, routed)           0.000     6.209    BSP_n_3
    SLICE_X34Y7          FDRE                                         r  led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.445    11.866    sys_clock_IBUF
    SLICE_X34Y7          FDRE                                         r  led0_reg/C
                         clock pessimism              0.373    12.239    
                         clock uncertainty           -0.035    12.203    
    SLICE_X34Y7          FDRE (Setup_fdre_C_D)        0.081    12.284    led0_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                  6.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 beforeSw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.227ns (45.911%)  route 0.267ns (54.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.113     1.372    sys_clock_IBUF
    SLICE_X35Y15         FDRE                                         r  beforeSw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.128     1.500 r  beforeSw_reg[3]/Q
                         net (fo=2, routed)           0.267     1.768    BSP/Q[0]
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.099     1.867 r  BSP/led0_i_1/O
                         net (fo=1, routed)           0.000     1.867    BSP_n_3
    SLICE_X34Y7          FDRE                                         r  led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.395     1.842    sys_clock_IBUF
    SLICE_X34Y7          FDRE                                         r  led0_reg/C
                         clock pessimism             -0.333     1.510    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.121     1.631    led0_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 sig_transmitITPrev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitOrder_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.226ns (61.426%)  route 0.142ns (38.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.113     1.372    sys_clock_IBUF
    SLICE_X35Y15         FDRE                                         r  sig_transmitITPrev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.128     1.500 r  sig_transmitITPrev_reg/Q
                         net (fo=1, routed)           0.142     1.642    BSP/sig_transmitITPrev
    SLICE_X35Y15         LUT4 (Prop_lut4_I2_O)        0.098     1.740 r  BSP/sig_transmitOrder_i_1/O
                         net (fo=1, routed)           0.000     1.740    BSP_n_0
    SLICE_X35Y15         FDRE                                         r  sig_transmitOrder_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.295     1.742    sys_clock_IBUF
    SLICE_X35Y15         FDRE                                         r  sig_transmitOrder_reg/C
                         clock pessimism             -0.370     1.372    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.091     1.463    sig_transmitOrder_reg
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 sig_transmitOrder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.186ns (9.149%)  route 1.847ns (90.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.113     1.372    sys_clock_IBUF
    SLICE_X35Y15         FDRE                                         r  sig_transmitOrder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.513 f  sig_transmitOrder_reg/Q
                         net (fo=5, routed)           0.173     1.686    BSP/transmitOrder
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.731 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           1.674     3.405    sig_transmitPackage_reg[Data][3]0
    SLICE_X33Y16         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.315     1.763    sys_clock_IBUF
    SLICE_X33Y16         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/C
                         clock pessimism             -0.291     1.472    
    SLICE_X33Y16         FDRE (Hold_fdre_C_CE)       -0.039     1.433    sig_transmitPackage_reg[Data][1][0]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.988ns  (arrival time - required time)
  Source:                 sig_transmitOrder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][3][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.186ns (9.458%)  route 1.781ns (90.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.113     1.372    sys_clock_IBUF
    SLICE_X35Y15         FDRE                                         r  sig_transmitOrder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.513 f  sig_transmitOrder_reg/Q
                         net (fo=5, routed)           0.173     1.686    BSP/transmitOrder
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.731 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           1.608     3.339    sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y20         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.233     1.681    sys_clock_IBUF
    SLICE_X35Y20         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/C
                         clock pessimism             -0.291     1.390    
    SLICE_X35Y20         FDRE (Hold_fdre_C_CE)       -0.039     1.351    sig_transmitPackage_reg[Data][3][0]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.001ns  (arrival time - required time)
  Source:                 sig_transmitOrder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.186ns (9.738%)  route 1.724ns (90.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.113     1.372    sys_clock_IBUF
    SLICE_X35Y15         FDRE                                         r  sig_transmitOrder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.513 f  sig_transmitOrder_reg/Q
                         net (fo=5, routed)           0.173     1.686    BSP/transmitOrder
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.731 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           1.551     3.282    sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.163     1.611    sys_clock_IBUF
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/C
                         clock pessimism             -0.291     1.320    
    SLICE_X35Y18         FDRE (Hold_fdre_C_CE)       -0.039     1.281    sig_transmitPackage_reg[Data][0][0]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.001ns  (arrival time - required time)
  Source:                 sig_transmitOrder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.186ns (9.738%)  route 1.724ns (90.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.113     1.372    sys_clock_IBUF
    SLICE_X35Y15         FDRE                                         r  sig_transmitOrder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.513 f  sig_transmitOrder_reg/Q
                         net (fo=5, routed)           0.173     1.686    BSP/transmitOrder
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.731 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           1.551     3.282    sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.163     1.611    sys_clock_IBUF
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
                         clock pessimism             -0.291     1.320    
    SLICE_X35Y18         FDRE (Hold_fdre_C_CE)       -0.039     1.281    sig_transmitPackage_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  2.001    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y16  beforeSw_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y16  beforeSw_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y16  beforeSw_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y15  beforeSw_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y7   led0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y15  sig_transmitITPrev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y15  sig_transmitOrder_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y18  sig_transmitPackage_reg[Data][0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y16  sig_transmitPackage_reg[Data][1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y18  sig_transmitPackage_reg[Data][2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y15  beforeSw_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y15  sig_transmitITPrev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y15  sig_transmitOrder_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y16  beforeSw_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y16  beforeSw_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y16  beforeSw_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y16  sig_transmitPackage_reg[Data][1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y20  sig_transmitPackage_reg[Data][3][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y20  sig_transmitPackage_reg[Data][3][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y15  beforeSw_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y7   led0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y16  beforeSw_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y16  beforeSw_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y16  beforeSw_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y15  beforeSw_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y7   led0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y15  sig_transmitITPrev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y15  sig_transmitOrder_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y18  sig_transmitPackage_reg[Data][0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y16  sig_transmitPackage_reg[Data][1][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -7.959ns,  Total Violation      -35.833ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.959ns  (required time - arrival time)
  Source:                 sig_transmitOrder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/startTransmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        1.698ns  (logic 0.704ns (41.451%)  route 0.994ns (58.549%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.755ns = ( 622.245 - 625.000 ) 
    Source Clock Delay      (SCD):    4.155ns = ( 628.155 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.664   628.155    sys_clock_IBUF
    SLICE_X35Y15         FDRE                                         r  sig_transmitOrder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.456   628.611 r  sig_transmitOrder_reg/Q
                         net (fo=5, routed)           0.528   629.140    BSP/transmitOrder
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.124   629.264 r  BSP/startTransmit_i_2/O
                         net (fo=1, routed)           0.466   629.730    BSP/BTL/startTransmit
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.124   629.854 r  BSP/BTL/startTransmit_i_1/O
                         net (fo=1, routed)           0.000   629.854    BSP/BTL_n_96
    SLICE_X34Y15         FDRE                                         r  BSP/startTransmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.497   622.245    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/startTransmit_reg/C
                         clock pessimism              0.000   622.245    
                         clock uncertainty           -0.429   621.816    
    SLICE_X34Y15         FDRE (Setup_fdre_C_D)        0.079   621.895    BSP/startTransmit_reg
  -------------------------------------------------------------------
                         required time                        621.895    
                         arrival time                        -629.854    
  -------------------------------------------------------------------
                         slack                                 -7.959    

Slack (VIOLATED) :        -7.156ns  (required time - arrival time)
  Source:                 sig_transmitPackage_reg[Data][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -6.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.755ns = ( 622.245 - 625.000 ) 
    Source Clock Delay      (SCD):    4.145ns = ( 628.145 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.653   628.145    sys_clock_IBUF
    SLICE_X33Y16         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.456   628.601 r  sig_transmitPackage_reg[Data][1][0]/Q
                         net (fo=1, routed)           0.331   628.932    BSP/transmitPackage[Data][1][0]
    SLICE_X33Y15         FDRE                                         r  BSP/transmitFrame_reg[Data][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.497   622.245    BSP/clk_out1
    SLICE_X33Y15         FDRE                                         r  BSP/transmitFrame_reg[Data][1][0]/C
                         clock pessimism              0.000   622.245    
                         clock uncertainty           -0.429   621.816    
    SLICE_X33Y15         FDRE (Setup_fdre_C_D)       -0.040   621.776    BSP/transmitFrame_reg[Data][1][0]
  -------------------------------------------------------------------
                         required time                        621.776    
                         arrival time                        -628.932    
  -------------------------------------------------------------------
                         slack                                 -7.156    

Slack (VIOLATED) :        -7.002ns  (required time - arrival time)
  Source:                 sig_transmitPackage_reg[Data][3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -6.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.760ns = ( 622.240 - 625.000 ) 
    Source Clock Delay      (SCD):    3.985ns = ( 627.985 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.493   627.985    sys_clock_IBUF
    SLICE_X35Y20         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.456   628.441 r  sig_transmitPackage_reg[Data][3][0]/Q
                         net (fo=1, routed)           0.331   628.772    BSP/transmitPackage[Data][3][0]
    SLICE_X35Y19         FDRE                                         r  BSP/transmitFrame_reg[Data][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.492   622.240    BSP/clk_out1
    SLICE_X35Y19         FDRE                                         r  BSP/transmitFrame_reg[Data][3][0]/C
                         clock pessimism              0.000   622.240    
                         clock uncertainty           -0.429   621.811    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)       -0.040   621.771    BSP/transmitFrame_reg[Data][3][0]
  -------------------------------------------------------------------
                         required time                        621.771    
                         arrival time                        -628.772    
  -------------------------------------------------------------------
                         slack                                 -7.002    

Slack (VIOLATED) :        -6.859ns  (required time - arrival time)
  Source:                 sig_transmitPackage_reg[Data][0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -6.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.757ns = ( 622.243 - 625.000 ) 
    Source Clock Delay      (SCD):    3.843ns = ( 627.843 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.351   627.843    sys_clock_IBUF
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.456   628.299 r  sig_transmitPackage_reg[Data][0][0]/Q
                         net (fo=1, routed)           0.331   628.630    BSP/transmitPackage[Data][0][0]
    SLICE_X35Y17         FDRE                                         r  BSP/transmitFrame_reg[Data][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.495   622.243    BSP/clk_out1
    SLICE_X35Y17         FDRE                                         r  BSP/transmitFrame_reg[Data][0][0]/C
                         clock pessimism              0.000   622.243    
                         clock uncertainty           -0.429   621.814    
    SLICE_X35Y17         FDRE (Setup_fdre_C_D)       -0.043   621.771    BSP/transmitFrame_reg[Data][0][0]
  -------------------------------------------------------------------
                         required time                        621.771    
                         arrival time                        -628.630    
  -------------------------------------------------------------------
                         slack                                 -6.859    

Slack (VIOLATED) :        -6.856ns  (required time - arrival time)
  Source:                 sig_transmitPackage_reg[Data][2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -6.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.757ns = ( 622.243 - 625.000 ) 
    Source Clock Delay      (SCD):    3.843ns = ( 627.843 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.351   627.843    sys_clock_IBUF
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.456   628.299 r  sig_transmitPackage_reg[Data][2][0]/Q
                         net (fo=1, routed)           0.331   628.630    BSP/transmitPackage[Data][2][0]
    SLICE_X35Y17         FDRE                                         r  BSP/transmitFrame_reg[Data][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.495   622.243    BSP/clk_out1
    SLICE_X35Y17         FDRE                                         r  BSP/transmitFrame_reg[Data][2][0]/C
                         clock pessimism              0.000   622.243    
                         clock uncertainty           -0.429   621.814    
    SLICE_X35Y17         FDRE (Setup_fdre_C_D)       -0.040   621.774    BSP/transmitFrame_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                        621.773    
                         arrival time                        -628.630    
  -------------------------------------------------------------------
                         slack                                 -6.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.186ns  (arrival time - required time)
  Source:                 sig_transmitPackage_reg[Data][2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -2.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.998     1.258    sys_clock_IBUF
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.399 r  sig_transmitPackage_reg[Data][2][0]/Q
                         net (fo=1, routed)           0.110     1.509    BSP/transmitPackage[Data][2][0]
    SLICE_X35Y17         FDRE                                         r  BSP/transmitFrame_reg[Data][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.826    -1.184    BSP/clk_out1
    SLICE_X35Y17         FDRE                                         r  BSP/transmitFrame_reg[Data][2][0]/C
                         clock pessimism              0.000    -1.184    
                         clock uncertainty            0.429    -0.755    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.078    -0.677    BSP/transmitFrame_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.188ns  (arrival time - required time)
  Source:                 sig_transmitPackage_reg[Data][0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -2.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.998     1.258    sys_clock_IBUF
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.399 r  sig_transmitPackage_reg[Data][0][0]/Q
                         net (fo=1, routed)           0.110     1.509    BSP/transmitPackage[Data][0][0]
    SLICE_X35Y17         FDRE                                         r  BSP/transmitFrame_reg[Data][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.826    -1.184    BSP/clk_out1
    SLICE_X35Y17         FDRE                                         r  BSP/transmitFrame_reg[Data][0][0]/C
                         clock pessimism              0.000    -1.184    
                         clock uncertainty            0.429    -0.755    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.076    -0.679    BSP/transmitFrame_reg[Data][0][0]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.248ns  (arrival time - required time)
  Source:                 sig_transmitPackage_reg[Data][3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -2.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.058     1.318    sys_clock_IBUF
    SLICE_X35Y20         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.459 r  sig_transmitPackage_reg[Data][3][0]/Q
                         net (fo=1, routed)           0.110     1.569    BSP/transmitPackage[Data][3][0]
    SLICE_X35Y19         FDRE                                         r  BSP/transmitFrame_reg[Data][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.824    -1.186    BSP/clk_out1
    SLICE_X35Y19         FDRE                                         r  BSP/transmitFrame_reg[Data][3][0]/C
                         clock pessimism              0.000    -1.186    
                         clock uncertainty            0.429    -0.757    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.078    -0.679    BSP/transmitFrame_reg[Data][3][0]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.314ns  (arrival time - required time)
  Source:                 sig_transmitPackage_reg[Data][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.127     1.387    sys_clock_IBUF
    SLICE_X33Y16         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.528 r  sig_transmitPackage_reg[Data][1][0]/Q
                         net (fo=1, routed)           0.110     1.638    BSP/transmitPackage[Data][1][0]
    SLICE_X33Y15         FDRE                                         r  BSP/transmitFrame_reg[Data][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.827    -1.183    BSP/clk_out1
    SLICE_X33Y15         FDRE                                         r  BSP/transmitFrame_reg[Data][1][0]/C
                         clock pessimism              0.000    -1.183    
                         clock uncertainty            0.429    -0.754    
    SLICE_X33Y15         FDRE (Hold_fdre_C_D)         0.078    -0.676    BSP/transmitFrame_reg[Data][1][0]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.510ns  (arrival time - required time)
  Source:                 sig_transmitOrder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/startTransmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.231ns (45.655%)  route 0.275ns (54.345%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.113     1.372    sys_clock_IBUF
    SLICE_X35Y15         FDRE                                         r  sig_transmitOrder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.513 r  sig_transmitOrder_reg/Q
                         net (fo=5, routed)           0.141     1.654    BSP/BTL/transmitOrder
    SLICE_X35Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.699 r  BSP/BTL/startTransmit_i_4/O
                         net (fo=1, routed)           0.134     1.833    BSP/BTL/startTransmit_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.878 r  BSP/BTL/startTransmit_i_1/O
                         net (fo=1, routed)           0.000     1.878    BSP/BTL_n_96
    SLICE_X34Y15         FDRE                                         r  BSP/startTransmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         0.828    -1.182    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/startTransmit_reg/C
                         clock pessimism              0.000    -1.182    
                         clock uncertainty            0.429    -0.753    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.121    -0.632    BSP/startTransmit_reg
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  2.510    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack       -3.703ns,  Total Violation      -21.541ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.703ns  (required time - arrival time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        10.401ns  (logic 0.642ns (6.172%)  route 9.759ns (93.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 379.866 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 372.820 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.670   372.820    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518   373.338 r  BSP/sig_receiving_reg/Q
                         net (fo=8, routed)           9.759   383.097    BSP/receiving
    SLICE_X34Y7          LUT6 (Prop_lut6_I4_O)        0.124   383.221 r  BSP/led0_i_1/O
                         net (fo=1, routed)           0.000   383.221    BSP_n_3
    SLICE_X34Y7          FDRE                                         r  led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.445   379.866    sys_clock_IBUF
    SLICE_X34Y7          FDRE                                         r  led0_reg/C
                         clock pessimism              0.000   379.866    
                         clock uncertainty           -0.429   379.437    
    SLICE_X34Y7          FDRE (Setup_fdre_C_D)        0.081   379.518    led0_reg
  -------------------------------------------------------------------
                         required time                        379.518    
                         arrival time                        -383.221    
  -------------------------------------------------------------------
                         slack                                 -3.703    

Slack (VIOLATED) :        -3.406ns  (required time - arrival time)
  Source:                 BSP/sig_transmitIT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitITPrev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        9.790ns  (logic 0.518ns (5.291%)  route 9.272ns (94.709%))
  Logic Levels:           0  
  Clock Path Skew:        5.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 379.695 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 372.820 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.670   372.820    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/sig_transmitIT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518   373.338 r  BSP/sig_transmitIT_reg/Q
                         net (fo=3, routed)           9.272   382.610    sig_transmitIT
    SLICE_X35Y15         FDRE                                         r  sig_transmitITPrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.274   379.695    sys_clock_IBUF
    SLICE_X35Y15         FDRE                                         r  sig_transmitITPrev_reg/C
                         clock pessimism              0.000   379.695    
                         clock uncertainty           -0.429   379.266    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)       -0.062   379.204    sig_transmitITPrev_reg
  -------------------------------------------------------------------
                         required time                        379.204    
                         arrival time                        -382.610    
  -------------------------------------------------------------------
                         slack                                 -3.406    

Slack (VIOLATED) :        -2.970ns  (required time - arrival time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitOrder_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        9.445ns  (logic 0.766ns (8.111%)  route 8.679ns (91.889%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 379.695 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 372.820 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.670   372.820    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518   373.338 f  BSP/sig_receiving_reg/Q
                         net (fo=8, routed)           5.194   378.532    BSP/receiving
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.124   378.656 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           3.484   382.141    BSP/sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y15         LUT4 (Prop_lut4_I1_O)        0.124   382.265 r  BSP/sig_transmitOrder_i_1/O
                         net (fo=1, routed)           0.000   382.265    BSP_n_0
    SLICE_X35Y15         FDRE                                         r  sig_transmitOrder_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.274   379.695    sys_clock_IBUF
    SLICE_X35Y15         FDRE                                         r  sig_transmitOrder_reg/C
                         clock pessimism              0.000   379.695    
                         clock uncertainty           -0.429   379.266    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.029   379.295    sig_transmitOrder_reg
  -------------------------------------------------------------------
                         required time                        379.295    
                         arrival time                        -382.265    
  -------------------------------------------------------------------
                         slack                                 -2.970    

Slack (VIOLATED) :        -2.927ns  (required time - arrival time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][3][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        9.021ns  (logic 0.642ns (7.117%)  route 8.379ns (92.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 379.548 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 372.820 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.670   372.820    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518   373.338 f  BSP/sig_receiving_reg/Q
                         net (fo=8, routed)           5.194   378.532    BSP/receiving
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.124   378.656 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           3.185   381.841    sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y20         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.127   379.548    sys_clock_IBUF
    SLICE_X35Y20         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/C
                         clock pessimism              0.000   379.548    
                         clock uncertainty           -0.429   379.119    
    SLICE_X35Y20         FDRE (Setup_fdre_C_CE)      -0.205   378.914    sig_transmitPackage_reg[Data][3][0]
  -------------------------------------------------------------------
                         required time                        378.914    
                         arrival time                        -381.841    
  -------------------------------------------------------------------
                         slack                                 -2.927    

Slack (VIOLATED) :        -2.898ns  (required time - arrival time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        9.126ns  (logic 0.642ns (7.034%)  route 8.484ns (92.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 379.682 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 372.820 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.670   372.820    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518   373.338 f  BSP/sig_receiving_reg/Q
                         net (fo=8, routed)           5.194   378.532    BSP/receiving
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.124   378.656 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           3.290   381.947    sig_transmitPackage_reg[Data][3]0
    SLICE_X33Y16         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.261   379.682    sys_clock_IBUF
    SLICE_X33Y16         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/C
                         clock pessimism              0.000   379.682    
                         clock uncertainty           -0.429   379.253    
    SLICE_X33Y16         FDRE (Setup_fdre_C_CE)      -0.205   379.048    sig_transmitPackage_reg[Data][1][0]
  -------------------------------------------------------------------
                         required time                        379.048    
                         arrival time                        -381.946    
  -------------------------------------------------------------------
                         slack                                 -2.898    

Slack (VIOLATED) :        -2.818ns  (required time - arrival time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        8.793ns  (logic 0.642ns (7.301%)  route 8.151ns (92.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 379.429 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 372.820 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.670   372.820    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518   373.338 f  BSP/sig_receiving_reg/Q
                         net (fo=8, routed)           5.194   378.532    BSP/receiving
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.124   378.656 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.957   381.613    sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.008   379.429    sys_clock_IBUF
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/C
                         clock pessimism              0.000   379.429    
                         clock uncertainty           -0.429   379.000    
    SLICE_X35Y18         FDRE (Setup_fdre_C_CE)      -0.205   378.795    sig_transmitPackage_reg[Data][0][0]
  -------------------------------------------------------------------
                         required time                        378.795    
                         arrival time                        -381.613    
  -------------------------------------------------------------------
                         slack                                 -2.818    

Slack (VIOLATED) :        -2.818ns  (required time - arrival time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        8.793ns  (logic 0.642ns (7.301%)  route 8.151ns (92.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 379.429 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 372.820 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.670   372.820    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518   373.338 f  BSP/sig_receiving_reg/Q
                         net (fo=8, routed)           5.194   378.532    BSP/receiving
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.124   378.656 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.957   381.613    sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.008   379.429    sys_clock_IBUF
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
                         clock pessimism              0.000   379.429    
                         clock uncertainty           -0.429   379.000    
    SLICE_X35Y18         FDRE (Setup_fdre_C_CE)      -0.205   378.795    sig_transmitPackage_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                        378.795    
                         arrival time                        -381.613    
  -------------------------------------------------------------------
                         slack                                 -2.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 BSP/sig_transmitIT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitOrder_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 0.518ns (6.369%)  route 7.615ns (93.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        6.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns
    Source Clock Delay      (SCD):    -2.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.497    -2.755    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/sig_transmitIT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.418    -2.337 f  BSP/sig_transmitIT_reg/Q
                         net (fo=3, routed)           7.615     5.277    BSP/sig_transmitIT
    SLICE_X35Y15         LUT4 (Prop_lut4_I3_O)        0.100     5.377 r  BSP/sig_transmitOrder_i_1/O
                         net (fo=1, routed)           0.000     5.377    BSP_n_0
    SLICE_X35Y15         FDRE                                         r  sig_transmitOrder_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.664     4.155    sys_clock_IBUF
    SLICE_X35Y15         FDRE                                         r  sig_transmitOrder_reg/C
                         clock pessimism              0.000     4.155    
                         clock uncertainty            0.429     4.585    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.269     4.854    sig_transmitOrder_reg
  -------------------------------------------------------------------
                         required time                         -4.854    
                         arrival time                           5.377    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 0.518ns (6.557%)  route 7.382ns (93.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.145ns
    Source Clock Delay      (SCD):    -2.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.497    -2.755    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.418    -2.337 f  BSP/sig_receiving_reg/Q
                         net (fo=8, routed)           4.521     2.184    BSP/receiving
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.100     2.284 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.861     5.145    sig_transmitPackage_reg[Data][3]0
    SLICE_X33Y16         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.653     4.145    sys_clock_IBUF
    SLICE_X33Y16         FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/C
                         clock pessimism              0.000     4.145    
                         clock uncertainty            0.429     4.574    
    SLICE_X33Y16         FDRE (Hold_fdre_C_CE)       -0.045     4.529    sig_transmitPackage_reg[Data][1][0]
  -------------------------------------------------------------------
                         required time                         -4.529    
                         arrival time                           5.145    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.618ns  (logic 0.518ns (6.799%)  route 7.100ns (93.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    -2.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.497    -2.755    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.418    -2.337 f  BSP/sig_receiving_reg/Q
                         net (fo=8, routed)           4.521     2.184    BSP/receiving
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.100     2.284 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.579     4.863    sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.351     3.843    sys_clock_IBUF
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/C
                         clock pessimism              0.000     3.843    
                         clock uncertainty            0.429     4.272    
    SLICE_X35Y18         FDRE (Hold_fdre_C_CE)       -0.045     4.227    sig_transmitPackage_reg[Data][0][0]
  -------------------------------------------------------------------
                         required time                         -4.227    
                         arrival time                           4.863    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.618ns  (logic 0.518ns (6.799%)  route 7.100ns (93.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    -2.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.497    -2.755    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.418    -2.337 f  BSP/sig_receiving_reg/Q
                         net (fo=8, routed)           4.521     2.184    BSP/receiving
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.100     2.284 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.579     4.863    sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.351     3.843    sys_clock_IBUF
    SLICE_X35Y18         FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
                         clock pessimism              0.000     3.843    
                         clock uncertainty            0.429     4.272    
    SLICE_X35Y18         FDRE (Hold_fdre_C_CE)       -0.045     4.227    sig_transmitPackage_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                         -4.227    
                         arrival time                           4.863    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][3][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 0.518ns (6.640%)  route 7.283ns (93.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    -2.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.497    -2.755    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.418    -2.337 f  BSP/sig_receiving_reg/Q
                         net (fo=8, routed)           4.521     2.184    BSP/receiving
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.100     2.284 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.762     5.046    sig_transmitPackage_reg[Data][3]0
    SLICE_X35Y20         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.493     3.985    sys_clock_IBUF
    SLICE_X35Y20         FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/C
                         clock pessimism              0.000     3.985    
                         clock uncertainty            0.429     4.414    
    SLICE_X35Y20         FDRE (Hold_fdre_C_CE)       -0.045     4.369    sig_transmitPackage_reg[Data][3][0]
  -------------------------------------------------------------------
                         required time                         -4.369    
                         arrival time                           5.046    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 BSP/sig_transmitIT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitITPrev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 0.418ns (4.908%)  route 8.098ns (95.092%))
  Logic Levels:           0  
  Clock Path Skew:        6.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns
    Source Clock Delay      (SCD):    -2.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.497    -2.755    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/sig_transmitIT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.418    -2.337 r  BSP/sig_transmitIT_reg/Q
                         net (fo=3, routed)           8.098     5.760    sig_transmitIT
    SLICE_X35Y15         FDRE                                         r  sig_transmitITPrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.664     4.155    sys_clock_IBUF
    SLICE_X35Y15         FDRE                                         r  sig_transmitITPrev_reg/C
                         clock pessimism              0.000     4.155    
                         clock uncertainty            0.429     4.585    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.179     4.764    sig_transmitITPrev_reg
  -------------------------------------------------------------------
                         required time                         -4.764    
                         arrival time                           5.760    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.518ns (5.762%)  route 8.472ns (94.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        7.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    -2.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=321, routed)         1.497    -2.755    BSP/clk_out1
    SLICE_X34Y15         FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.418    -2.337 r  BSP/sig_receiving_reg/Q
                         net (fo=8, routed)           8.472     6.135    BSP/receiving
    SLICE_X34Y7          LUT6 (Prop_lut6_I4_O)        0.100     6.235 r  BSP/led0_i_1/O
                         net (fo=1, routed)           0.000     6.235    BSP_n_3
    SLICE_X34Y7          FDRE                                         r  led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=12, routed)          2.868     4.360    sys_clock_IBUF
    SLICE_X34Y7          FDRE                                         r  led0_reg/C
                         clock pessimism              0.000     4.360    
                         clock uncertainty            0.429     4.789    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.333     5.122    led0_reg
  -------------------------------------------------------------------
                         required time                         -5.122    
                         arrival time                           6.235    
  -------------------------------------------------------------------
                         slack                                  1.113    





