INFO:sim:172 - Generating IP...
Resolving generics for 'DDS'...
Applying external generics to 'DDS'...
Delivering associated files for 'DDS'...
Generating implementation netlist for 'DDS'...
INFO:sim - Pre-processing HDL files for 'DDS'...
Running synthesis for 'DDS'
Running ngcbuild...
Writing VHO instantiation template for 'DDS'...
Writing VHDL behavioral simulation model for 'DDS'...
Delivered 2 files into directory C:/FIL/JTAG/DSM_SIM/ipcore_dir/tmp/_cg/DDS
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'DDS'...
Generating metadata file...
Generating ISE project...
XCO file found: DDS.xco
XMDF file found: DDS_xmdf.tcl
Adding C:/FIL/JTAG/DSM_SIM/ipcore_dir/tmp/_cg/DDS.asy -view all -origin_type
imported
Adding C:/FIL/JTAG/DSM_SIM/ipcore_dir/tmp/_cg/DDS.ngc -view all -origin_type
created
Checking file "C:/FIL/JTAG/DSM_SIM/ipcore_dir/tmp/_cg/DDS.ngc" for project
device match ...
File "C:/FIL/JTAG/DSM_SIM/ipcore_dir/tmp/_cg/DDS.ngc" device information matches
project device.
Adding C:/FIL/JTAG/DSM_SIM/ipcore_dir/tmp/_cg/DDS.sym -view all -origin_type
imported
Adding C:/FIL/JTAG/DSM_SIM/ipcore_dir/tmp/_cg/DDS.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/FIL/JTAG/DSM_SIM/ipcore_dir/tmp/_cg/DDS.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/FIL/JTAG/DSM_SIM/ipcore_dir/tmp/_cg/DDS.vho -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/DDS"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'DDS'.
