# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do eD_FF.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:19 on Nov 04,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 20:51:20 on Nov 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:20 on Nov 04,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 20:51:20 on Nov 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work eD_FF_testbench 
# Start time: 20:51:20 on Nov 04,2021
# Loading sv_std.std
# Loading work.eD_FF_testbench
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft95412r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft95412r
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./eD_FF.sv(42)
#    Time: 1450 ps  Iteration: 1  Instance: /eD_FF_testbench
# Break in Module eD_FF_testbench at ./eD_FF.sv line 42
do regfile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:40 on Nov 04,2021
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 20:51:40 on Nov 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:40 on Nov 04,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 20:51:40 on Nov 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:40 on Nov 04,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 20:51:40 on Nov 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:40 on Nov 04,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 20:51:40 on Nov 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:40 on Nov 04,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 20:51:41 on Nov 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:41 on Nov 04,2021
# vlog -reportprogress 300 ./mux32_1_64x.sv 
# -- Compiling module mux32_1_64x
# -- Compiling module mux32_1_64x_testbench
# 
# Top level modules:
# 	mux32_1_64x_testbench
# End time: 20:51:41 on Nov 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:41 on Nov 04,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:51:41 on Nov 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:41 on Nov 04,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 20:51:41 on Nov 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:41 on Nov 04,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:51:41 on Nov 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:41 on Nov 04,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 20:51:41 on Nov 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:41 on Nov 04,2021
# vlog -reportprogress 300 ./edecoder2_4.sv 
# -- Compiling module edecoder2_4
# -- Compiling module edecoder2_4_testbench
# 
# Top level modules:
# 	edecoder2_4_testbench
# End time: 20:51:41 on Nov 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:41 on Nov 04,2021
# vlog -reportprogress 300 ./edecoder3_8.sv 
# -- Compiling module edecoder3_8
# -- Compiling module edecoder3_8_testbench
# 
# Top level modules:
# 	edecoder3_8_testbench
# End time: 20:51:41 on Nov 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:41 on Nov 04,2021
# vlog -reportprogress 300 ./edecoder5_32.sv 
# -- Compiling module edecoder5_32
# -- Compiling module edecoder5_32_testbench
# 
# Top level modules:
# 	edecoder5_32_testbench
# End time: 20:51:41 on Nov 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:51:43 on Nov 04,2021, Elapsed time: 0:00:23
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work regfile_testbench 
# Start time: 20:51:43 on Nov 04,2021
# Loading sv_std.std
# Loading work.regfile_testbench
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.register64
# Loading work.mux32_1_64x
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: Design size of 11827 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftigmfrx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftigmfrx
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    2.50 ns Attempting overwrite of register 31, which should always be 0
#    7.50 ns Writing pattern to all registers.
#  317.50 ns Checking pattern.
# ** Note: $stop    : ./regfile.sv(90)
#    Time: 477500 ps  Iteration: 1  Instance: /regfile_testbench
# Break in Module regfile_testbench at ./regfile.sv line 90
# End time: 20:53:19 on Nov 04,2021, Elapsed time: 0:01:36
# Errors: 0, Warnings: 3
