
*** Running vivado
    with args -log assign4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source assign4.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source assign4.tcl -notrace
Command: synth_design -top assign4 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12214 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1081.789 ; gain = 159.086 ; free physical = 3752 ; free virtual = 14058
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:437]
INFO: [Synth 8-3491] module 'M4_1E_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:64' bound to instance 'XLXI_1' of component 'M4_1E_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:513]
INFO: [Synth 8-638] synthesizing module 'M4_1E_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:79]
INFO: [Synth 8-226] default block is never used [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:88]
INFO: [Synth 8-256] done synthesizing module 'M4_1E_HXILINX_assign4' (1#1) [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:79]
INFO: [Synth 8-3491] module 'M4_1E_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:64' bound to instance 'XLXI_3' of component 'M4_1E_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:523]
INFO: [Synth 8-3491] module 'M4_1E_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:64' bound to instance 'XLXI_4' of component 'M4_1E_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:533]
INFO: [Synth 8-3491] module 'M4_1E_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:64' bound to instance 'XLXI_5' of component 'M4_1E_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:543]
INFO: [Synth 8-3491] module 'symbol3' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:134' bound to instance 'XLXI_13' of component 'symbol3' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:553]
INFO: [Synth 8-638] synthesizing module 'symbol3' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:148]
INFO: [Synth 8-3491] module 'D4_16E_HXILINX_symbol3' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:26' bound to instance 'XLXI_1' of component 'D4_16E_HXILINX_symbol3' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:225]
INFO: [Synth 8-638] synthesizing module 'D4_16E_HXILINX_symbol3' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:54]
INFO: [Synth 8-226] default block is never used [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:64]
INFO: [Synth 8-256] done synthesizing module 'D4_16E_HXILINX_symbol3' (2#1) [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:54]
INFO: [Synth 8-3491] module 'OR4' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25596' bound to instance 'XLXI_3' of component 'OR4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:248]
INFO: [Synth 8-638] synthesizing module 'OR4' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25596]
INFO: [Synth 8-256] done synthesizing module 'OR4' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25596]
INFO: [Synth 8-3491] module 'OR6_HXILINX_symbol3' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:109' bound to instance 'XLXI_4' of component 'OR6_HXILINX_symbol3' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:255]
INFO: [Synth 8-638] synthesizing module 'OR6_HXILINX_symbol3' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:123]
INFO: [Synth 8-256] done synthesizing module 'OR6_HXILINX_symbol3' (4#1) [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:123]
INFO: [Synth 8-3491] module 'OR4' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25596' bound to instance 'XLXI_5' of component 'OR4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:264]
INFO: [Synth 8-3491] module 'OR5' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25661' bound to instance 'XLXI_6' of component 'OR5' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:271]
INFO: [Synth 8-638] synthesizing module 'OR5' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25661]
INFO: [Synth 8-256] done synthesizing module 'OR5' (5#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25661]
INFO: [Synth 8-3491] module 'OR6_HXILINX_symbol3' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:109' bound to instance 'XLXI_7' of component 'OR6_HXILINX_symbol3' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:279]
INFO: [Synth 8-3491] module 'OR5' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25661' bound to instance 'XLXI_8' of component 'OR5' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:288]
INFO: [Synth 8-3491] module 'OR4' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25596' bound to instance 'XLXI_9' of component 'OR4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:296]
INFO: [Synth 8-256] done synthesizing module 'symbol3' (6#1) [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/symbol3.vhf:148]
INFO: [Synth 8-3491] module 'D2_4E_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:103' bound to instance 'XLXI_15' of component 'D2_4E_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:566]
INFO: [Synth 8-638] synthesizing module 'D2_4E_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:117]
INFO: [Synth 8-226] default block is never used [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:127]
INFO: [Synth 8-256] done synthesizing module 'D2_4E_HXILINX_assign4' (7#1) [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:117]
INFO: [Synth 8-3491] module 'timingcircuit_MUSER_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:150' bound to instance 'XLXI_18' of component 'timingcircuit_MUSER_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:575]
INFO: [Synth 8-638] synthesizing module 'timingcircuit_MUSER_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:156]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_65' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:225]
INFO: [Synth 8-638] synthesizing module 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:40]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FTC_HXILINX_assign4' (8#1) [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:40]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_66' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:231]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_67' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:237]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_68' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:243]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_69' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:249]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_70' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:255]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_71' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:261]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_72' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:267]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_73' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:273]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_74' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:279]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_75' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:285]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_76' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:291]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_77' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:297]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_78' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:303]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_79' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:309]
INFO: [Synth 8-3491] module 'FTC_HXILINX_assign4' declared at '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:27' bound to instance 'XLXI_80' of component 'FTC_HXILINX_assign4' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:315]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_82' of component 'AND2' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:321]
INFO: [Synth 8-638] synthesizing module 'AND2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (9#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_83' of component 'AND2' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:326]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_84' of component 'AND2' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:331]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_85' of component 'AND2' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:336]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_86' of component 'AND2' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:341]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_87' of component 'AND2' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:346]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_88' of component 'AND2' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:351]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_89' of component 'AND2' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:356]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_90' of component 'AND2' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:361]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_91' of component 'AND2' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:366]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_92' of component 'AND2' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:371]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_93' of component 'AND2' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:376]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_94' of component 'AND2' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:381]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_95' of component 'AND2' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:386]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_96' of component 'AND2' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:391]
INFO: [Synth 8-256] done synthesizing module 'timingcircuit_MUSER_assign4' (10#1) [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:156]
INFO: [Synth 8-3491] module 'INV' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255' bound to instance 'XLXI_19' of component 'INV' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:580]
INFO: [Synth 8-638] synthesizing module 'INV' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255]
INFO: [Synth 8-256] done synthesizing module 'INV' (11#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255]
INFO: [Synth 8-3491] module 'INV' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255' bound to instance 'XLXI_20' of component 'INV' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:584]
INFO: [Synth 8-3491] module 'INV' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255' bound to instance 'XLXI_21' of component 'INV' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:588]
INFO: [Synth 8-3491] module 'INV' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255' bound to instance 'XLXI_22' of component 'INV' [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:592]
INFO: [Synth 8-256] done synthesizing module 'assign4' (12#1) [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/sources_1/imports/Desktop/assign4.vhf:437]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.258 ; gain = 199.555 ; free physical = 3709 ; free virtual = 14016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.258 ; gain = 199.555 ; free physical = 3708 ; free virtual = 14016
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/constrs_1/imports/Desktop/Basysassign4.xdc]
Finished Parsing XDC File [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/constrs_1/imports/Desktop/Basysassign4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.srcs/constrs_1/imports/Desktop/Basysassign4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/assign4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/assign4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  AND2 => LUT2: 15 instances
  INV => LUT1: 4 instances
  OR4 => LUT4: 3 instances
  OR5 => LUT5: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1450.715 ; gain = 0.000 ; free physical = 3504 ; free virtual = 13854
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1450.715 ; gain = 528.012 ; free physical = 3503 ; free virtual = 13853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1450.715 ; gain = 528.012 ; free physical = 3503 ; free virtual = 13854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1450.715 ; gain = 528.012 ; free physical = 3503 ; free virtual = 13854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1450.715 ; gain = 528.012 ; free physical = 3487 ; free virtual = 13838
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module M4_1E_HXILINX_assign4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module D2_4E_HXILINX_assign4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module FTC_HXILINX_assign4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1450.715 ; gain = 528.012 ; free physical = 3469 ; free virtual = 13821
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.715 ; gain = 528.012 ; free physical = 3434 ; free virtual = 13793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.715 ; gain = 528.012 ; free physical = 3434 ; free virtual = 13793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.715 ; gain = 528.012 ; free physical = 3417 ; free virtual = 13776
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.715 ; gain = 528.012 ; free physical = 3416 ; free virtual = 13776
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.715 ; gain = 528.012 ; free physical = 3416 ; free virtual = 13776
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.715 ; gain = 528.012 ; free physical = 3416 ; free virtual = 13776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.715 ; gain = 528.012 ; free physical = 3416 ; free virtual = 13776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.715 ; gain = 528.012 ; free physical = 3416 ; free virtual = 13775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.715 ; gain = 528.012 ; free physical = 3416 ; free virtual = 13775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |AND2 |    15|
|2     |BUFG |     1|
|3     |INV  |     4|
|4     |LUT1 |     1|
|5     |LUT2 |    19|
|6     |LUT4 |    14|
|7     |LUT6 |     4|
|8     |OR4  |     3|
|9     |OR5  |     2|
|10    |FDRE |    16|
|11    |IBUF |    17|
|12    |OBUF |    11|
+------+-----+------+

Report Instance Areas: 
+------+------------+----------------------------+------+
|      |Instance    |Module                      |Cells |
+------+------------+----------------------------+------+
|1     |top         |                            |   107|
|2     |  XLXI_13   |symbol3                     |     5|
|3     |  XLXI_18   |timingcircuit_MUSER_assign4 |    69|
|4     |    XLXI_65 |FTC_HXILINX_assign4         |     2|
|5     |    XLXI_66 |FTC_HXILINX_assign4_0       |     2|
|6     |    XLXI_67 |FTC_HXILINX_assign4_1       |     2|
|7     |    XLXI_68 |FTC_HXILINX_assign4_2       |     2|
|8     |    XLXI_69 |FTC_HXILINX_assign4_3       |     2|
|9     |    XLXI_70 |FTC_HXILINX_assign4_4       |     2|
|10    |    XLXI_71 |FTC_HXILINX_assign4_5       |     2|
|11    |    XLXI_72 |FTC_HXILINX_assign4_6       |     2|
|12    |    XLXI_73 |FTC_HXILINX_assign4_7       |     2|
|13    |    XLXI_74 |FTC_HXILINX_assign4_8       |     2|
|14    |    XLXI_75 |FTC_HXILINX_assign4_9       |     2|
|15    |    XLXI_76 |FTC_HXILINX_assign4_10      |     2|
|16    |    XLXI_77 |FTC_HXILINX_assign4_11      |     2|
|17    |    XLXI_78 |FTC_HXILINX_assign4_12      |     2|
|18    |    XLXI_79 |FTC_HXILINX_assign4_13      |    23|
|19    |    XLXI_80 |FTC_HXILINX_assign4_14      |     3|
+------+------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.715 ; gain = 528.012 ; free physical = 3416 ; free virtual = 13775
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1450.715 ; gain = 112.469 ; free physical = 3416 ; free virtual = 13775
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.723 ; gain = 528.020 ; free physical = 3416 ; free virtual = 13775
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  AND2 => LUT2: 15 instances
  INV => LUT1: 4 instances
  OR4 => LUT4: 3 instances
  OR5 => LUT5: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1450.723 ; gain = 455.516 ; free physical = 3413 ; free virtual = 13776
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5180411/Desktop/Assignment 4 using assign3 real/project_46/project_46.runs/synth_1/assign4.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1474.727 ; gain = 0.000 ; free physical = 3412 ; free virtual = 13775
INFO: [Common 17-206] Exiting Vivado at Fri Aug 30 14:17:48 2019...
