

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_WRITE'
================================================================
* Date:           Fri Jun  7 02:24:46 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.621 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   409602|   409602|  4.096 ms|  4.096 ms|  409602|  409602|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- WRITE   |   409600|   409600|         2|          1|          1|  409600|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      106|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       61|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       61|      151|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_135_p2         |         +|   0|  0|  26|          19|           1|
    |add_ln70_fu_155_p2         |         +|   0|  0|  19|           8|           8|
    |indvars_iv_next_fu_122_p2  |         +|   0|  0|  26|          19|           1|
    |temp_V_d0                  |         +|   0|  0|  19|           8|           8|
    |icmp_ln38_fu_116_p2        |      icmp|   0|  0|  14|          19|          18|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 106|          74|          38|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |idx_fu_40                |   9|          2|   19|         38|
    |indvars_iv_fu_44         |   9|          2|   19|         38|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   41|         82|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |idx_1_reg_182            |  19|   0|   19|          0|
    |idx_fu_40                |  19|   0|   19|          0|
    |indvars_iv_fu_44         |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  61|   0|   61|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_WRITE|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_WRITE|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_WRITE|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_WRITE|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_WRITE|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_WRITE|  return value|
|temp_V_address0  |  out|   19|   ap_memory|                                temp_V|         array|
|temp_V_ce0       |  out|    1|   ap_memory|                                temp_V|         array|
|temp_V_we0       |  out|    1|   ap_memory|                                temp_V|         array|
|temp_V_d0        |  out|    8|   ap_memory|                                temp_V|         array|
|x_x0_V_address0  |  out|   19|   ap_memory|                                x_x0_V|         array|
|x_x0_V_ce0       |  out|    1|   ap_memory|                                x_x0_V|         array|
|x_x0_V_q0        |   in|    8|   ap_memory|                                x_x0_V|         array|
|x_x1_V_address0  |  out|   19|   ap_memory|                                x_x1_V|         array|
|x_x1_V_ce0       |  out|    1|   ap_memory|                                x_x1_V|         array|
|x_x1_V_q0        |   in|    8|   ap_memory|                                x_x1_V|         array|
|x_x2_V_address0  |  out|   19|   ap_memory|                                x_x2_V|         array|
|x_x2_V_ce0       |  out|    1|   ap_memory|                                x_x2_V|         array|
|x_x2_V_q0        |   in|    8|   ap_memory|                                x_x2_V|         array|
+-----------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %indvars_iv"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %idx"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%idx_1 = load i19 %idx" [../src/interleave_manual_rnd.cpp:40]   --->   Operation 13 'load' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i19 %indvars_iv"   --->   Operation 14 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.92ns)   --->   "%icmp_ln38 = icmp_eq  i19 %idx_1, i19 409600" [../src/interleave_manual_rnd.cpp:38]   --->   Operation 15 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409600, i64 409600, i64 409600"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.12ns)   --->   "%indvars_iv_next = add i19 %indvars_iv_load, i19 1"   --->   Operation 17 'add' 'indvars_iv_next' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split9, void %.loopexit.loopexit.exitStub" [../src/interleave_manual_rnd.cpp:38]   --->   Operation 18 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i19 %indvars_iv_load"   --->   Operation 19 'zext' 'zext_ln587' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587" [../src/./read_mem_rnd.hpp:16]   --->   Operation 20 'getelementptr' 'x_x0_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.29ns)   --->   "%tmp_V = load i19 %x_x0_V_addr" [../src/./read_mem_rnd.hpp:16]   --->   Operation 21 'load' 'tmp_V' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587" [../src/./read_mem_rnd.hpp:19]   --->   Operation 22 'getelementptr' 'x_x1_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.29ns)   --->   "%tmp_V_1 = load i19 %x_x1_V_addr" [../src/./read_mem_rnd.hpp:19]   --->   Operation 23 'load' 'tmp_V_1' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587" [../src/./read_mem_rnd.hpp:22]   --->   Operation 24 'getelementptr' 'x_x2_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.29ns)   --->   "%tmp_V_2 = load i19 %x_x2_V_addr" [../src/./read_mem_rnd.hpp:22]   --->   Operation 25 'load' 'tmp_V_2' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 26 [1/1] (1.12ns)   --->   "%add_ln40 = add i19 %idx_1, i19 1" [../src/interleave_manual_rnd.cpp:40]   --->   Operation 26 'add' 'add_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 %indvars_iv_next, i19 %indvars_iv"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.46>
ST_2 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln40 = store i19 %add_ln40, i19 %idx" [../src/interleave_manual_rnd.cpp:40]   --->   Operation 28 'store' 'store_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.46>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.62>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i19 %idx_1" [../src/interleave_manual_rnd.cpp:38]   --->   Operation 29 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 30 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 31 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (1.29ns)   --->   "%tmp_V = load i19 %x_x0_V_addr" [../src/./read_mem_rnd.hpp:16]   --->   Operation 32 'load' 'tmp_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 33 [1/2] (1.29ns)   --->   "%tmp_V_1 = load i19 %x_x1_V_addr" [../src/./read_mem_rnd.hpp:19]   --->   Operation 33 'load' 'tmp_V_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 34 [1/2] (1.29ns)   --->   "%tmp_V_2 = load i19 %x_x2_V_addr" [../src/./read_mem_rnd.hpp:22]   --->   Operation 34 'load' 'tmp_V_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70 = add i8 %tmp_V, i8 %tmp_V_2"   --->   Operation 35 'add' 'add_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln70_1 = add i8 %add_ln70, i8 %tmp_V_1"   --->   Operation 36 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%temp_V_addr = getelementptr i8 %temp_V, i64 0, i64 %zext_ln38" [../src/interleave_manual_rnd.cpp:40]   --->   Operation 37 'getelementptr' 'temp_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.29ns)   --->   "%store_ln40 = store i8 %add_ln70_1, i19 %temp_V_addr" [../src/interleave_manual_rnd.cpp:40]   --->   Operation 38 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                (alloca           ) [ 0110]
indvars_iv         (alloca           ) [ 0110]
specmemcore_ln0    (specmemcore      ) [ 0000]
specmemcore_ln0    (specmemcore      ) [ 0000]
specmemcore_ln0    (specmemcore      ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
idx_1              (load             ) [ 0101]
indvars_iv_load    (load             ) [ 0000]
icmp_ln38          (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
indvars_iv_next    (add              ) [ 0000]
br_ln38            (br               ) [ 0000]
zext_ln587         (zext             ) [ 0000]
x_x0_V_addr        (getelementptr    ) [ 0101]
x_x1_V_addr        (getelementptr    ) [ 0101]
x_x2_V_addr        (getelementptr    ) [ 0101]
add_ln40           (add              ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln40         (store            ) [ 0000]
zext_ln38          (zext             ) [ 0000]
specpipeline_ln321 (specpipeline     ) [ 0000]
specloopname_ln321 (specloopname     ) [ 0000]
tmp_V              (load             ) [ 0000]
tmp_V_1            (load             ) [ 0000]
tmp_V_2            (load             ) [ 0000]
add_ln70           (add              ) [ 0000]
add_ln70_1         (add              ) [ 0000]
temp_V_addr        (getelementptr    ) [ 0000]
store_ln40         (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_x0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_x1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_x2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="idx_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="indvars_iv_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="x_x0_V_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="19" slack="0"/>
<pin id="52" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x0_V_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="19" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="x_x1_V_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="19" slack="0"/>
<pin id="65" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x1_V_addr/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="19" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="x_x2_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="19" slack="0"/>
<pin id="78" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x2_V_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="19" slack="0"/>
<pin id="83" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="temp_V_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="19" slack="0"/>
<pin id="91" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_V_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln40_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="19" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="19" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="19" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="idx_1_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="19" slack="1"/>
<pin id="112" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="indvars_iv_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="19" slack="1"/>
<pin id="115" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln38_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="19" slack="0"/>
<pin id="118" dir="0" index="1" bw="19" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvars_iv_next_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="19" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln587_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="19" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln40_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="19" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="19" slack="0"/>
<pin id="143" dir="0" index="1" bw="19" slack="1"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln40_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="19" slack="0"/>
<pin id="148" dir="0" index="1" bw="19" slack="1"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln38_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="19" slack="1"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln70_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln70_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="idx_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="19" slack="0"/>
<pin id="170" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="175" class="1005" name="indvars_iv_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="19" slack="0"/>
<pin id="177" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="182" class="1005" name="idx_1_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="19" slack="1"/>
<pin id="184" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="x_x0_V_addr_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="19" slack="1"/>
<pin id="192" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="x_x0_V_addr "/>
</bind>
</comp>

<comp id="195" class="1005" name="x_x1_V_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="19" slack="1"/>
<pin id="197" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="x_x1_V_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="x_x2_V_addr_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="19" slack="1"/>
<pin id="202" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="x_x2_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="113" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="139"><net_src comp="110" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="122" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="135" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="151" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="159"><net_src comp="55" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="81" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="68" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="161" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="171"><net_src comp="40" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="174"><net_src comp="168" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="178"><net_src comp="44" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="185"><net_src comp="110" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="193"><net_src comp="48" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="198"><net_src comp="61" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="203"><net_src comp="74" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="81" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_V | {3 }
	Port: x_x0_V | {}
	Port: x_x1_V | {}
	Port: x_x2_V | {}
 - Input state : 
	Port: interleave_manual_rnd_Pipeline_WRITE : x_x0_V | {2 3 }
	Port: interleave_manual_rnd_Pipeline_WRITE : x_x1_V | {2 3 }
	Port: interleave_manual_rnd_Pipeline_WRITE : x_x2_V | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln38 : 1
		indvars_iv_next : 1
		br_ln38 : 2
		zext_ln587 : 1
		x_x0_V_addr : 2
		tmp_V : 3
		x_x1_V_addr : 2
		tmp_V_1 : 3
		x_x2_V_addr : 2
		tmp_V_2 : 3
		add_ln40 : 1
		store_ln0 : 2
		store_ln40 : 2
	State 3
		add_ln70 : 1
		add_ln70_1 : 2
		temp_V_addr : 1
		store_ln40 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          | indvars_iv_next_fu_122 |    0    |    26   |
|    add   |     add_ln40_fu_135    |    0    |    26   |
|          |     add_ln70_fu_155    |    0    |    19   |
|          |    add_ln70_1_fu_161   |    0    |    19   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln38_fu_116    |    0    |    14   |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln587_fu_128   |    0    |    0    |
|          |    zext_ln38_fu_151    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   104   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   idx_1_reg_182   |   19   |
|    idx_reg_168    |   19   |
| indvars_iv_reg_175|   19   |
|x_x0_V_addr_reg_190|   19   |
|x_x1_V_addr_reg_195|   19   |
|x_x2_V_addr_reg_200|   19   |
+-------------------+--------+
|       Total       |   114  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_68 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_81 |  p0  |   2  |  19  |   38   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   114  ||   1.38  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   104  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   114  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   114  |   131  |
+-----------+--------+--------+--------+
