<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr_updown.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr_updown.v</a>
time_elapsed: 0.008s
ram usage: 10632 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld -e lfsr_updown <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr_updown.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr_updown.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr_updown.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr_updown.v:1</a>:15-657:
   | 
   | `define WIDTH 8 
   |               ^^
   = note: Casts `8 
module lfsr_updown (
clk       ,   // Clock input
reset     ,   // Reset input
enable    ,   // Enable input
up_down   ,   // Up Down input
count     ,   // Count output
overflow      // Overflow output
);

 input clk;
 input reset;
 input enable; 
 input up_down;

 output [`WIDTH-1 : 0] count;
 output overflow;

 reg [`WIDTH-1 : 0] count;

 assign overflow = (up_down) ? (count == {{`WIDTH-1{1&#39;b0}}, 1&#39;b1}) : 
                               (count == {1&#39;b1, {`WIDTH-1{1&#39;b0}}}) ;

 always @(posedge clk)
 if (reset) 
    count &lt;= {`WIDTH{1&#39;b0}};
 else if (enable) begin
    if (up_down) begin
      count &lt;= {~(^(count &amp; `WIDTH&#39;b01100011` from `byte unsigned` to `logic [7:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr_updown.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr_updown.v:1</a>:15-657:
   | 
   | `define WIDTH 8 
   |               ^^

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr_updown.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr_updown.v:1</a>:15-762:
   | 
   | `define WIDTH 8 
   |               ^^
   = note: Casts `8 
module lfsr_updown (
clk       ,   // Clock input
reset     ,   // Reset input
enable    ,   // Enable input
up_down   ,   // Up Down input
count     ,   // Count output
overflow      // Overflow output
);

 input clk;
 input reset;
 input enable; 
 input up_down;

 output [`WIDTH-1 : 0] count;
 output overflow;

 reg [`WIDTH-1 : 0] count;

 assign overflow = (up_down) ? (count == {{`WIDTH-1{1&#39;b0}}, 1&#39;b1}) : 
                               (count == {1&#39;b1, {`WIDTH-1{1&#39;b0}}}) ;

 always @(posedge clk)
 if (reset) 
    count &lt;= {`WIDTH{1&#39;b0}};
 else if (enable) begin
    if (up_down) begin
      count &lt;= {~(^(count &amp; `WIDTH&#39;b01100011)),count[`WIDTH-1:1]};
    end else begin
      count &lt;= {count[`WIDTH-2:0],~(^(count &amp;  `WIDTH&#39;b10110001` from `byte unsigned` to `logic [7:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr_updown.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr_updown.v:1</a>:15-762:
   | 
   | `define WIDTH 8 
   |               ^^

proc %lfsr_updown.always.205.0 (i1$ %clk, i1$ %reset, i1$ %enable, i1$ %up_down) -&gt; (i8$ %count) {
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk1, %0
    %2 = neq i1 %clk2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %reset1 = prb i1$ %reset
    %3 = neq i1 %reset1, %0
    %4 = const i8 0
    %5 = const time 0s 1d
    br %3, %if_false, %if_true
if_true:
    drv i8$ %count, %4, %5
    br %init
if_false:
    %enable1 = prb i1$ %enable
    %6 = neq i1 %enable1, %0
    br %6, %init, %if_true1
if_true1:
    %up_down1 = prb i1$ %up_down
    %7 = neq i1 %up_down1, %0
    %count1 = prb i8$ %count
    br %7, %if_false1, %if_true2
if_true2:
    %8 = exts i7, i8 %count1, 1, 7
    %9 = inss i8 %4, i7 %8, 0, 7
    %10 = exts i7, i8 %9, 0, 7
    %11 = inss i8 %4, i7 %10, 0, 7
    %12 = const i8 99
    %13 = and i8 %count1, %12
    %14 = exts i1, i8 %13, 0, 1
    %15 = exts i1, i8 %13, 1, 1
    %16 = xor i1 %14, %15
    %17 = exts i1, i8 %13, 2, 1
    %18 = xor i1 %16, %17
    %19 = exts i1, i8 %13, 3, 1
    %20 = xor i1 %18, %19
    %21 = exts i1, i8 %13, 4, 1
    %22 = xor i1 %20, %21
    %23 = exts i1, i8 %13, 5, 1
    %24 = xor i1 %22, %23
    %25 = exts i1, i8 %13, 6, 1
    %26 = xor i1 %24, %25
    %27 = exts i1, i8 %13, 7, 1
    %28 = xor i1 %26, %27
    %29 = not i1 %28
    %30 = inss i8 %11, i1 %29, 7, 1
    drv i8$ %count, %30, %5
    br %init
if_false1:
    %31 = const i8 177
    %32 = and i8 %count1, %31
    %33 = exts i1, i8 %32, 0, 1
    %34 = exts i1, i8 %32, 1, 1
    %35 = xor i1 %33, %34
    %36 = exts i1, i8 %32, 2, 1
    %37 = xor i1 %35, %36
    %38 = exts i1, i8 %32, 3, 1
    %39 = xor i1 %37, %38
    %40 = exts i1, i8 %32, 4, 1
    %41 = xor i1 %39, %40
    %42 = exts i1, i8 %32, 5, 1
    %43 = xor i1 %41, %42
    %44 = exts i1, i8 %32, 6, 1
    %45 = xor i1 %43, %44
    %46 = exts i1, i8 %32, 7, 1
    %47 = xor i1 %45, %46
    %48 = not i1 %47
    %49 = inss i8 %4, i1 %48, 0, 1
    %50 = exts i7, i8 %count1, 0, 7
    %51 = inss i8 %49, i7 %50, 1, 7
    drv i8$ %count, %51, %5
    br %init
}

entity @lfsr_updown (i1$ %clk, i1$ %reset, i1$ %enable, i1$ %up_down) -&gt; (i8$ %count, i1$ %overflow) {
    %up_down1 = prb i1$ %up_down
    %0 = const i1 0
    %1 = neq i1 %up_down1, %0
    %count1 = prb i8$ %count
    %2 = const i8 1
    %3 = eq i8 %count1, %2
    %4 = const i8 128
    %5 = eq i8 %count1, %4
    %6 = [i1 %5, %3]
    %7 = mux [2 x i1] %6, i1 %1
    %8 = const time 0s 1e
    drv i1$ %overflow, %7, %8
    inst %lfsr_updown.always.205.0 (i1$ %clk, i1$ %reset, i1$ %enable, i1$ %up_down) -&gt; (i8$ %count)
    halt
}

</pre>
</body>