
# Build artifacts
build/
bin/
target/
*.bin
*.hex
*.asc
*.json
*.blif
*.log
*.vcd
*.ghw

# Generated Verilog
Murax.v
*.v_toplevel_system_ram_ram_*.bin

# IDE and System files
.idea/
.vscode/
.DS_Store
*.swp
simWorkspace/
