# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../practica_1.srcs/sources_1/imports/divider/registro.vhd" \
"../../../../practica_1.srcs/sim_1/imports/divider/tb_registro.vhd" \

# Do not sort compile order
nosort
