================================================================================ 
Commit: 6ef0b7c46eb008bc5364dad6ee6785a27559bc71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:34 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update to 2222_01
BIOS ID change from 2222.00 to 2222.01
Hsd-es-id: <NO-HSD>
Tracker-link: <N/A>
Original commit date: Tue May 29 13:40:21 2018 -0700
Change-Id: Id7d05ca59f4efc93755df37b38a7241edf89c417
Original commit hash: 33927bcf296ca22518f66d8460ef132fc0e58bf7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 54829112654c1992df987992185632a2a38885b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:34 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/WifiConnectionManagerDxe: Revert 87d48e4e4e881084127e7c572f41d7ce02cd36cb
Revert the following commit:
* BpCommonPkg/WifiConnectionManagerDxe: Fixed the error admin password is not cleaned in boot time
Hsd-es-id: <1605286679>
Original commit date: Tue May 29 13:31:29 2018 -0700
Change-Id: I6997cac684a6060549bf1caa6fde6ff0828c9a84
Original commit hash: 1837d8f17a0f606c958cf780583d9556c438c16d

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableEx.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.vfr
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfig.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfigNVDataStruct.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.h

================================================================================ 
Commit: b9360555391235ccc2c0ae6fab4ac4cdd56e5640 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:30 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed May 30 00:13:18 2018 +0000
Original commit date: Wed May 30 00:13:18 2018 +0000
Original commit hash: 5dd75546deb8fc26883024699f5d71e2ca8b9d6e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 57d9daf28321b752e40b94f56713fa0679a1babe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:29 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: [ICL MRC]MRC Interpreter should work with indexes and not post-codes
Issue:
When we use the Mrc Interpreter command: "x 0xdd44" instead of "RMT 17" in CNL,
the MRC interpreter runs two steps: 1."Rank Margin Tool" 2."Rank Margin Tool on Fast Flow".
Solution:
1. Execute once this step
Original commit date: Tue May 29 13:16:42 2018 +0300
Change-Id: I5e2fc2f50f3ef4061f3982c750c4ad1f8195bcc1
Original commit hash: 7a9f115d344072dbc18c71f974ad22339365b21d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: cfc7a6b9553d640f0cf974adb9b1f7ac3c1177f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:28 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL A0 Patch 0x2A
Update ICL A0 with Patch 0x2A
Hsd-es-id: NO_HSD
Original commit date: Tue May 29 20:47:37 2018 +0530
Change-Id: I11e4be167d93941f85eee8ce7a6139b6a2546ee2
Original commit hash: 503d740775939e803a8e498c26330bd2a0407fba

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 9ca3f6a2ad820d16094baeafeb2469f9bb26b0f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:27 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS [PO][U42][Y42] : Intel DPTF processor participant is enumerating in Device manager, even after DPTF configuration Disabled in BIOS.
Make use of patch table structure to update the defaults based on the CPU stepping.
for A0 B0D4 DE_EN = 1.
Hsd-es-id: 1604731383
Attestation-link: <IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx>
Original commit date: Thu May 24 13:12:36 2018 -0700
Change-Id: I3bb29d4f5e142250762dd979c8b26f2dfcaccf95
Original commit hash: 93762347790d0aa18034c60254342db8c487034f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: ed6f1446f976c1d0c5167626ccd66de353d758f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:25 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Tue May 29 11:58:54 2018 -0700
Original commit date: Tue May 29 11:58:54 2018 -0700
Original commit hash: 8532e5fdb7bc9fff0a33ded849244b3f14bdddfb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 3fdda2fde1cf1327255ddfc9b703caf1baed8b26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:18 2018 -0700 
-------------------------------------------------------------------------------- 
Add Dual eDP support to ICL BIOS tree but keep it disabled under Testmenu option.
Hsd-es-id: 2202692799
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu May 24 20:19:51 2018 +0530
Change-Id: Ica162dbad3cfcba54fb32d512182b12f6d10f4d1
Original commit hash: d8073100aa6a9cc814ef3d2bf966b93fb0747b02

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 0e35423a4dab987b82e403a815b67f387b7e9b32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:18 2018 -0700 
-------------------------------------------------------------------------------- 
Move audio NHLT library from Intel Silicon Code to Platform Code
Audio NHLT table may need customer BIOS modification based on their board designed.
Currently, NHLT library locate in Intel Silicon Code, this will make customer confuse since Intel does not recommend customer BIOS modify Intel Silicon Code.
Hsd-es-id: 1505378656
Tracker-link: https://hsdes.intel.com/appstore/article/#/1505378656
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon May 21 12:28:48 2018 +0200
Change-Id: I2f0197463c95dfd078ebd03d6b6f7edae3b714e0
Original commit hash: 1043ed9034014f5904b34c39976606a98f822f05

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/SiPkgCommonLib.dsc

================================================================================ 
Commit: 92a41f5990d0e58b42e7818ab171a6520e72cd69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:16 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Build Silicon code with VS2017
1. change IceLakeSiliconBuild.bat to use VS2017.
2. fix VS2017 RC build issue.
Hsd-es-id: 1505013505
Original commit date: Fri May 25 17:12:34 2018 +0800
Change-Id: I9c3ca2b5e86bb6d1c1326f86f99b00ee1ee3ac85
Original commit hash: 160f4e5465585040b6ba70c3f061bf8032627187

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/IceLakeSiliconBuild.bat

================================================================================ 
Commit: 4a920f372b64139a3492da50a35d7232d8ac49ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:14 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Tue May 29 00:07:59 2018 -0700
Original commit date: Tue May 29 00:07:59 2018 -0700
Original commit hash: 8570bc9dba777efbff51bb92ab42765f4bdb4416

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9b1de90f85e660a0530a94fe6c0ee906cb9f789c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:14 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Tue May 29 00:02:41 2018 -0700
Original commit date: Tue May 29 00:02:41 2018 -0700
Original commit hash: 3f04f564924a6fe34be32426b69b1b40e27e0639

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 64161e9665c505565156b9360d7c4674352f4838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:13 2018 -0700 
-------------------------------------------------------------------------------- 
Title: [ICL YN] System hangs during boot to windows, pointing to outstanding CPU reads to xHCI
Added xHCI Safemode setup menu option for YN and UN. This is a work-around to enable windows boot for ICL YN platform.
Hsd-es-id: 1407048612
Original commit date: Tue May 22 16:08:12 2018 -0700
Change-Id: I587a67e29c2e6c689a93c8e9f47b0caa3f904b94
Original commit hash: 558bd4527d88b78d1211aed59212c30dc9afd655

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 3a175a7aee86100efc1980ba9b91d329fb4c24fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:09 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/WifiConnectionManagerDxe: Fixed the error admin password
is not cleaned in boot time
* In WiFi connection manager, admin password is used to encrypt/decrypt
  network secrets. To make it more convinient to use, it is designed
  to be kept in memory during the boot time. Such implementation brings
  some security risks which may result admin password leakage. This
  patch fixed this issue, but for sacrifice, user has to input an admin
  password each time he wants to get/set secrets.
* This patch also fixed the error some passwords and private key files
  are not cleaned before freed.
* Add a checkbox to indicate if a network should be saved when
  connection triggered.
* Add some event handlers in EndOfDxe, ExitBootService, and System
  Reset to prevent secrets leakage.

Original commit date: Mon May 28 15:21:02 2018 +0800
Change-Id: I53a4fca905113b30ab44dc17e618892f6b1ae568
Original commit hash: 87d48e4e4e881084127e7c572f41d7ce02cd36cb

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableEx.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.vfr
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfig.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfigNVDataStruct.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.h

================================================================================ 
Commit: e460b9e26d0a83ac19e10e66e288a13b4c7da344 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:08 2018 -0700 
-------------------------------------------------------------------------------- 
Remove PrepareBaseTools.cmd bat file.
Remove PrepareBaseTools.cmd since building BaseTools executables is supported in edksetup.bat already.
Several lines of description for the change.
Hsd-es-id: N/A
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon May 28 15:32:09 2018 +0800
Change-Id: Ia11acd48c3594e48f9dedc632df0bb75d72dfaa2
Original commit hash: e726e8cf80528bf909f7c1ee2881e7be50dc979f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/IceLakeSiliconBuild.bat

================================================================================ 
Commit: 147e83aeeb84b03c7285d15473dfc7a8a4c46f40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:06 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: BIOS must clear EN_PA_SA2[26] and EN_PA_SLOW_RING2[26] since GbETSN will be fused disabled in client platforms
IOTG would have the fuse set to 0 (enable) and CCG would have it set to 1 (disable).
EN_PA_SA2[26] and EN_PA_SLOW_RING2[26] set to 1 when GbeTsnDis is disabled.
Hsd-es-id: 1504752745
Original commit date: Fri May 18 12:02:53 2018 -0700
Change-Id: I56d995eec110b793bed963b54d6a52ccb96d0529
Original commit hash: 4a0c71f6e4d7d244476860715cbe2d551af5b944

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Register/PchRegsSpi.h

================================================================================ 
Commit: 98c2ca2e07c3745a575cc06d1813bf46bdb6120a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:02 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon May 28 00:12:54 2018 -0700
Original commit date: Mon May 28 00:12:54 2018 -0700
Original commit hash: facc2f87d0ffb44ef41c834856ead6d2f7dbb3f8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8dc1ccd689c42926f0a3c7d6ad6685bdc9866ee0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:02 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon May 28 00:08:23 2018 -0700
Original commit date: Mon May 28 00:08:23 2018 -0700
Original commit hash: f37bac245a6dd72d4834ed3c83c2e4c56ed401ec

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 40338f914a56531e918b815a00f169e62541a874 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:34:01 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Mon May 28 00:02:49 2018 -0700
Original commit date: Mon May 28 00:02:49 2018 -0700
Original commit hash: 05d22acb4e626c9d1826f35b75240ea439b71676

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 158233610fcd63b83c63f94737a269300538aeca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:59 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Sun May 27 12:16:13 2018 -0700
Original commit date: Sun May 27 12:16:13 2018 -0700
Original commit hash: d25b183c1c7acc8da1f6b5201b3f48c5e3a17144

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 97554551b099f40b1d8707adf3d92a6c7a7bed6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:58 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Sun May 27 12:00:05 2018 -0700
Original commit date: Sun May 27 12:00:05 2018 -0700
Original commit hash: 1a1a973e4c18003caa1ec42f0cb52dc52e9a03a9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: a3f107f706ae6f017cd199f912b88db2bb7a1255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:58 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sun May 27 00:08:17 2018 -0700
Original commit date: Sun May 27 00:08:17 2018 -0700
Original commit hash: 7ebc78415451fc83a5b007e860e2d5ca78be53d5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f5023afa3b2157ddb756ad3b59ed1e89e807cebd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:57 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sun May 27 00:03:08 2018 -0700
Original commit date: Sun May 27 00:03:08 2018 -0700
Original commit hash: c6207d2ee74e9af0a5a9e4dd710c1ab756432723

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 03e74d5abe687c7188d568648bfbff9579334dfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:56 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space
Sat May 26 17:16:43 2018 -0700
Original commit date: Sat May 26 17:16:43 2018 -0700
Original commit hash: 652e3aa0c648a99f0b87d1af35d8677712462477

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 01f313da45be29d68a96f80bcaf64fd3ac279455 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:55 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Sat May 26 11:59:13 2018 -0700
Original commit date: Sat May 26 11:59:13 2018 -0700
Original commit hash: 526faf9ca0465f1f69eee8d509a4ce7f0f92680d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 098ec2aa0e9f94409a84e65ab9e3bdd1a55d38c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:53 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sat May 26 00:08:46 2018 -0700
Original commit date: Sat May 26 00:08:46 2018 -0700
Original commit hash: f73fdbe5f3cb86289d79c8809ab6a58d3a67af90

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 730df4566ff0c08194d09ff8a9b2fb40ce14aacf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:53 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sat May 26 00:03:02 2018 -0700
Original commit date: Sat May 26 00:03:02 2018 -0700
Original commit hash: da76f441239ce3fe52e4ca3fcdc4a3f405420894

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 63830d31be4f9c66906444d13014614adb8fb38a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:51 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "[ICL] Enable BIOS Guard"
This reverts commit fb9375bb9d18e9edbbec8e13a03d6a31383e9082 as it is causing PC 9C6A Hang with CATERROR on GT0 units.
Hsd-es-id: 2203998042
Tracker-link: https://hsdes.intel.com/appstore/article/#/2203998042
Original commit date: Fri May 25 15:08:35 2018 -0700
Change-Id: I0e3cb1e91be1f3a0ec46c6067e08bdcd13cf1feb
Original commit hash: 84cdf25b7514701cdada632a0ea2773e1b38cf53

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: fec51dc7ac8f44c21e72f470003226de83cf899d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:50 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri May 25 22:53:24 2018 +0000
Original commit date: Fri May 25 22:53:24 2018 +0000
Original commit hash: d20c188087da7bf551e20a7c8bdea86c0cc11ed1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 46849a5b22fbe659e23562585133642383d68eaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:50 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Enhance the DataTimingCentering2D()
Changes:
- Added MrcGetSetUpdateHost() to perform MrcData host update for getset functions
- Fixed the wrong center point for Per Bit. It was hard coded to 8, which increased to 32 in ICL
- Included CNL 0.5.1.56 to fix cache coherency problem
- Included CNL 0.5.0.17 to prevent Saturated results

Original commit date: Tue May 15 17:13:20 2018 -0700
Change-Id: I6f87deb79ad9ac3a1ecadb305f902a5bf081d70c
Original commit hash: 11914fbb8831fae8e6353a5ec8f109620ffa6951

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 11adeeae55ada75093a0bce39a9dc11691af1723 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:47 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Fri May 25 11:59:07 2018 -0700
Original commit date: Fri May 25 11:59:07 2018 -0700
Original commit hash: 8e49d6965c9cec4f5b878066db486ab010004433

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: bbd4aa7ea6725afe4dcb8dcf55eb292286d86a80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:44 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Fri May 25 00:19:58 2018 -0700
Original commit date: Fri May 25 00:19:58 2018 -0700
Original commit hash: 0c7097418a46ce5d219731d769375be0d1a83cbe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b0714bd1ffc2f9370437d9eb86de1ba1f00980d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:43 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Fri May 25 00:08:22 2018 -0700
Original commit date: Fri May 25 00:08:22 2018 -0700
Original commit hash: 796062418c1702e21b26c1bc15adbb8a8c72ccdd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7771bd277fd15d60fb5f0da3cfc1cba992f53c17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:42 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri May 25 05:53:07 2018 +0000
Original commit date: Fri May 25 05:53:07 2018 +0000
Original commit hash: 8241a3881f135e82de1876dd9b4d917ff3de9eab

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b2e72d418e440301c9c384c8f5be051a71384984 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:41 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL B0 Patch 0xE
Update ICL B0 with Patch 0xE
Hsd-es-id: NO_HSD
Original commit date: Thu May 24 14:57:25 2018 -0700
Change-Id: I69cc19de3027a0546e82e1b6864b6b1099143ced
Original commit hash: 2b044ee55c651f0af219e14f1151443f370b457a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 11ebd6fdcdf1bd3c90f10c93b805bc03c9c584c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:40 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Enable Fast MRC by default]
Enable Fast MRC flow by default.
Additional changes:
 - Removed MrcTimeMeasure and MrcFastBoot from MEMORY_DXE_CONFIG, they were unused.
 - Moved MrcTimeMeasure from FspmRestrictedConfig to FspmConfig, as it's not a restricted item.
 - Add an error message if memory is TXT-locked at the beginning of MRC, and avoid an endless MRC loop when MC PLL is not locked.
 - Skip SPD hex dump on Warm/S3 flows as we don't read SPD data in these flows.

Original commit date: Thu May 24 14:05:16 2018 -0700
Change-Id: Ibffd7d3ecbb5a0241f9c16b77ccb043ea01de864
Original commit hash: 5692b3d1d729bdd2f69c038d981e9c2dff3d28fa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a47f22c95f6af0f662d8d10e1f03e8ff9c9f4230 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:39 2018 -0700 
-------------------------------------------------------------------------------- 
RTC memory Protected bytes are not locked
RTC PCR register is not accessible after POSTBOOT_SAI. Need to do the programming before EndOfPei.
Hsd-es-id: 1604876741
Original commit date: Thu May 24 11:06:18 2018 +0800
Change-Id: I2ff3f65140f249c95d2f5aa91504d2cc80f281b1
Original commit hash: 55de9e65a93cfc84095144e91825fe71d8c589ce

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
IceLakeSiliconPkg/Pch/Library/Private/PeiRtcLib/PeiRtcLib.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: c5f23111822d6a544187bdf5449bc6ec051c5c6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:35 2018 -0700 
-------------------------------------------------------------------------------- 
[BIOS][ICC Menu] Wrong ICC Profile displayed at ICC Menu page, moreover - the field is graded out and can't be changed
Remove the ICC Profile item from the Me-BIOS Payload (MBP) structure and replace with direct GetProfile HECI message. Me-BIOS Payload (MBP) structure change

Original commit date: Mon May 21 16:38:21 2018 +0800
Change-Id: Ic69a909dc309e11d8bc86900269e915ee20b7842
Original commit hash: 0eb14a06ed0ecb7cf946b17787dfc6206e7aedb8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 2986d9df7141865a02d849e8bd191668bd541a93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:34 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Enable BIOS Guard
Enable BIOS Guard. Update SVN value.
Hsd-es-id: 1407207769
Original commit date: Thu May 24 13:12:39 2018 -0700
Change-Id: Idebd13865f305b57c4c73ee491e5ac7561ee0426
Original commit hash: fb9375bb9d18e9edbbec8e13a03d6a31383e9082

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: b321f38677e73eb50e3cfc80502e7d01c76c5391 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:33 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL A0 Patch 0x28
Update ICL A0 with Patch 0x28
Hsd-es-id: NO_HSD
Original commit date: Thu May 17 16:49:46 2018 -0700
Change-Id: I459d71236e903784a437450e8bdcea4ed1f19bd8
Original commit hash: 73f28cc9aef8c6110eb264c33c3c9b1f1b902e22

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: ea8473cb572536a7d039622e142643d0d04666b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:31 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu May 24 21:53:14 2018 +0000
Original commit date: Thu May 24 21:53:14 2018 +0000
Original commit hash: 658d1b2879aa37b9b6bc8570ee2690c760d5ec58

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cee0e05733c700c635e13826520ea53fa961c8fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:29 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL B0:Sx fails randomly after n cycles(n=25-800) on LPDDR4 platforms with Mem Initiaization (SAD_ERR_WB_TO_MMIO | CBO/LLC Error  & Cache Hierarchy Error | Cache Hierarchy Error )]
Issue:
Memtest fails after MRC sporadically, during Warm / S3 cycling with SAGV enabled.
Memory reads are corrupted.
Root cause:
NORMALMODE_CFG register was part of the MRC save/restore table by mistake.
Solution:
This register should not be restored from the table, as it's too early in the flow.
We go to Normal model in MrcNormalMode() after all 3 SAGV points are restored.
Additional changes:
 - TcMiniBiosRestricted.bat - build the MiniBios image after MRC version auto-increment.
 - Disable LP4 Tx DqDqs retraining on A-step.

Original commit date: Thu May 24 12:22:55 2018 -0700
Change-Id: I3d934312a8bba28ef844d3914208b468a021d923
Original commit hash: 205394443f4a0a53e4386bba7848835180548809

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 31128def744d282f75c797a6713ae5240f9ea7f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:27 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Thu May 24 12:18:18 2018 -0700
Original commit date: Thu May 24 12:18:18 2018 -0700
Original commit hash: 72fcc5d0e17ff613f9da7ab3e82aba1dbad4d447

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/ITbtNvsAreaDef.h

================================================================================ 
Commit: c4f43ff3c562c406680fca4555929312ff234463 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:26 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Thu May 24 11:59:21 2018 -0700
Original commit date: Thu May 24 11:59:21 2018 -0700
Original commit hash: e2d49b54bf1584bcce149cfb85044027c4786b97

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 3aff7f88cfcaabeae130b08778188c90f0b2dcdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:22 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] PPIN EOM definition is incorrect
Fixed incorrect detection of EOM
Hsd-es-id: 1305703029
Tracker-link: [ICL A2 - Security] PPIN EOM definition is incorrect
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed May 23 13:44:57 2018 +0200
Change-Id: I1da6a3c217f1a5825fefb7651fd5504b0fdfe425
Original commit hash: 668d86400b7f88c0e9904d50d37f73a373fc429c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c

================================================================================ 
Commit: e68e737fcddd5e6fd27e55b829a8ebcaa2424d5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:20 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Thu May 24 00:12:45 2018 -0700
Original commit date: Thu May 24 00:12:45 2018 -0700
Original commit hash: a888805c42bb47a973fe8fe3dae0792a7c46fd01

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 01f28965326f454cacbc983295daf900e82b997e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:20 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Thu May 24 00:03:03 2018 -0700
Original commit date: Thu May 24 00:03:03 2018 -0700
Original commit hash: 5355cdf8db88e5aa4a2ffa93687981d49125efd6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ddfcd89d9bab3abf46732b4cd95a48372f76aacb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:18 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu May 24 05:59:26 2018 +0000
Original commit date: Thu May 24 05:59:26 2018 +0000
Original commit hash: 72e5a78530ba416d686590863e5042d19ad8d1f2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e78cefbe5674704f1c690166f065397667c61b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:17 2018 -0700 
-------------------------------------------------------------------------------- 
Register definition naming errors in IceLakeSiliconPkg
Fix some typos and naming errors regarding silicon register definition.
Hsd-es-id: N/A
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue May 22 14:22:50 2018 +0800
Change-Id: I94c3a213d474eefa3ba068640c27745551ee8a1d
Original commit hash: 9fd365153a533e51cc84d8302de6d4547c9b3989

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Register/PchRegsSpi.h
IceLakeSiliconPkg/Pch/Library/Private/PeiRtcLib/PeiRtcLib.c

================================================================================ 
Commit: 0f5ed29ed067c138788deb2d0662c6d99f10235c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:15 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS]ICL-U RVP/SDS:D3 Cold/Hot Enable/Disable setup option help text says supprot instead of support
Hsd-es-id: 2202769426
Original commit date: Wed May 23 11:48:21 2018 -0700
Change-Id: I4840cc9431bfee8f087b8efbc6355a10511adca2
Original commit hash: df36a16b2c10239abfc6c7eeac39359bde8d0ffe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.c

================================================================================ 
Commit: 75fe646d6c56dbf693480da125c94ec28e62bd2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:15 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS]BIOS to use IOM_FW_INFO, IOM_FW_INFO_ENGR registers instead of IOM_CSME_IMR_IOM_STATUS.FW version
IOM firmware binary has the information for FW to populate IOM_FW_INFO_CR register during reset exit flow
Existing flow is CSME writes the version to IOM_CSME_IMR_IOM_STATUS.version field and Bios reads it from there. with the new definition CSME doesnt need to write to this register,
Hsd-es-id: 2202769728
Original commit date: Thu May 3 16:15:24 2018 -0700
Change-Id: Ic344cc293003559bacf135e3ca90c5acd0f27845
Original commit hash: eca9538bd291072f5a78b4a7dbc2ce2ad0a45a71

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 8161322997bd5c533480e940e1d65e5fdca576d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:11 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS PCH Serial Io UART support Part 2 - Policy Changes
COM Port Support, new _DSM for UART, I2C/UART IP divided
Hsd-es-id: 220561394
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Apr 24 17:12:43 2018 -0700
Change-Id: I36e53be46995783a488adf1c813227cccd94ae98
Original commit hash: f2a4607560f4e6e73260e668966419901ab9cf4c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgCommonLib.dsc

================================================================================ 
Commit: 1765e2cd08f7bbdd5a8fd489be7d270bd91f1c3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:07 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed May 23 21:53:52 2018 +0000
Original commit date: Wed May 23 21:53:52 2018 +0000
Original commit hash: 94a29813f7022b0d824400bb9e725c50d299cb6a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 635a5b9969da98781c0d07bedbb0ace1ec56d1d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:06 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] sync CNL versions 5.1.9 / 5.1.20 / 5.1.22 / 5.1.29
Request:
Need to merge the following:
5.1.9:[CNL][MRC] Allowing MR6 to be restored PDA only if it was trained PDA before.
5.1.20:[CNL][MRC] LP4 Dq/Dqs Retraining Issues MRRs only for SubCh 0
5.1.22:change Minibios to use the same Channel Hash values as fullbios
5.1.29:Enable Park Mode during MRC training
Change:
5.1.9 & 5.1.29 changes were merged while 5.1_20 & 5.1.22 already in ICL.

Original commit date: Mon May 14 14:19:47 2018 +0300
Change-Id: I649c256046b42f6aa1a6afa1c357a3bee293292b
Original commit hash: f05603ceb1eeacf725fdbac2b78ee1e061665f16

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: f6355910a42a231600a3bcc69e3edd289436e523 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:05 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed May 23 20:22:17 2018 +0000
Original commit date: Wed May 23 20:22:17 2018 +0000
Original commit hash: 5fc3f4c5ebf79efd3ad8cb4a04dc741a23c5e358

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ad6b04234f969d847dbd4cdcfdecd1eec8642ec9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:04 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module:[ICL MRC][Retrain failed on lpddr4x in byte mode - memory test failure]
Issue:
LP4 write dq/dqs retraining caused memtest failure on Lp4x Bytemode device
Root cause:
Dev2/3 got zero ROCount value, and their register offsets were incorrect.
Solution:
1. DESWIZZLE_RANKPAIR offset fix for Dev2/3.
2. ROCOUNTTRAIN offset fix for Dev2/3.
3. MR18/19 - byte 0 is used for dev0/dev1, byte 2 is used for dev2/dev3

Original commit date: Wed May 23 18:14:30 2018 +0300
Change-Id: Iea536d8ec9cb961bd466224ded72c12019c3cc4b
Original commit hash: 5fe7bfdd0faeee4a670662702d61efa2562b60a1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 4eb3e158df786c211efe7964edd9ed5490a15956 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:03 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Wed May 23 11:58:31 2018 -0700
Original commit date: Wed May 23 11:58:31 2018 -0700
Original commit hash: 239bf3f04e58e4c82b8435a1ceeb3f0626d1fd32

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 1f5d2e7b65948d0b362d060cd7df7707991a0412 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:33:01 2018 -0700 
-------------------------------------------------------------------------------- 
[ICP-LP B0][CAVs]:Unable to enter C10 intermittently when PME Wake is enabled in bios
Hsd-es-id: 1407141964
Original commit date: Fri May 18 11:50:05 2018 -0700
Change-Id: I9173a4b22187f7ad16bf84bd0772364a80b7ef53
Original commit hash: 9890b9b34961e089f6f94b0bca4126843ed1e2b5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
IceLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: 82a34f562ba5974a8fa1dff539b1856ee70a3d16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:57 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed May 23 07:19:32 2018 +0000
Original commit date: Wed May 23 07:19:32 2018 +0000
Original commit hash: e2cd8bd598476a052df62f7efe021b587bcb3a48

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b1b912b7439c1843977534aa739b4f714c5fcae4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:56 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Wed May 23 00:08:07 2018 -0700
Original commit date: Wed May 23 00:08:07 2018 -0700
Original commit hash: 80c97ca6309b4c0a5993f92512f340dd5ba2b1bb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0e17f7bf2002115c5fda590c9ff22bd78b0a687d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:55 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Wed May 23 00:03:05 2018 -0700
Original commit date: Wed May 23 00:03:05 2018 -0700
Original commit hash: 99347d9dadab74912dc692275566843375b274bc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: eaba873abcdc2a5abf0e0a5f5e5858873e3a9a8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:54 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Integrated RS4 TBT security requirements from CFL/CNL to ICL. Move the lib from platform package to silicon package.
Hsd-es-id: 2202718713
Original commit date: Sun Apr 1 21:31:26 2018 -0700
Change-Id: I7f7e4ad2c7b243231d4f3e95c55d6de6fb6b80c0
Original commit hash: ae7cd299e653976af2792788ef84c3e1f28edcfe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SetupId.h
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgCommonLib.dsc
IceLakeSiliconPkg/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.c

================================================================================ 
Commit: 6d0cd11216195d3d3b9f912d5eed2d1fd3dc636d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:51 2018 -0700 
-------------------------------------------------------------------------------- 
FREEDOS 1.2 boot hangs on blinking cursor
Update Leggacy Usb Drivers for ICL
Hsd-es-id: <1407089001>
Tracker-link:https://hsdes.intel.com/resource/1407089001
Original commit date: Fri May 18 14:09:52 2018 +0800
Change-Id: I097ed1ddd352778ad59b3d6c4820d76f24776afa
Original commit hash: 1ef1cb3ce794b8d0196275bf7b990fd58a2c42a6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 11864a8010d410e322e7b5e6b332db6fd9aa19f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:49 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: [ICL MRC] Add a setup option to force training on Warm flow
Changes:
Add a setup option to force MRC training on Warm flow.
This was requested by customer enabling team.
Add a new MEMORY_CONFIGURATION policy member: TrainOnWarm  // 0 - disabled, 1 - enabled

Original commit date: Mon May 14 16:53:13 2018 +0300
Change-Id: Id548c7020c53f24d066b5e4290d589d084a8d79d
Original commit hash: 6f831216081349aa88b879aeb08f4cde5f916147

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakePlatSamplePkg/Setup/UqiList.uni
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: aa44cf3dd6ffe5aef3627536ab8682b1bf14d77c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:47 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue May 22 21:59:22 2018 +0000
Original commit date: Tue May 22 21:59:22 2018 +0000
Original commit hash: 2ad0fa7eeae5b14d5172f598d5bd66376977b39a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6bf62213b25361122970440d10e33f949465986b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:46 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-U][LP4][B1][ddrcrdatadfecontrol0rank0 register is configured incorrectly in RMT in cold reset]
Issue:
MRC writes to DfeControl0Rank0 register during RMT, which is unexpected.
Root cause:
During RMT we find WrLevel margin by sweeping TxDqOffset and TxDqsOffset together.
This is done in ChangeMargin using DataOffsetTrain register, which is not per rank.
TxDqsOffset change has a side effect of DQS DCC update, which is per rank.
The rank parameter was not passed into GetSet for TxDqsOffset, causing wrong offset calculation for GsmIocDccDataTrainDqsVal and GsmIocDccAipCbDqs.
Solution:
ChangeMargin: pass rank parameter into GetSet when WrLevel parameter is used.
Add extra protection in GetSet HAL to ASSERT in such cases.

Original commit date: Tue May 22 13:07:07 2018 -0700
Change-Id: I77d87f44dbfc74b8fd3859d96970d9e3249ea87a
Original commit hash: 2d01bf2ab3d99c1b74aa1dd1da87e805ddad2b99

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 826200f7e8addce7b69c6c551894438c891b5ee0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:44 2018 -0700 
-------------------------------------------------------------------------------- 
[TME] Security requirement for IA32_DEBUG_INTERFACE MSR.
-Lock IA32_DEBUG_INTERFACE MSR prior to TME Initialization
-Move BIOS Guard Hob generation to allow for enabling of IA32_DEBUG_INTERFACE MSR if Debug Signed BIOS Guard module is present
Hsd-es-id: 1209871116
Original commit date: Fri May 18 12:46:35 2018 -0700
Change-Id: I2e5cf1d48d326049d14b4d880f497378a2215b94
Original commit hash: 99af2b78d5597c5181812d2036ca998fb74ad3c2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c

================================================================================ 
Commit: dd30a721640b307446c22e8c2d4aca59304e96d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:42 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Tue May 22 12:00:09 2018 -0700
Original commit date: Tue May 22 12:00:09 2018 -0700
Original commit hash: d31f9ef4f058478923184f05e4eb1867eaee0cf1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 51c3443814b9c5800c8ab9773d635346ac1d0ddd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:41 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: HD-A link freq not getting set to 6MHz when selected in bios
On changing the HDA link freq to 6 MHz in bios, the corresponding register is still reading 0x2, which corresponds to 24 MHz
For link freq to be set to 6MHz, the value should be 0x0.
Hsd-es-id: 1407150961
Original commit date: Tue May 15 11:49:30 2018 -0700
Change-Id: Ie6df1246c4f070f0ac8f92e15a0a68c3652434d9
Original commit hash: 6bd1d19f6ae8d4570a94c577ce0c89980e90400c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: c6ee83e9ace0b5abf902ec7c9326096133b892c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:38 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue May 22 12:58:51 2018 +0000
Original commit date: Tue May 22 12:58:51 2018 +0000
Original commit hash: 397792808f3c3656502a86bd0d1c7b2c10d906f5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 278d27f71da538b5604bcda664e5792b74cefd26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:37 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: Clear SV SGX no longer needed BIOS code
There are three capabilities that are no longer needed for SGX SV.
1.SvReservedMemoryBellowPrmrr
2.SelectiveEnableSgx
3.EnableSgx7a

Original commit date: Tue May 15 17:22:28 2018 +0800
Change-Id: Iadd6306ebf9e8a8590b629adc011bec4ff9da559
Original commit hash: 0566926614774d3166c98bf5632eceb1a47b7ba7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/UqiList.uni
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: ffa135630b212cad10155c567924e047ee855755 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:33 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS to support FIPS 140-2 Level 1 for CSME
- create a new configuration manu FIPS Configuration under PCH FW Configuration
- get from CSME and show current FIPS mode
- set based FIPS mode based on setup option

Original commit date: Fri May 18 13:37:09 2018 +0200
Change-Id: I4d85c30ddf090e7947b8c7898e29a1774d31f355
Original commit hash: 5687dcef8a2b00c1787ceec4af475b0c9bfa33cb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/SetupId.h
IceLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
IceLakeSiliconPkg/Me/Include/MkhiMsgs.h
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 156576cf36f6660d3995af41e6d741c4d2549763 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:32 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Tue May 22 00:08:08 2018 -0700
Original commit date: Tue May 22 00:08:08 2018 -0700
Original commit hash: 9aa2e11d3f681c6ebe7332e9a0180d8e43dcf775

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0dc94e2766585440ac6abcaacf4f7aa97129b9f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:31 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Tue May 22 00:03:26 2018 -0700
Original commit date: Tue May 22 00:03:26 2018 -0700
Original commit hash: 077fdae1d67213ba673793b5e0c85c87243e152a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 85e96d74386615398651114938e8bd0ab325d058 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:27 2018 -0700 
-------------------------------------------------------------------------------- 
[REVERT]PPV change - PPV Change- Post Time reduction: remove waiting Hotkey entered by user
Reverting changes as they are causing build Errors.
Hsd-es-id: 2203455672
Original commit date: Mon May 21 16:09:03 2018 -0700
Change-Id: I7411ac7d6a6acdf89444a08b3566ef4c5918e617
Original commit hash: f59882e40472760f9f4bfee139793e12791c126c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c

================================================================================ 
Commit: 4f2ad8c833f14039cefa477aff5e1bdcde16d59a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:16 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon May 21 00:16:12 2018 -0700
Original commit date: Mon May 21 00:16:12 2018 -0700
Original commit hash: cb6e5c10a8a318cffbb406eadb94ae676f3eeafe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7af25cd28dfa2a0636e1330f5c4aec7a16bbcc94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:15 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon May 21 00:07:49 2018 -0700
Original commit date: Mon May 21 00:07:49 2018 -0700
Original commit hash: 68b45ed8603375be28504d0ac611e73b22610e9b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 128c40b7633f0fecd157b755da39e29980ef2385 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:14 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Mon May 21 00:03:24 2018 -0700
Original commit date: Mon May 21 00:03:24 2018 -0700
Original commit hash: 0687127b7cb5f20d795a89335e1c332181a6b848

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 39a809216cd2686dcb91c6b8804b468fa1378d53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:11 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Sun May 20 12:15:54 2018 -0700
Original commit date: Sun May 20 12:15:54 2018 -0700
Original commit hash: f42da6340bf076ce5da896a5930eccc7853a7416

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/ITbtNvsAreaDef.h

================================================================================ 
Commit: d9006426bcca3689b93ef72e5ae6064c84f1890a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Sun May 20 11:58:11 2018 -0700
Original commit date: Sun May 20 11:58:11 2018 -0700
Original commit hash: cff97ff67bb5ce03a289568cc3f13323d18f64a8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 05cb1863234cb22f627f64e1155df4ab881fef26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:08 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sun May 20 00:08:15 2018 -0700
Original commit date: Sun May 20 00:08:15 2018 -0700
Original commit hash: deb9e247d1cb0fc5899645a0bf8379fa50e581e2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: cf7e688790862717b469924bd8fc3656faa7682d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:07 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sun May 20 00:03:00 2018 -0700
Original commit date: Sun May 20 00:03:00 2018 -0700
Original commit hash: f1b14bc3f423c0de38991ca5e0be2d484f5d1a20

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 8b5b33ee0652e00bdb9a107f1dc982a7f2694a62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:06 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space
Sat May 19 17:11:24 2018 -0700
Original commit date: Sat May 19 17:11:24 2018 -0700
Original commit hash: ab3f8e622002aa3eca6811f5afe7225666f6a07e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
IceLakeSiliconPkg/Amt/Include/Library/DxeAmtHeciLib.h
IceLakeSiliconPkg/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/ITbtNvsAreaDef.h

================================================================================ 
Commit: b6966910f34a232b08d3e80affd1c8007f9c80fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:04 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sat May 19 00:08:16 2018 -0700
Original commit date: Sat May 19 00:08:16 2018 -0700
Original commit hash: 7de2e09f2527cb2dbbdec193029ee6f2b60f7910

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ed64f17836dc9b425be87094e89801908360e447 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:04 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sat May 19 00:03:08 2018 -0700
Original commit date: Sat May 19 00:03:08 2018 -0700
Original commit hash: c36899e0290439ba8376160ae60f586ba97a024a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 31c5edc4c1a284df0c55fc6250dba58d8a8c16e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:01 2018 -0700 
-------------------------------------------------------------------------------- 
PPV change - PPV Change- Post Time reduction: remove waiting Hotkey entered by user
Port SKX changes from HSD 5385324 to remove wait for Hotkey in Boot Options.
Hsd-es-id: 2203455672
Original commit date: Fri Apr 27 12:00:39 2018 -0700
Change-Id: I15deb9ecb058442c1fe6803f5ca37b959b3109bd
Original commit hash: 54c575e0d74c1a29ffe39568dcdbab791df5b914

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c

================================================================================ 
Commit: 90b779bb983a286872e0ce9f3228fcb9dda1f147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:32:00 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: [CAVs]: Underruns observed with playback on HDA coupled mode with PKG C6 enabled
MMIO register (LTRC.GB) must be written after Controller Reset# de-assert (ie. GCTL.CRSTB = 1).
Hsd-es-id: 1406987144
Original commit date: Tue May 15 12:13:17 2018 -0700
Change-Id: Icc758aa7c4cbf67cc6545ece3365e40d642fec86
Original commit hash: 96bb0ac5d0f57f010cafd9eccd6776c6dd210a34

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: b133a286d6e93b4f812d638a7e8753068f59a467 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:31:56 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Fri May 18 11:59:28 2018 -0700
Original commit date: Fri May 18 11:59:28 2018 -0700
Original commit hash: 215a215dc57c273ebe102a9e26261accaa8ce5ce

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: fc140d9574cc9ef9c6be6f3890e8a57da2887d47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:31:55 2018 -0700 
-------------------------------------------------------------------------------- 
Add Pcie Clock Gating and Xhci Access Control Knob
Add back PCie Clock Gating Disable.
Create Knob for Xhci Access Control.
Hsd-es-id: https
Original commit date: Mon May 14 13:20:57 2018 -0500
Change-Id: I001d502759a2c4ef2a1249fca1ae57cb636c5c57
Original commit hash: cd30e878e5b49e1781ec42e5f824aa56d2bbb1ac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c

================================================================================ 
Commit: 7e283337b314f3f2d581a03ce810a453d2229c1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:31:54 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL_R][VMD] Dynamic detection of storage devices for VMD.
1. Implementation of the dynamic detection of PCIe storage devices
   connected to the Peg60 north port and to the PCH PCIe root ports.
2. Detection of SATA controller.
3. Dynamically changing the setup option to expose the detected devices.
Hsd-es-id: 1406447248
Original commit date: Mon Apr 30 22:05:18 2018 -0700
Change-Id: Ia53e10404f09426a15713d86bcacea213c6b6571
Original commit hash: 141115d8892458fb53f349b4744355dfeba3422c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: cde1a8ca2761a927e4315916723d004f148d775b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:31:49 2018 -0700 
-------------------------------------------------------------------------------- 
XHCI Access Control Lock before Program Interrupt Pin Issue
Moved xHCI lock function call out of XhciConfigure function to allow for
interrupt programming before locking of registers
Hsd-es-id: 1504776842
Original commit date: Thu May 17 16:33:22 2018 +0200
Change-Id: I7a80b8ddf2d211ac88c7ae57d0b3796c6721db78
Original commit hash: fd9c42cac17f2c5a35b84f07503ecfa52a16b1be

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: df9a39fc2b98f4099af7b2f26922f924a265701d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:31:48 2018 -0700 
-------------------------------------------------------------------------------- 
Merge SHA-ID: 0ac68a0ce866f1a2e940fbf6938516bf628511d3
[RCR] add "AMT BIOS SYNCH INFO" MKHI message back to ME12/ME13
Resolution: Add HeciAmtBiosSyncInfo command back as customer request.

Original commit date: Thu May 10 14:32:41 2018 +0800
Change-Id: Ie871f94c4382bf07fb477d79c3222729d2738f14
Original commit hash: 8b7596216e567c02e9452e09828c41ce889cfe27

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Amt/Include/Library/DxeAmtHeciLib.h
IceLakeSiliconPkg/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
IceLakeSiliconPkg/Me/Include/MkhiMsgs.h

================================================================================ 
Commit: 632ef9355c097a88c4eb053de1cd4e8f97f23aeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:31:46 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Fri May 18 00:08:14 2018 -0700
Original commit date: Fri May 18 00:08:14 2018 -0700
Original commit hash: b81a9f4186ff85c96786a1dc0857db845309e023

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 84128a3af9bf5860fc1e29e4ab837738d31ff9a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 29 11:31:46 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Fri May 18 00:03:14 2018 -0700
Original commit date: Fri May 18 00:03:14 2018 -0700
Original commit hash: 3db27c12c306565746f4f86926203056b02d22cb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
