# Modified-Booth-Radix-4-CLA
A verilog project to demonstrate multiplication process of the computer using Modified Booth Radix-4 algorithm. This code runs on altera FPGA board.

### Design:
![image 1](https://i.imgur.com/sGXPyVM.png)

### Verilog Code:
![image 2](https://i.imgur.com/A6I3f5S.jpg)

### FPGA Board:
![image 2](https://i.imgur.com/JLOvk7G.jpg)

### Test Bench:
![image 2](https://i.imgur.com/viW3yyi.jpg)
