/*
 * MIT License
 *
 * Copyright (c) 2023 Carnegie Mellon University
 *
 * This file is part of RoWild.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
*/

// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010i-clg225-1L,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.532600,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=80,HLS_SYN_DSP=0,HLS_SYN_FF=16324,HLS_SYN_LUT=24353,HLS_VERSION=2023_2}" *)

module main (
    ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    ap_return
);

    parameter ap_ST_fsm_state1 = 164'd1;
    parameter ap_ST_fsm_state2 = 164'd2;
    parameter ap_ST_fsm_state3 = 164'd4;
    parameter ap_ST_fsm_state4 = 164'd8;
    parameter ap_ST_fsm_state5 = 164'd16;
    parameter ap_ST_fsm_state6 = 164'd32;
    parameter ap_ST_fsm_state7 = 164'd64;
    parameter ap_ST_fsm_state8 = 164'd128;
    parameter ap_ST_fsm_state9 = 164'd256;
    parameter ap_ST_fsm_state10 = 164'd512;
    parameter ap_ST_fsm_state11 = 164'd1024;
    parameter ap_ST_fsm_state12 = 164'd2048;
    parameter ap_ST_fsm_state13 = 164'd4096;
    parameter ap_ST_fsm_state14 = 164'd8192;
    parameter ap_ST_fsm_state15 = 164'd16384;
    parameter ap_ST_fsm_state16 = 164'd32768;
    parameter ap_ST_fsm_state17 = 164'd65536;
    parameter ap_ST_fsm_state18 = 164'd131072;
    parameter ap_ST_fsm_state19 = 164'd262144;
    parameter ap_ST_fsm_state20 = 164'd524288;
    parameter ap_ST_fsm_state21 = 164'd1048576;
    parameter ap_ST_fsm_state22 = 164'd2097152;
    parameter ap_ST_fsm_state23 = 164'd4194304;
    parameter ap_ST_fsm_state24 = 164'd8388608;
    parameter ap_ST_fsm_state25 = 164'd16777216;
    parameter ap_ST_fsm_state26 = 164'd33554432;
    parameter ap_ST_fsm_state27 = 164'd67108864;
    parameter ap_ST_fsm_state28 = 164'd134217728;
    parameter ap_ST_fsm_state29 = 164'd268435456;
    parameter ap_ST_fsm_state30 = 164'd536870912;
    parameter ap_ST_fsm_state31 = 164'd1073741824;
    parameter ap_ST_fsm_state32 = 164'd2147483648;
    parameter ap_ST_fsm_state33 = 164'd4294967296;
    parameter ap_ST_fsm_state34 = 164'd8589934592;
    parameter ap_ST_fsm_state35 = 164'd17179869184;
    parameter ap_ST_fsm_state36 = 164'd34359738368;
    parameter ap_ST_fsm_state37 = 164'd68719476736;
    parameter ap_ST_fsm_state38 = 164'd137438953472;
    parameter ap_ST_fsm_state39 = 164'd274877906944;
    parameter ap_ST_fsm_state40 = 164'd549755813888;
    parameter ap_ST_fsm_state41 = 164'd1099511627776;
    parameter ap_ST_fsm_state42 = 164'd2199023255552;
    parameter ap_ST_fsm_state43 = 164'd4398046511104;
    parameter ap_ST_fsm_state44 = 164'd8796093022208;
    parameter ap_ST_fsm_state45 = 164'd17592186044416;
    parameter ap_ST_fsm_state46 = 164'd35184372088832;
    parameter ap_ST_fsm_state47 = 164'd70368744177664;
    parameter ap_ST_fsm_state48 = 164'd140737488355328;
    parameter ap_ST_fsm_state49 = 164'd281474976710656;
    parameter ap_ST_fsm_state50 = 164'd562949953421312;
    parameter ap_ST_fsm_state51 = 164'd1125899906842624;
    parameter ap_ST_fsm_state52 = 164'd2251799813685248;
    parameter ap_ST_fsm_state53 = 164'd4503599627370496;
    parameter ap_ST_fsm_state54 = 164'd9007199254740992;
    parameter ap_ST_fsm_state55 = 164'd18014398509481984;
    parameter ap_ST_fsm_state56 = 164'd36028797018963968;
    parameter ap_ST_fsm_state57 = 164'd72057594037927936;
    parameter ap_ST_fsm_state58 = 164'd144115188075855872;
    parameter ap_ST_fsm_state59 = 164'd288230376151711744;
    parameter ap_ST_fsm_state60 = 164'd576460752303423488;
    parameter ap_ST_fsm_state61 = 164'd1152921504606846976;
    parameter ap_ST_fsm_state62 = 164'd2305843009213693952;
    parameter ap_ST_fsm_state63 = 164'd4611686018427387904;
    parameter ap_ST_fsm_state64 = 164'd9223372036854775808;
    parameter ap_ST_fsm_state65 = 164'd18446744073709551616;
    parameter ap_ST_fsm_state66 = 164'd36893488147419103232;
    parameter ap_ST_fsm_state67 = 164'd73786976294838206464;
    parameter ap_ST_fsm_state68 = 164'd147573952589676412928;
    parameter ap_ST_fsm_state69 = 164'd295147905179352825856;
    parameter ap_ST_fsm_state70 = 164'd590295810358705651712;
    parameter ap_ST_fsm_state71 = 164'd1180591620717411303424;
    parameter ap_ST_fsm_state72 = 164'd2361183241434822606848;
    parameter ap_ST_fsm_state73 = 164'd4722366482869645213696;
    parameter ap_ST_fsm_state74 = 164'd9444732965739290427392;
    parameter ap_ST_fsm_state75 = 164'd18889465931478580854784;
    parameter ap_ST_fsm_state76 = 164'd37778931862957161709568;
    parameter ap_ST_fsm_state77 = 164'd75557863725914323419136;
    parameter ap_ST_fsm_state78 = 164'd151115727451828646838272;
    parameter ap_ST_fsm_state79 = 164'd302231454903657293676544;
    parameter ap_ST_fsm_state80 = 164'd604462909807314587353088;
    parameter ap_ST_fsm_state81 = 164'd1208925819614629174706176;
    parameter ap_ST_fsm_state82 = 164'd2417851639229258349412352;
    parameter ap_ST_fsm_state83 = 164'd4835703278458516698824704;
    parameter ap_ST_fsm_state84 = 164'd9671406556917033397649408;
    parameter ap_ST_fsm_state85 = 164'd19342813113834066795298816;
    parameter ap_ST_fsm_state86 = 164'd38685626227668133590597632;
    parameter ap_ST_fsm_state87 = 164'd77371252455336267181195264;
    parameter ap_ST_fsm_state88 = 164'd154742504910672534362390528;
    parameter ap_ST_fsm_state89 = 164'd309485009821345068724781056;
    parameter ap_ST_fsm_state90 = 164'd618970019642690137449562112;
    parameter ap_ST_fsm_state91 = 164'd1237940039285380274899124224;
    parameter ap_ST_fsm_state92 = 164'd2475880078570760549798248448;
    parameter ap_ST_fsm_state93 = 164'd4951760157141521099596496896;
    parameter ap_ST_fsm_state94 = 164'd9903520314283042199192993792;
    parameter ap_ST_fsm_state95 = 164'd19807040628566084398385987584;
    parameter ap_ST_fsm_state96 = 164'd39614081257132168796771975168;
    parameter ap_ST_fsm_state97 = 164'd79228162514264337593543950336;
    parameter ap_ST_fsm_state98 = 164'd158456325028528675187087900672;
    parameter ap_ST_fsm_state99 = 164'd316912650057057350374175801344;
    parameter ap_ST_fsm_state100 = 164'd633825300114114700748351602688;
    parameter ap_ST_fsm_state101 = 164'd1267650600228229401496703205376;
    parameter ap_ST_fsm_state102 = 164'd2535301200456458802993406410752;
    parameter ap_ST_fsm_state103 = 164'd5070602400912917605986812821504;
    parameter ap_ST_fsm_state104 = 164'd10141204801825835211973625643008;
    parameter ap_ST_fsm_state105 = 164'd20282409603651670423947251286016;
    parameter ap_ST_fsm_state106 = 164'd40564819207303340847894502572032;
    parameter ap_ST_fsm_state107 = 164'd81129638414606681695789005144064;
    parameter ap_ST_fsm_state108 = 164'd162259276829213363391578010288128;
    parameter ap_ST_fsm_state109 = 164'd324518553658426726783156020576256;
    parameter ap_ST_fsm_state110 = 164'd649037107316853453566312041152512;
    parameter ap_ST_fsm_state111 = 164'd1298074214633706907132624082305024;
    parameter ap_ST_fsm_state112 = 164'd2596148429267413814265248164610048;
    parameter ap_ST_fsm_state113 = 164'd5192296858534827628530496329220096;
    parameter ap_ST_fsm_state114 = 164'd10384593717069655257060992658440192;
    parameter ap_ST_fsm_state115 = 164'd20769187434139310514121985316880384;
    parameter ap_ST_fsm_state116 = 164'd41538374868278621028243970633760768;
    parameter ap_ST_fsm_state117 = 164'd83076749736557242056487941267521536;
    parameter ap_ST_fsm_state118 = 164'd166153499473114484112975882535043072;
    parameter ap_ST_fsm_state119 = 164'd332306998946228968225951765070086144;
    parameter ap_ST_fsm_state120 = 164'd664613997892457936451903530140172288;
    parameter ap_ST_fsm_state121 = 164'd1329227995784915872903807060280344576;
    parameter ap_ST_fsm_state122 = 164'd2658455991569831745807614120560689152;
    parameter ap_ST_fsm_state123 = 164'd5316911983139663491615228241121378304;
    parameter ap_ST_fsm_state124 = 164'd10633823966279326983230456482242756608;
    parameter ap_ST_fsm_state125 = 164'd21267647932558653966460912964485513216;
    parameter ap_ST_fsm_state126 = 164'd42535295865117307932921825928971026432;
    parameter ap_ST_fsm_state127 = 164'd85070591730234615865843651857942052864;
    parameter ap_ST_fsm_state128 = 164'd170141183460469231731687303715884105728;
    parameter ap_ST_fsm_state129 = 164'd340282366920938463463374607431768211456;
    parameter ap_ST_fsm_state130 = 164'd680564733841876926926749214863536422912;
    parameter ap_ST_fsm_state131 = 164'd1361129467683753853853498429727072845824;
    parameter ap_ST_fsm_state132 = 164'd2722258935367507707706996859454145691648;
    parameter ap_ST_fsm_state133 = 164'd5444517870735015415413993718908291383296;
    parameter ap_ST_fsm_state134 = 164'd10889035741470030830827987437816582766592;
    parameter ap_ST_fsm_state135 = 164'd21778071482940061661655974875633165533184;
    parameter ap_ST_fsm_state136 = 164'd43556142965880123323311949751266331066368;
    parameter ap_ST_fsm_state137 = 164'd87112285931760246646623899502532662132736;
    parameter ap_ST_fsm_state138 = 164'd174224571863520493293247799005065324265472;
    parameter ap_ST_fsm_state139 = 164'd348449143727040986586495598010130648530944;
    parameter ap_ST_fsm_state140 = 164'd696898287454081973172991196020261297061888;
    parameter ap_ST_fsm_state141 = 164'd1393796574908163946345982392040522594123776;
    parameter ap_ST_fsm_state142 = 164'd2787593149816327892691964784081045188247552;
    parameter ap_ST_fsm_state143 = 164'd5575186299632655785383929568162090376495104;
    parameter ap_ST_fsm_state144 = 164'd11150372599265311570767859136324180752990208;
    parameter ap_ST_fsm_state145 = 164'd22300745198530623141535718272648361505980416;
    parameter ap_ST_fsm_state146 = 164'd44601490397061246283071436545296723011960832;
    parameter ap_ST_fsm_state147 = 164'd89202980794122492566142873090593446023921664;
    parameter ap_ST_fsm_state148 = 164'd178405961588244985132285746181186892047843328;
    parameter ap_ST_fsm_state149 = 164'd356811923176489970264571492362373784095686656;
    parameter ap_ST_fsm_state150 = 164'd713623846352979940529142984724747568191373312;
    parameter ap_ST_fsm_state151 = 164'd1427247692705959881058285969449495136382746624;
    parameter ap_ST_fsm_state152 = 164'd2854495385411919762116571938898990272765493248;
    parameter ap_ST_fsm_state153 = 164'd5708990770823839524233143877797980545530986496;
    parameter ap_ST_fsm_state154 = 164'd11417981541647679048466287755595961091061972992;
    parameter ap_ST_fsm_state155 = 164'd22835963083295358096932575511191922182123945984;
    parameter ap_ST_fsm_state156 = 164'd45671926166590716193865151022383844364247891968;
    parameter ap_ST_fsm_state157 = 164'd91343852333181432387730302044767688728495783936;
    parameter ap_ST_fsm_state158 = 164'd182687704666362864775460604089535377456991567872;
    parameter ap_ST_fsm_state159 = 164'd365375409332725729550921208179070754913983135744;
    parameter ap_ST_fsm_state160 = 164'd730750818665451459101842416358141509827966271488;
    parameter ap_ST_fsm_state161 = 164'd1461501637330902918203684832716283019655932542976;
    parameter ap_ST_fsm_state162 = 164'd2923003274661805836407369665432566039311865085952;
    parameter ap_ST_fsm_state163 = 164'd5846006549323611672814739330865132078623730171904;
    parameter ap_ST_fsm_state164 = 164'd11692013098647223345629478661730264157247460343808;

    input ap_clk;
    input ap_rst;
    input ap_start;
    output ap_done;
    output ap_idle;
    output ap_ready;
    output [31:0] ap_return;

    reg ap_done;
    reg ap_idle;
    reg ap_ready;

    (* fsm_encoding = "none" *) reg   [163:0] ap_CS_fsm;
    wire    ap_CS_fsm_state1;
    wire   [63:0] grp_fu_183_p2;
    reg   [63:0] reg_202;
    wire    ap_CS_fsm_state15;
    wire    ap_CS_fsm_state83;
    wire    ap_CS_fsm_state104;
    wire   [63:0] grp_fu_194_p2;
    reg   [63:0] reg_208;
    wire    ap_CS_fsm_state74;
    wire    ap_CS_fsm_state76;
    wire    grp_sin_or_cos_double_s_fu_124_ap_done;
    wire    grp_sin_or_cos_double_s_fu_143_ap_done;
    reg    ap_block_state76_on_subcall_done;
    wire   [63:0] grp_fu_172_p2;
    reg   [63:0] reg_217;
    wire    ap_CS_fsm_state90;
    wire   [9:0] i_6_fu_236_p2;
    reg   [9:0] i_6_reg_614;
    wire    ap_CS_fsm_state3;
    wire   [31:0] zext_ln42_fu_242_p1;
    wire   [10:0] add_ln43_fu_250_p2;
    reg   [10:0] add_ln43_reg_624;
    wire    ap_CS_fsm_state4;
    wire   [31:0] zext_ln43_fu_256_p1;
    wire    ap_CS_fsm_state5;
    wire   [63:0] grp_fu_199_p1;
    reg   [63:0] conv3_reg_634;
    wire    ap_CS_fsm_state8;
    reg   [63:0] conv5_reg_639;
    wire    ap_CS_fsm_state10;
    reg   [63:0] mul6_reg_644;
    wire    ap_CS_fsm_state17;
    wire   [63:0] grp_sin_or_cos_double_s_fu_124_ap_return;
    reg   [63:0] dx_reg_649;
    wire   [63:0] grp_sin_or_cos_double_s_fu_143_ap_return;
    reg   [63:0] dy_reg_655;
    reg   [10:0] tmp_3_reg_661;
    wire    ap_CS_fsm_state77;
    wire   [51:0] trunc_ln57_fu_275_p1;
    reg   [51:0] trunc_ln57_reg_666;
    wire   [63:0] grp_fu_189_p2;
    reg   [63:0] mul32_i_reg_671;
    wire   [63:0] grp_fu_177_p2;
    reg   [63:0] dc_2_reg_676;
    reg   [0:0] xs_sign_reg_681;
    wire    ap_CS_fsm_state91;
    wire   [0:0] tmp_fu_330_p3;
    reg   [0:0] tmp_reg_686;
    reg   [31:0] tmp_s_reg_691;
    reg   [31:0] tmp_16_reg_696;
    reg   [0:0] xs_sign_2_reg_701;
    wire   [0:0] tmp_25_fu_445_p3;
    reg   [0:0] tmp_25_reg_706;
    reg   [31:0] tmp_17_reg_711;
    reg   [31:0] tmp_18_reg_716;
    wire   [31:0] result_12_fu_522_p3;
    reg   [31:0] result_12_reg_721;
    wire    ap_CS_fsm_state92;
    wire   [31:0] result_fu_540_p3;
    reg   [31:0] result_reg_727;
    wire   [0:0] tmp_26_fu_547_p3;
    reg   [0:0] tmp_26_reg_733;
    wire   [0:0] and_ln69_fu_565_p2;
    reg   [0:0] and_ln69_reg_737;
    wire    ap_CS_fsm_state93;
    wire   [6:0] trunc_ln70_1_fu_578_p1;
    reg   [6:0] trunc_ln70_1_reg_746;
    wire    ap_CS_fsm_state95;
    reg   [13:0] this_grid_addr_reg_756;
    wire    ap_CS_fsm_state96;
    wire   [63:0] ogm_grid_q0;
    reg   [63:0] this_grid_load_reg_761;
    wire    ap_CS_fsm_state97;
    reg   [63:0] div58_i_reg_767;
    wire    ap_CS_fsm_state163;
    reg   [13:0] ogm_grid_address0;
    reg    ogm_grid_ce0;
    reg    ogm_grid_we0;
    reg   [63:0] ogm_grid_d0;
    wire    grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_start;
    wire    grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_done;
    wire    grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_idle;
    wire    grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_ready;
    wire   [13:0] grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ogm_grid_address0;
    wire    grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ogm_grid_ce0;
    wire    grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ogm_grid_we0;
    wire   [63:0] grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ogm_grid_d0;
    wire    grp_sin_or_cos_double_s_fu_124_ap_start;
    wire    grp_sin_or_cos_double_s_fu_124_ap_idle;
    wire    grp_sin_or_cos_double_s_fu_124_ap_ready;
    wire    grp_sin_or_cos_double_s_fu_143_ap_start;
    wire    grp_sin_or_cos_double_s_fu_143_ap_idle;
    wire    grp_sin_or_cos_double_s_fu_143_ap_ready;
    wire    grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_start;
    wire    grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_done;
    wire    grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_idle;
    wire    grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_ready;
    wire   [13:0] grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ogm_grid_address0;
    wire    grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ogm_grid_ce0;
    wire    grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ogm_grid_we0;
    wire   [63:0] grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ogm_grid_d0;
    wire   [63:0] grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_172_p_din0;
    wire   [63:0] grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_172_p_din1;
    wire   [1:0] grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_172_p_opcode;
    wire    grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_172_p_ce;
    wire   [63:0] grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_194_p_din0;
    wire   [63:0] grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_194_p_din1;
    wire    grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_194_p_ce;
    reg    grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_start_reg;
    wire    ap_CS_fsm_state2;
    reg    grp_sin_or_cos_double_s_fu_124_ap_start_reg;
    wire    ap_CS_fsm_state75;
    reg    grp_sin_or_cos_double_s_fu_143_ap_start_reg;
    reg    grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_start_reg;
    wire    ap_CS_fsm_state78;
    wire   [63:0] zext_ln70_2_fu_584_p1;
    reg   [9:0] i_01_fu_98;
    wire    ap_CS_fsm_state164;
    reg   [63:0] grp_fu_172_p0;
    reg   [63:0] grp_fu_172_p1;
    wire    ap_CS_fsm_state84;
    wire    ap_CS_fsm_state98;
    reg   [63:0] grp_fu_183_p0;
    reg   [63:0] grp_fu_183_p1;
    wire    ap_CS_fsm_state9;
    wire    ap_CS_fsm_state11;
    reg   [63:0] grp_fu_194_p0;
    reg   [63:0] grp_fu_194_p1;
    wire    ap_CS_fsm_state16;
    wire    ap_CS_fsm_state18;
    wire    ap_CS_fsm_state105;
    reg   [31:0] grp_fu_199_p0;
    wire   [10:0] zext_ln42_1_fu_247_p1;
    wire   [63:0] bitcast_ln57_fu_260_p1;
    wire   [63:0] data_fu_280_p1;
    wire   [51:0] trunc_ln505_fu_302_p1;
    wire   [53:0] mantissa_fu_306_p4;
    wire   [10:0] xs_exp_fu_292_p4;
    wire   [11:0] zext_ln486_fu_320_p1;
    wire   [11:0] add_ln486_fu_324_p2;
    wire   [10:0] sub_ln18_fu_338_p2;
    wire  signed [11:0] sext_ln18_fu_344_p1;
    wire   [11:0] select_ln18_fu_348_p3;
    wire  signed [31:0] sext_ln18_4_fu_356_p1;
    wire   [136:0] zext_ln15_fu_316_p1;
    wire   [136:0] zext_ln18_fu_360_p1;
    wire   [136:0] lshr_ln18_fu_364_p2;
    wire   [136:0] shl_ln18_fu_370_p2;
    wire   [63:0] data_3_fu_396_p1;
    wire   [51:0] trunc_ln505_2_fu_417_p1;
    wire   [53:0] mantissa_2_fu_421_p4;
    wire   [10:0] xs_exp_2_fu_407_p4;
    wire   [11:0] zext_ln486_2_fu_435_p1;
    wire   [11:0] add_ln486_2_fu_439_p2;
    wire   [10:0] sub_ln18_2_fu_453_p2;
    wire  signed [11:0] sext_ln18_5_fu_459_p1;
    wire   [11:0] select_ln18_5_fu_463_p3;
    wire  signed [31:0] sext_ln18_6_fu_471_p1;
    wire   [136:0] zext_ln15_2_fu_431_p1;
    wire   [136:0] zext_ln18_2_fu_475_p1;
    wire   [136:0] lshr_ln18_2_fu_479_p2;
    wire   [136:0] shl_ln18_2_fu_485_p2;
    wire   [31:0] val_fu_511_p3;
    wire   [31:0] result_9_fu_516_p2;
    wire   [31:0] val_2_fu_529_p3;
    wire   [31:0] result_10_fu_534_p2;
    wire   [0:0] icmp_ln69_1_fu_560_p2;
    wire   [0:0] icmp_ln69_fu_555_p2;
    wire   [6:0] trunc_ln70_fu_571_p1;
    wire   [13:0] grp_fu_592_p3;
    wire   [6:0] grp_fu_592_p0;
    wire   [6:0] grp_fu_592_p1;
    wire   [6:0] grp_fu_592_p2;
    reg   [1:0] grp_fu_172_opcode;
    reg    grp_fu_172_ce;
    reg    grp_fu_183_ce;
    wire    ap_CS_fsm_state12;
    wire    ap_CS_fsm_state13;
    wire    ap_CS_fsm_state14;
    wire    ap_CS_fsm_state79;
    wire    ap_CS_fsm_state80;
    wire    ap_CS_fsm_state81;
    wire    ap_CS_fsm_state82;
    wire    ap_CS_fsm_state99;
    wire    ap_CS_fsm_state100;
    wire    ap_CS_fsm_state101;
    wire    ap_CS_fsm_state102;
    wire    ap_CS_fsm_state103;
    reg    grp_fu_189_ce;
    reg    grp_fu_194_ce;
    wire    ap_CS_fsm_state6;
    wire    ap_CS_fsm_state7;
    wire    ap_CS_fsm_state85;
    wire    ap_CS_fsm_state86;
    wire    ap_CS_fsm_state87;
    wire    ap_CS_fsm_state88;
    wire    ap_CS_fsm_state89;
    wire    ap_CS_fsm_state94;
    wire   [0:0] icmp_ln42_fu_230_p2;
    reg   [163:0] ap_NS_fsm;
    reg    ap_ST_fsm_state1_blk;
    reg    ap_ST_fsm_state2_blk;
    wire    ap_ST_fsm_state3_blk;
    wire    ap_ST_fsm_state4_blk;
    wire    ap_ST_fsm_state5_blk;
    wire    ap_ST_fsm_state6_blk;
    wire    ap_ST_fsm_state7_blk;
    wire    ap_ST_fsm_state8_blk;
    wire    ap_ST_fsm_state9_blk;
    wire    ap_ST_fsm_state10_blk;
    wire    ap_ST_fsm_state11_blk;
    wire    ap_ST_fsm_state12_blk;
    wire    ap_ST_fsm_state13_blk;
    wire    ap_ST_fsm_state14_blk;
    wire    ap_ST_fsm_state15_blk;
    wire    ap_ST_fsm_state16_blk;
    wire    ap_ST_fsm_state17_blk;
    wire    ap_ST_fsm_state18_blk;
    wire    ap_ST_fsm_state19_blk;
    wire    ap_ST_fsm_state20_blk;
    wire    ap_ST_fsm_state21_blk;
    wire    ap_ST_fsm_state22_blk;
    wire    ap_ST_fsm_state23_blk;
    wire    ap_ST_fsm_state24_blk;
    wire    ap_ST_fsm_state25_blk;
    wire    ap_ST_fsm_state26_blk;
    wire    ap_ST_fsm_state27_blk;
    wire    ap_ST_fsm_state28_blk;
    wire    ap_ST_fsm_state29_blk;
    wire    ap_ST_fsm_state30_blk;
    wire    ap_ST_fsm_state31_blk;
    wire    ap_ST_fsm_state32_blk;
    wire    ap_ST_fsm_state33_blk;
    wire    ap_ST_fsm_state34_blk;
    wire    ap_ST_fsm_state35_blk;
    wire    ap_ST_fsm_state36_blk;
    wire    ap_ST_fsm_state37_blk;
    wire    ap_ST_fsm_state38_blk;
    wire    ap_ST_fsm_state39_blk;
    wire    ap_ST_fsm_state40_blk;
    wire    ap_ST_fsm_state41_blk;
    wire    ap_ST_fsm_state42_blk;
    wire    ap_ST_fsm_state43_blk;
    wire    ap_ST_fsm_state44_blk;
    wire    ap_ST_fsm_state45_blk;
    wire    ap_ST_fsm_state46_blk;
    wire    ap_ST_fsm_state47_blk;
    wire    ap_ST_fsm_state48_blk;
    wire    ap_ST_fsm_state49_blk;
    wire    ap_ST_fsm_state50_blk;
    wire    ap_ST_fsm_state51_blk;
    wire    ap_ST_fsm_state52_blk;
    wire    ap_ST_fsm_state53_blk;
    wire    ap_ST_fsm_state54_blk;
    wire    ap_ST_fsm_state55_blk;
    wire    ap_ST_fsm_state56_blk;
    wire    ap_ST_fsm_state57_blk;
    wire    ap_ST_fsm_state58_blk;
    wire    ap_ST_fsm_state59_blk;
    wire    ap_ST_fsm_state60_blk;
    wire    ap_ST_fsm_state61_blk;
    wire    ap_ST_fsm_state62_blk;
    wire    ap_ST_fsm_state63_blk;
    wire    ap_ST_fsm_state64_blk;
    wire    ap_ST_fsm_state65_blk;
    wire    ap_ST_fsm_state66_blk;
    wire    ap_ST_fsm_state67_blk;
    wire    ap_ST_fsm_state68_blk;
    wire    ap_ST_fsm_state69_blk;
    wire    ap_ST_fsm_state70_blk;
    wire    ap_ST_fsm_state71_blk;
    wire    ap_ST_fsm_state72_blk;
    wire    ap_ST_fsm_state73_blk;
    wire    ap_ST_fsm_state74_blk;
    wire    ap_ST_fsm_state75_blk;
    reg    ap_ST_fsm_state76_blk;
    wire    ap_ST_fsm_state77_blk;
    reg    ap_ST_fsm_state78_blk;
    wire    ap_ST_fsm_state79_blk;
    wire    ap_ST_fsm_state80_blk;
    wire    ap_ST_fsm_state81_blk;
    wire    ap_ST_fsm_state82_blk;
    wire    ap_ST_fsm_state83_blk;
    wire    ap_ST_fsm_state84_blk;
    wire    ap_ST_fsm_state85_blk;
    wire    ap_ST_fsm_state86_blk;
    wire    ap_ST_fsm_state87_blk;
    wire    ap_ST_fsm_state88_blk;
    wire    ap_ST_fsm_state89_blk;
    wire    ap_ST_fsm_state90_blk;
    wire    ap_ST_fsm_state91_blk;
    wire    ap_ST_fsm_state92_blk;
    wire    ap_ST_fsm_state93_blk;
    wire    ap_ST_fsm_state94_blk;
    wire    ap_ST_fsm_state95_blk;
    wire    ap_ST_fsm_state96_blk;
    wire    ap_ST_fsm_state97_blk;
    wire    ap_ST_fsm_state98_blk;
    wire    ap_ST_fsm_state99_blk;
    wire    ap_ST_fsm_state100_blk;
    wire    ap_ST_fsm_state101_blk;
    wire    ap_ST_fsm_state102_blk;
    wire    ap_ST_fsm_state103_blk;
    wire    ap_ST_fsm_state104_blk;
    wire    ap_ST_fsm_state105_blk;
    wire    ap_ST_fsm_state106_blk;
    wire    ap_ST_fsm_state107_blk;
    wire    ap_ST_fsm_state108_blk;
    wire    ap_ST_fsm_state109_blk;
    wire    ap_ST_fsm_state110_blk;
    wire    ap_ST_fsm_state111_blk;
    wire    ap_ST_fsm_state112_blk;
    wire    ap_ST_fsm_state113_blk;
    wire    ap_ST_fsm_state114_blk;
    wire    ap_ST_fsm_state115_blk;
    wire    ap_ST_fsm_state116_blk;
    wire    ap_ST_fsm_state117_blk;
    wire    ap_ST_fsm_state118_blk;
    wire    ap_ST_fsm_state119_blk;
    wire    ap_ST_fsm_state120_blk;
    wire    ap_ST_fsm_state121_blk;
    wire    ap_ST_fsm_state122_blk;
    wire    ap_ST_fsm_state123_blk;
    wire    ap_ST_fsm_state124_blk;
    wire    ap_ST_fsm_state125_blk;
    wire    ap_ST_fsm_state126_blk;
    wire    ap_ST_fsm_state127_blk;
    wire    ap_ST_fsm_state128_blk;
    wire    ap_ST_fsm_state129_blk;
    wire    ap_ST_fsm_state130_blk;
    wire    ap_ST_fsm_state131_blk;
    wire    ap_ST_fsm_state132_blk;
    wire    ap_ST_fsm_state133_blk;
    wire    ap_ST_fsm_state134_blk;
    wire    ap_ST_fsm_state135_blk;
    wire    ap_ST_fsm_state136_blk;
    wire    ap_ST_fsm_state137_blk;
    wire    ap_ST_fsm_state138_blk;
    wire    ap_ST_fsm_state139_blk;
    wire    ap_ST_fsm_state140_blk;
    wire    ap_ST_fsm_state141_blk;
    wire    ap_ST_fsm_state142_blk;
    wire    ap_ST_fsm_state143_blk;
    wire    ap_ST_fsm_state144_blk;
    wire    ap_ST_fsm_state145_blk;
    wire    ap_ST_fsm_state146_blk;
    wire    ap_ST_fsm_state147_blk;
    wire    ap_ST_fsm_state148_blk;
    wire    ap_ST_fsm_state149_blk;
    wire    ap_ST_fsm_state150_blk;
    wire    ap_ST_fsm_state151_blk;
    wire    ap_ST_fsm_state152_blk;
    wire    ap_ST_fsm_state153_blk;
    wire    ap_ST_fsm_state154_blk;
    wire    ap_ST_fsm_state155_blk;
    wire    ap_ST_fsm_state156_blk;
    wire    ap_ST_fsm_state157_blk;
    wire    ap_ST_fsm_state158_blk;
    wire    ap_ST_fsm_state159_blk;
    wire    ap_ST_fsm_state160_blk;
    wire    ap_ST_fsm_state161_blk;
    wire    ap_ST_fsm_state162_blk;
    wire    ap_ST_fsm_state163_blk;
    wire    ap_ST_fsm_state164_blk;
    wire   [13:0] grp_fu_592_p00;
    wire   [13:0] grp_fu_592_p20;
    wire    ap_ce_reg;

    // power-on initialization
    initial begin
        #0 ap_CS_fsm = 164'd1;
        #0 grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_start_reg = 1'b0;
        #0 grp_sin_or_cos_double_s_fu_124_ap_start_reg = 1'b0;
        #0 grp_sin_or_cos_double_s_fu_143_ap_start_reg = 1'b0;
        #0 grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_start_reg = 1'b0;
        #0 i_01_fu_98 = 10'd0;
    end

    main_ogm_grid_RAM_AUTO_1R1W #(
        .DataWidth(64),
        .AddressRange(10000),
        .AddressWidth(14)
    ) ogm_grid_U (
        .clk(ap_clk),
        .reset(ap_rst),
        .address0(ogm_grid_address0),
        .ce0(ogm_grid_ce0),
        .we0(ogm_grid_we0),
        .d0(ogm_grid_d0),
        .q0(ogm_grid_q0)
    );

    main_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2 grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118(
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_start),
        .ap_done(grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_done),
        .ap_idle(grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_idle),
        .ap_ready(grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_ready),
        .ogm_grid_address0(grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ogm_grid_address0),
        .ogm_grid_ce0(grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ogm_grid_ce0),
        .ogm_grid_we0(grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ogm_grid_we0),
        .ogm_grid_d0(grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ogm_grid_d0)
    );

    main_sin_or_cos_double_s grp_sin_or_cos_double_s_fu_124 (
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(grp_sin_or_cos_double_s_fu_124_ap_start),
        .ap_done(grp_sin_or_cos_double_s_fu_124_ap_done),
        .ap_idle(grp_sin_or_cos_double_s_fu_124_ap_idle),
        .ap_ready(grp_sin_or_cos_double_s_fu_124_ap_ready),
        .t_in(reg_208),
        .do_cos(1'd1),
        .ap_return(grp_sin_or_cos_double_s_fu_124_ap_return)
    );

    main_sin_or_cos_double_s grp_sin_or_cos_double_s_fu_143 (
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(grp_sin_or_cos_double_s_fu_143_ap_start),
        .ap_done(grp_sin_or_cos_double_s_fu_143_ap_done),
        .ap_idle(grp_sin_or_cos_double_s_fu_143_ap_idle),
        .ap_ready(grp_sin_or_cos_double_s_fu_143_ap_ready),
        .t_in(reg_208),
        .do_cos(1'd0),
        .ap_return(grp_sin_or_cos_double_s_fu_143_ap_return)
    );

    main_main_Pipeline_VITIS_LOOP_57_1 grp_main_Pipeline_VITIS_LOOP_57_1_fu_162 (
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_start),
        .ap_done(grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_done),
        .ap_idle(grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_idle),
        .ap_ready(grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_ready),
        .tmp_3(tmp_3_reg_661),
        .empty(trunc_ln57_reg_666),
        .measurement(reg_208),
        .dx(dx_reg_649),
        .dy(dy_reg_655),
        .ogm_grid_address0(grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ogm_grid_address0),
        .ogm_grid_ce0(grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ogm_grid_ce0),
        .ogm_grid_we0(grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ogm_grid_we0),
        .ogm_grid_d0(grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ogm_grid_d0),
        .ogm_grid_q0(ogm_grid_q0),
        .grp_fu_172_p_din0(grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_172_p_din0),
        .grp_fu_172_p_din1(grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_172_p_din1),
        .grp_fu_172_p_opcode(grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_172_p_opcode),
        .grp_fu_172_p_dout0(grp_fu_172_p2),
        .grp_fu_172_p_ce(grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_172_p_ce),
        .grp_fu_194_p_din0(grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_194_p_din0),
        .grp_fu_194_p_din1(grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_194_p_din1),
        .grp_fu_194_p_dout0(grp_fu_194_p2),
        .grp_fu_194_p_ce(grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_194_p_ce)
    );

    main_dadddsub_64ns_64ns_64_7_full_dsp_1 #(
        .ID(1),
        .NUM_STAGE(7),
        .din0_WIDTH(64),
        .din1_WIDTH(64),
        .dout_WIDTH(64)
    ) dadddsub_64ns_64ns_64_7_full_dsp_1_U80 (
        .clk(ap_clk),
        .reset(ap_rst),
        .din0(grp_fu_172_p0),
        .din1(grp_fu_172_p1),
        .opcode(grp_fu_172_opcode),
        .ce(grp_fu_172_ce),
        .dout(grp_fu_172_p2)
    );

    main_dadd_64ns_64ns_64_7_full_dsp_1 #(
        .ID(1),
        .NUM_STAGE(7),
        .din0_WIDTH(64),
        .din1_WIDTH(64),
        .dout_WIDTH(64)
    ) dadd_64ns_64ns_64_7_full_dsp_1_U81 (
        .clk(ap_clk),
        .reset(ap_rst),
        .din0(mul32_i_reg_671),
        .din1(64'd4632233691727265792),
        .ce(1'b1),
        .dout(grp_fu_177_p2)
    );

    main_dmul_64ns_64ns_64_7_max_dsp_1 #(
        .ID(1),
        .NUM_STAGE(7),
        .din0_WIDTH(64),
        .din1_WIDTH(64),
        .dout_WIDTH(64)
    ) dmul_64ns_64ns_64_7_max_dsp_1_U82 (
        .clk(ap_clk),
        .reset(ap_rst),
        .din0(grp_fu_183_p0),
        .din1(grp_fu_183_p1),
        .ce(grp_fu_183_ce),
        .dout(grp_fu_183_p2)
    );

    main_dmul_64ns_64ns_64_7_max_dsp_1 #(
        .ID(1),
        .NUM_STAGE(7),
        .din0_WIDTH(64),
        .din1_WIDTH(64),
        .dout_WIDTH(64)
    ) dmul_64ns_64ns_64_7_max_dsp_1_U83 (
        .clk(ap_clk),
        .reset(ap_rst),
        .din0(reg_208),
        .din1(dy_reg_655),
        .ce(grp_fu_189_ce),
        .dout(grp_fu_189_p2)
    );

    main_ddiv_64ns_64ns_64_59_no_dsp_1 #(
        .ID(1),
        .NUM_STAGE(59),
        .din0_WIDTH(64),
        .din1_WIDTH(64),
        .dout_WIDTH(64)
    ) ddiv_64ns_64ns_64_59_no_dsp_1_U84 (
        .clk(ap_clk),
        .reset(ap_rst),
        .din0(grp_fu_194_p0),
        .din1(grp_fu_194_p1),
        .ce(grp_fu_194_ce),
        .dout(grp_fu_194_p2)
    );

    main_sitodp_32ns_64_6_no_dsp_1 #(
        .ID(1),
        .NUM_STAGE(6),
        .din0_WIDTH(32),
        .dout_WIDTH(64)
    ) sitodp_32ns_64_6_no_dsp_1_U85 (
        .clk(ap_clk),
        .reset(ap_rst),
        .din0(grp_fu_199_p0),
        .ce(1'b1),
        .dout(grp_fu_199_p1)
    );

    main_mac_muladd_7ns_7ns_7ns_14_4_1 #(
        .ID(1),
        .NUM_STAGE(4),
        .din0_WIDTH(7),
        .din1_WIDTH(7),
        .din2_WIDTH(7),
        .dout_WIDTH(14)
    ) mac_muladd_7ns_7ns_7ns_14_4_1_U86 (
        .clk(ap_clk),
        .reset(ap_rst),
        .din0(grp_fu_592_p0),
        .din1(grp_fu_592_p1),
        .din2(grp_fu_592_p2),
        .ce(1'b1),
        .dout(grp_fu_592_p3)
    );

    always @(posedge ap_clk) begin
        if (ap_rst == 1'b1) begin
            ap_CS_fsm <= ap_ST_fsm_state1;
        end else begin
            ap_CS_fsm <= ap_NS_fsm;
        end
    end

    always @(posedge ap_clk) begin
        if (ap_rst == 1'b1) begin
            grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_start_reg <= 1'b0;
        end else begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_start_reg <= 1'b1;
            end else if ((grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_ready == 1'b1)) begin
                grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_start_reg <= 1'b0;
            end
        end
    end

    always @(posedge ap_clk) begin
        if (ap_rst == 1'b1) begin
            grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_start_reg <= 1'b0;
        end else begin
            if ((1'b1 == ap_CS_fsm_state77)) begin
                grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_start_reg <= 1'b1;
            end else if ((grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_ready == 1'b1)) begin
                grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_start_reg <= 1'b0;
            end
        end
    end

    always @(posedge ap_clk) begin
        if (ap_rst == 1'b1) begin
            grp_sin_or_cos_double_s_fu_124_ap_start_reg <= 1'b0;
        end else begin
            if ((1'b1 == ap_CS_fsm_state75)) begin
                grp_sin_or_cos_double_s_fu_124_ap_start_reg <= 1'b1;
            end else if ((grp_sin_or_cos_double_s_fu_124_ap_ready == 1'b1)) begin
                grp_sin_or_cos_double_s_fu_124_ap_start_reg <= 1'b0;
            end
        end
    end

    always @(posedge ap_clk) begin
        if (ap_rst == 1'b1) begin
            grp_sin_or_cos_double_s_fu_143_ap_start_reg <= 1'b0;
        end else begin
            if ((1'b1 == ap_CS_fsm_state75)) begin
                grp_sin_or_cos_double_s_fu_143_ap_start_reg <= 1'b1;
            end else if ((grp_sin_or_cos_double_s_fu_143_ap_ready == 1'b1)) begin
                grp_sin_or_cos_double_s_fu_143_ap_start_reg <= 1'b0;
            end
        end
    end

    always @(posedge ap_clk) begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            i_01_fu_98 <= 10'd0;
        end else if ((1'b1 == ap_CS_fsm_state164)) begin
            i_01_fu_98 <= i_6_reg_614;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            add_ln43_reg_624 <= add_ln43_fu_250_p2;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state93)) begin
            and_ln69_reg_737 <= and_ln69_fu_565_p2;
            trunc_ln70_1_reg_746 <= trunc_ln70_1_fu_578_p1;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            conv3_reg_634 <= grp_fu_199_p1;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            conv5_reg_639 <= grp_fu_199_p1;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state90)) begin
            dc_2_reg_676 <= grp_fu_177_p2;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state163)) begin
            div58_i_reg_767 <= grp_fu_194_p2;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state76)) begin
            dx_reg_649 <= grp_sin_or_cos_double_s_fu_124_ap_return;
            dy_reg_655 <= grp_sin_or_cos_double_s_fu_143_ap_return;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            i_6_reg_614 <= i_6_fu_236_p2;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state83)) begin
            mul32_i_reg_671 <= grp_fu_189_p2;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            mul6_reg_644 <= grp_fu_183_p2;
        end
    end

    always @(posedge ap_clk) begin
        if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state15))) begin
            reg_202 <= grp_fu_183_p2;
        end
    end

    always @(posedge ap_clk) begin
        if (((1'b1 == ap_CS_fsm_state74) | ((1'b0 == ap_block_state76_on_subcall_done) & (1'b1 == ap_CS_fsm_state76)))) begin
            reg_208 <= grp_fu_194_p2;
        end
    end

    always @(posedge ap_clk) begin
        if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state104))) begin
            reg_217 <= grp_fu_172_p2;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state92)) begin
            result_12_reg_721 <= result_12_fu_522_p3;
            result_reg_727 <= result_fu_540_p3;
            tmp_26_reg_733 <= result_12_fu_522_p3[32'd31];
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state96)) begin
            this_grid_addr_reg_756 <= zext_ln70_2_fu_584_p1;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state97)) begin
            this_grid_load_reg_761 <= ogm_grid_q0;
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state91)) begin
            tmp_16_reg_696 <= {{shl_ln18_fu_370_p2[84:53]}};
            tmp_17_reg_711 <= {{lshr_ln18_2_fu_479_p2[84:53]}};
            tmp_18_reg_716 <= {{shl_ln18_2_fu_485_p2[84:53]}};
            tmp_25_reg_706 <= add_ln486_2_fu_439_p2[32'd11];
            tmp_reg_686 <= add_ln486_fu_324_p2[32'd11];
            tmp_s_reg_691 <= {{lshr_ln18_fu_364_p2[84:53]}};
            xs_sign_2_reg_701 <= data_3_fu_396_p1[32'd63];
            xs_sign_reg_681 <= data_fu_280_p1[32'd63];
        end
    end

    always @(posedge ap_clk) begin
        if ((1'b1 == ap_CS_fsm_state77)) begin
            tmp_3_reg_661 <= {{bitcast_ln57_fu_260_p1[62:52]}};
            trunc_ln57_reg_666 <= trunc_ln57_fu_275_p1;
        end
    end

    assign ap_ST_fsm_state100_blk = 1'b0;

    assign ap_ST_fsm_state101_blk = 1'b0;

    assign ap_ST_fsm_state102_blk = 1'b0;

    assign ap_ST_fsm_state103_blk = 1'b0;

    assign ap_ST_fsm_state104_blk = 1'b0;

    assign ap_ST_fsm_state105_blk = 1'b0;

    assign ap_ST_fsm_state106_blk = 1'b0;

    assign ap_ST_fsm_state107_blk = 1'b0;

    assign ap_ST_fsm_state108_blk = 1'b0;

    assign ap_ST_fsm_state109_blk = 1'b0;

    assign ap_ST_fsm_state10_blk  = 1'b0;

    assign ap_ST_fsm_state110_blk = 1'b0;

    assign ap_ST_fsm_state111_blk = 1'b0;

    assign ap_ST_fsm_state112_blk = 1'b0;

    assign ap_ST_fsm_state113_blk = 1'b0;

    assign ap_ST_fsm_state114_blk = 1'b0;

    assign ap_ST_fsm_state115_blk = 1'b0;

    assign ap_ST_fsm_state116_blk = 1'b0;

    assign ap_ST_fsm_state117_blk = 1'b0;

    assign ap_ST_fsm_state118_blk = 1'b0;

    assign ap_ST_fsm_state119_blk = 1'b0;

    assign ap_ST_fsm_state11_blk  = 1'b0;

    assign ap_ST_fsm_state120_blk = 1'b0;

    assign ap_ST_fsm_state121_blk = 1'b0;

    assign ap_ST_fsm_state122_blk = 1'b0;

    assign ap_ST_fsm_state123_blk = 1'b0;

    assign ap_ST_fsm_state124_blk = 1'b0;

    assign ap_ST_fsm_state125_blk = 1'b0;

    assign ap_ST_fsm_state126_blk = 1'b0;

    assign ap_ST_fsm_state127_blk = 1'b0;

    assign ap_ST_fsm_state128_blk = 1'b0;

    assign ap_ST_fsm_state129_blk = 1'b0;

    assign ap_ST_fsm_state12_blk  = 1'b0;

    assign ap_ST_fsm_state130_blk = 1'b0;

    assign ap_ST_fsm_state131_blk = 1'b0;

    assign ap_ST_fsm_state132_blk = 1'b0;

    assign ap_ST_fsm_state133_blk = 1'b0;

    assign ap_ST_fsm_state134_blk = 1'b0;

    assign ap_ST_fsm_state135_blk = 1'b0;

    assign ap_ST_fsm_state136_blk = 1'b0;

    assign ap_ST_fsm_state137_blk = 1'b0;

    assign ap_ST_fsm_state138_blk = 1'b0;

    assign ap_ST_fsm_state139_blk = 1'b0;

    assign ap_ST_fsm_state13_blk  = 1'b0;

    assign ap_ST_fsm_state140_blk = 1'b0;

    assign ap_ST_fsm_state141_blk = 1'b0;

    assign ap_ST_fsm_state142_blk = 1'b0;

    assign ap_ST_fsm_state143_blk = 1'b0;

    assign ap_ST_fsm_state144_blk = 1'b0;

    assign ap_ST_fsm_state145_blk = 1'b0;

    assign ap_ST_fsm_state146_blk = 1'b0;

    assign ap_ST_fsm_state147_blk = 1'b0;

    assign ap_ST_fsm_state148_blk = 1'b0;

    assign ap_ST_fsm_state149_blk = 1'b0;

    assign ap_ST_fsm_state14_blk  = 1'b0;

    assign ap_ST_fsm_state150_blk = 1'b0;

    assign ap_ST_fsm_state151_blk = 1'b0;

    assign ap_ST_fsm_state152_blk = 1'b0;

    assign ap_ST_fsm_state153_blk = 1'b0;

    assign ap_ST_fsm_state154_blk = 1'b0;

    assign ap_ST_fsm_state155_blk = 1'b0;

    assign ap_ST_fsm_state156_blk = 1'b0;

    assign ap_ST_fsm_state157_blk = 1'b0;

    assign ap_ST_fsm_state158_blk = 1'b0;

    assign ap_ST_fsm_state159_blk = 1'b0;

    assign ap_ST_fsm_state15_blk  = 1'b0;

    assign ap_ST_fsm_state160_blk = 1'b0;

    assign ap_ST_fsm_state161_blk = 1'b0;

    assign ap_ST_fsm_state162_blk = 1'b0;

    assign ap_ST_fsm_state163_blk = 1'b0;

    assign ap_ST_fsm_state164_blk = 1'b0;

    assign ap_ST_fsm_state16_blk  = 1'b0;

    assign ap_ST_fsm_state17_blk  = 1'b0;

    assign ap_ST_fsm_state18_blk  = 1'b0;

    assign ap_ST_fsm_state19_blk  = 1'b0;

    always @(*) begin
        if ((ap_start == 1'b0)) begin
            ap_ST_fsm_state1_blk = 1'b1;
        end else begin
            ap_ST_fsm_state1_blk = 1'b0;
        end
    end

    assign ap_ST_fsm_state20_blk = 1'b0;

    assign ap_ST_fsm_state21_blk = 1'b0;

    assign ap_ST_fsm_state22_blk = 1'b0;

    assign ap_ST_fsm_state23_blk = 1'b0;

    assign ap_ST_fsm_state24_blk = 1'b0;

    assign ap_ST_fsm_state25_blk = 1'b0;

    assign ap_ST_fsm_state26_blk = 1'b0;

    assign ap_ST_fsm_state27_blk = 1'b0;

    assign ap_ST_fsm_state28_blk = 1'b0;

    assign ap_ST_fsm_state29_blk = 1'b0;

    always @(*) begin
        if ((grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_done == 1'b0)) begin
            ap_ST_fsm_state2_blk = 1'b1;
        end else begin
            ap_ST_fsm_state2_blk = 1'b0;
        end
    end

    assign ap_ST_fsm_state30_blk = 1'b0;

    assign ap_ST_fsm_state31_blk = 1'b0;

    assign ap_ST_fsm_state32_blk = 1'b0;

    assign ap_ST_fsm_state33_blk = 1'b0;

    assign ap_ST_fsm_state34_blk = 1'b0;

    assign ap_ST_fsm_state35_blk = 1'b0;

    assign ap_ST_fsm_state36_blk = 1'b0;

    assign ap_ST_fsm_state37_blk = 1'b0;

    assign ap_ST_fsm_state38_blk = 1'b0;

    assign ap_ST_fsm_state39_blk = 1'b0;

    assign ap_ST_fsm_state3_blk  = 1'b0;

    assign ap_ST_fsm_state40_blk = 1'b0;

    assign ap_ST_fsm_state41_blk = 1'b0;

    assign ap_ST_fsm_state42_blk = 1'b0;

    assign ap_ST_fsm_state43_blk = 1'b0;

    assign ap_ST_fsm_state44_blk = 1'b0;

    assign ap_ST_fsm_state45_blk = 1'b0;

    assign ap_ST_fsm_state46_blk = 1'b0;

    assign ap_ST_fsm_state47_blk = 1'b0;

    assign ap_ST_fsm_state48_blk = 1'b0;

    assign ap_ST_fsm_state49_blk = 1'b0;

    assign ap_ST_fsm_state4_blk  = 1'b0;

    assign ap_ST_fsm_state50_blk = 1'b0;

    assign ap_ST_fsm_state51_blk = 1'b0;

    assign ap_ST_fsm_state52_blk = 1'b0;

    assign ap_ST_fsm_state53_blk = 1'b0;

    assign ap_ST_fsm_state54_blk = 1'b0;

    assign ap_ST_fsm_state55_blk = 1'b0;

    assign ap_ST_fsm_state56_blk = 1'b0;

    assign ap_ST_fsm_state57_blk = 1'b0;

    assign ap_ST_fsm_state58_blk = 1'b0;

    assign ap_ST_fsm_state59_blk = 1'b0;

    assign ap_ST_fsm_state5_blk  = 1'b0;

    assign ap_ST_fsm_state60_blk = 1'b0;

    assign ap_ST_fsm_state61_blk = 1'b0;

    assign ap_ST_fsm_state62_blk = 1'b0;

    assign ap_ST_fsm_state63_blk = 1'b0;

    assign ap_ST_fsm_state64_blk = 1'b0;

    assign ap_ST_fsm_state65_blk = 1'b0;

    assign ap_ST_fsm_state66_blk = 1'b0;

    assign ap_ST_fsm_state67_blk = 1'b0;

    assign ap_ST_fsm_state68_blk = 1'b0;

    assign ap_ST_fsm_state69_blk = 1'b0;

    assign ap_ST_fsm_state6_blk  = 1'b0;

    assign ap_ST_fsm_state70_blk = 1'b0;

    assign ap_ST_fsm_state71_blk = 1'b0;

    assign ap_ST_fsm_state72_blk = 1'b0;

    assign ap_ST_fsm_state73_blk = 1'b0;

    assign ap_ST_fsm_state74_blk = 1'b0;

    assign ap_ST_fsm_state75_blk = 1'b0;

    always @(*) begin
        if ((1'b1 == ap_block_state76_on_subcall_done)) begin
            ap_ST_fsm_state76_blk = 1'b1;
        end else begin
            ap_ST_fsm_state76_blk = 1'b0;
        end
    end

    assign ap_ST_fsm_state77_blk = 1'b0;

    always @(*) begin
        if ((grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_done == 1'b0)) begin
            ap_ST_fsm_state78_blk = 1'b1;
        end else begin
            ap_ST_fsm_state78_blk = 1'b0;
        end
    end

    assign ap_ST_fsm_state79_blk = 1'b0;

    assign ap_ST_fsm_state7_blk  = 1'b0;

    assign ap_ST_fsm_state80_blk = 1'b0;

    assign ap_ST_fsm_state81_blk = 1'b0;

    assign ap_ST_fsm_state82_blk = 1'b0;

    assign ap_ST_fsm_state83_blk = 1'b0;

    assign ap_ST_fsm_state84_blk = 1'b0;

    assign ap_ST_fsm_state85_blk = 1'b0;

    assign ap_ST_fsm_state86_blk = 1'b0;

    assign ap_ST_fsm_state87_blk = 1'b0;

    assign ap_ST_fsm_state88_blk = 1'b0;

    assign ap_ST_fsm_state89_blk = 1'b0;

    assign ap_ST_fsm_state8_blk  = 1'b0;

    assign ap_ST_fsm_state90_blk = 1'b0;

    assign ap_ST_fsm_state91_blk = 1'b0;

    assign ap_ST_fsm_state92_blk = 1'b0;

    assign ap_ST_fsm_state93_blk = 1'b0;

    assign ap_ST_fsm_state94_blk = 1'b0;

    assign ap_ST_fsm_state95_blk = 1'b0;

    assign ap_ST_fsm_state96_blk = 1'b0;

    assign ap_ST_fsm_state97_blk = 1'b0;

    assign ap_ST_fsm_state98_blk = 1'b0;

    assign ap_ST_fsm_state99_blk = 1'b0;

    assign ap_ST_fsm_state9_blk  = 1'b0;

    always @(*) begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln42_fu_230_p2 == 1'd1))) begin
            ap_done = 1'b1;
        end else begin
            ap_done = 1'b0;
        end
    end

    always @(*) begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
            ap_idle = 1'b1;
        end else begin
            ap_idle = 1'b0;
        end
    end

    always @(*) begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln42_fu_230_p2 == 1'd1))) begin
            ap_ready = 1'b1;
        end else begin
            ap_ready = 1'b0;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state78)) begin
            grp_fu_172_ce = grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_172_p_ce;
        end else begin
            grp_fu_172_ce = 1'b1;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state78)) begin
            grp_fu_172_opcode = grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_172_p_opcode;
        end else if ((1'b1 == ap_CS_fsm_state98)) begin
            grp_fu_172_opcode = 2'd1;
        end else if ((1'b1 == ap_CS_fsm_state84)) begin
            grp_fu_172_opcode = 2'd0;
        end else begin
            grp_fu_172_opcode = 'bx;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state78)) begin
            grp_fu_172_p0 = grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_172_p_din0;
        end else if ((1'b1 == ap_CS_fsm_state98)) begin
            grp_fu_172_p0 = 64'd4607182418800017408;
        end else if ((1'b1 == ap_CS_fsm_state84)) begin
            grp_fu_172_p0 = reg_202;
        end else begin
            grp_fu_172_p0 = 'bx;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state78)) begin
            grp_fu_172_p1 = grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_172_p_din1;
        end else if ((1'b1 == ap_CS_fsm_state98)) begin
            grp_fu_172_p1 = this_grid_load_reg_761;
        end else if ((1'b1 == ap_CS_fsm_state84)) begin
            grp_fu_172_p1 = 64'd4632233691727265792;
        end else begin
            grp_fu_172_p1 = 'bx;
        end
    end

    always @(*) begin
        if (((1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state15) | ((grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78)))) begin
            grp_fu_183_ce = 1'b1;
        end else begin
            grp_fu_183_ce = 1'b0;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state98)) begin
            grp_fu_183_p0 = this_grid_load_reg_761;
        end else if ((1'b1 == ap_CS_fsm_state77)) begin
            grp_fu_183_p0 = reg_208;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_fu_183_p0 = conv5_reg_639;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_fu_183_p0 = conv3_reg_634;
        end else begin
            grp_fu_183_p0 = 'bx;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state98)) begin
            grp_fu_183_p1 = 64'd4604480259023595110;
        end else if ((1'b1 == ap_CS_fsm_state77)) begin
            grp_fu_183_p1 = dx_reg_649;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_fu_183_p1 = 64'd4647503709213818880;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_fu_183_p1 = 64'd4636737291354636288;
        end else begin
            grp_fu_183_p1 = 'bx;
        end
    end

    always @(*) begin
        if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state83) | ((grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78)))) begin
            grp_fu_189_ce = 1'b1;
        end else begin
            grp_fu_189_ce = 1'b0;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state78)) begin
            grp_fu_194_ce = grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_194_p_ce;
        end else if (((1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state83) | (1'b1 
    == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_state76) & (1'b1 == ap_block_state76_on_subcall_done)))) begin
            grp_fu_194_ce = 1'b0;
        end else begin
            grp_fu_194_ce = 1'b1;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state78)) begin
            grp_fu_194_p0 = grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_194_p_din0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_fu_194_p0 = mul6_reg_644;
        end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state16))) begin
            grp_fu_194_p0 = reg_202;
        end else begin
            grp_fu_194_p0 = 'bx;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state78)) begin
            grp_fu_194_p1 = grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_grp_fu_194_p_din1;
        end else if ((1'b1 == ap_CS_fsm_state105)) begin
            grp_fu_194_p1 = reg_217;
        end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
            grp_fu_194_p1 = 64'd4652007308841189376;
        end else begin
            grp_fu_194_p1 = 'bx;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_fu_199_p0 = zext_ln43_fu_256_p1;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_fu_199_p0 = zext_ln42_fu_242_p1;
        end else begin
            grp_fu_199_p0 = 'bx;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state164)) begin
            ogm_grid_address0 = this_grid_addr_reg_756;
        end else if ((1'b1 == ap_CS_fsm_state96)) begin
            ogm_grid_address0 = zext_ln70_2_fu_584_p1;
        end else if ((1'b1 == ap_CS_fsm_state78)) begin
            ogm_grid_address0 = grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ogm_grid_address0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ogm_grid_address0 = grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ogm_grid_address0;
        end else begin
            ogm_grid_address0 = 'bx;
        end
    end

    always @(*) begin
        if (((1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state96))) begin
            ogm_grid_ce0 = 1'b1;
        end else if ((1'b1 == ap_CS_fsm_state78)) begin
            ogm_grid_ce0 = grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ogm_grid_ce0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ogm_grid_ce0 = grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ogm_grid_ce0;
        end else begin
            ogm_grid_ce0 = 1'b0;
        end
    end

    always @(*) begin
        if ((1'b1 == ap_CS_fsm_state164)) begin
            ogm_grid_d0 = div58_i_reg_767;
        end else if ((1'b1 == ap_CS_fsm_state78)) begin
            ogm_grid_d0 = grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ogm_grid_d0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ogm_grid_d0 = grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ogm_grid_d0;
        end else begin
            ogm_grid_d0 = 'bx;
        end
    end

    always @(*) begin
        if (((1'd1 == and_ln69_reg_737) & (tmp_26_reg_733 == 1'd0) & (1'b1 == ap_CS_fsm_state164))) begin
            ogm_grid_we0 = 1'b1;
        end else if ((1'b1 == ap_CS_fsm_state78)) begin
            ogm_grid_we0 = grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ogm_grid_we0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ogm_grid_we0 = grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ogm_grid_we0;
        end else begin
            ogm_grid_we0 = 1'b0;
        end
    end

    always @(*) begin
        case (ap_CS_fsm)
            ap_ST_fsm_state1: begin
                if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                    ap_NS_fsm = ap_ST_fsm_state2;
                end else begin
                    ap_NS_fsm = ap_ST_fsm_state1;
                end
            end
            ap_ST_fsm_state2: begin
                if (((grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                    ap_NS_fsm = ap_ST_fsm_state3;
                end else begin
                    ap_NS_fsm = ap_ST_fsm_state2;
                end
            end
            ap_ST_fsm_state3: begin
                if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln42_fu_230_p2 == 1'd1))) begin
                    ap_NS_fsm = ap_ST_fsm_state1;
                end else begin
                    ap_NS_fsm = ap_ST_fsm_state4;
                end
            end
            ap_ST_fsm_state4: begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
            ap_ST_fsm_state5: begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
            ap_ST_fsm_state6: begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
            ap_ST_fsm_state7: begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
            ap_ST_fsm_state8: begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
            ap_ST_fsm_state9: begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
            ap_ST_fsm_state10: begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
            ap_ST_fsm_state11: begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
            ap_ST_fsm_state12: begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
            ap_ST_fsm_state13: begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
            ap_ST_fsm_state14: begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
            ap_ST_fsm_state15: begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
            ap_ST_fsm_state16: begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
            ap_ST_fsm_state17: begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
            ap_ST_fsm_state18: begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
            ap_ST_fsm_state19: begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
            ap_ST_fsm_state20: begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
            ap_ST_fsm_state21: begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
            ap_ST_fsm_state22: begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
            ap_ST_fsm_state23: begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
            ap_ST_fsm_state24: begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
            ap_ST_fsm_state25: begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
            ap_ST_fsm_state26: begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
            ap_ST_fsm_state27: begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
            ap_ST_fsm_state28: begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
            ap_ST_fsm_state29: begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
            ap_ST_fsm_state30: begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
            ap_ST_fsm_state31: begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
            ap_ST_fsm_state32: begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
            ap_ST_fsm_state33: begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
            ap_ST_fsm_state34: begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
            ap_ST_fsm_state35: begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
            ap_ST_fsm_state36: begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
            ap_ST_fsm_state37: begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
            ap_ST_fsm_state38: begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
            ap_ST_fsm_state39: begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
            ap_ST_fsm_state40: begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
            ap_ST_fsm_state41: begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
            ap_ST_fsm_state42: begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
            ap_ST_fsm_state43: begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
            ap_ST_fsm_state44: begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
            ap_ST_fsm_state45: begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
            ap_ST_fsm_state46: begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
            ap_ST_fsm_state47: begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
            ap_ST_fsm_state48: begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
            ap_ST_fsm_state49: begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
            ap_ST_fsm_state50: begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
            ap_ST_fsm_state51: begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
            ap_ST_fsm_state52: begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
            ap_ST_fsm_state53: begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
            ap_ST_fsm_state54: begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
            ap_ST_fsm_state55: begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
            ap_ST_fsm_state56: begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
            ap_ST_fsm_state57: begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
            ap_ST_fsm_state58: begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
            ap_ST_fsm_state59: begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
            ap_ST_fsm_state60: begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
            ap_ST_fsm_state61: begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
            ap_ST_fsm_state62: begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
            ap_ST_fsm_state63: begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
            ap_ST_fsm_state64: begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
            ap_ST_fsm_state65: begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
            ap_ST_fsm_state66: begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
            ap_ST_fsm_state67: begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
            ap_ST_fsm_state68: begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
            ap_ST_fsm_state69: begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
            ap_ST_fsm_state70: begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
            ap_ST_fsm_state71: begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
            ap_ST_fsm_state72: begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
            ap_ST_fsm_state73: begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
            ap_ST_fsm_state74: begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
            ap_ST_fsm_state75: begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
            ap_ST_fsm_state76: begin
                if (((1'b0 == ap_block_state76_on_subcall_done) & (1'b1 == ap_CS_fsm_state76))) begin
                    ap_NS_fsm = ap_ST_fsm_state77;
                end else begin
                    ap_NS_fsm = ap_ST_fsm_state76;
                end
            end
            ap_ST_fsm_state77: begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
            ap_ST_fsm_state78: begin
                if (((grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
                    ap_NS_fsm = ap_ST_fsm_state79;
                end else begin
                    ap_NS_fsm = ap_ST_fsm_state78;
                end
            end
            ap_ST_fsm_state79: begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
            ap_ST_fsm_state80: begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
            ap_ST_fsm_state81: begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
            ap_ST_fsm_state82: begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
            ap_ST_fsm_state83: begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end
            ap_ST_fsm_state84: begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end
            ap_ST_fsm_state85: begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end
            ap_ST_fsm_state86: begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
            ap_ST_fsm_state87: begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
            ap_ST_fsm_state88: begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end
            ap_ST_fsm_state89: begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
            ap_ST_fsm_state90: begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end
            ap_ST_fsm_state91: begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end
            ap_ST_fsm_state92: begin
                if (((tmp_26_fu_547_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state92))) begin
                    ap_NS_fsm = ap_ST_fsm_state164;
                end else begin
                    ap_NS_fsm = ap_ST_fsm_state93;
                end
            end
            ap_ST_fsm_state93: begin
                if (((1'd0 == and_ln69_fu_565_p2) & (1'b1 == ap_CS_fsm_state93))) begin
                    ap_NS_fsm = ap_ST_fsm_state164;
                end else begin
                    ap_NS_fsm = ap_ST_fsm_state94;
                end
            end
            ap_ST_fsm_state94: begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end
            ap_ST_fsm_state95: begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end
            ap_ST_fsm_state96: begin
                ap_NS_fsm = ap_ST_fsm_state97;
            end
            ap_ST_fsm_state97: begin
                ap_NS_fsm = ap_ST_fsm_state98;
            end
            ap_ST_fsm_state98: begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end
            ap_ST_fsm_state99: begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end
            ap_ST_fsm_state100: begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end
            ap_ST_fsm_state101: begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end
            ap_ST_fsm_state102: begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end
            ap_ST_fsm_state103: begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end
            ap_ST_fsm_state104: begin
                ap_NS_fsm = ap_ST_fsm_state105;
            end
            ap_ST_fsm_state105: begin
                ap_NS_fsm = ap_ST_fsm_state106;
            end
            ap_ST_fsm_state106: begin
                ap_NS_fsm = ap_ST_fsm_state107;
            end
            ap_ST_fsm_state107: begin
                ap_NS_fsm = ap_ST_fsm_state108;
            end
            ap_ST_fsm_state108: begin
                ap_NS_fsm = ap_ST_fsm_state109;
            end
            ap_ST_fsm_state109: begin
                ap_NS_fsm = ap_ST_fsm_state110;
            end
            ap_ST_fsm_state110: begin
                ap_NS_fsm = ap_ST_fsm_state111;
            end
            ap_ST_fsm_state111: begin
                ap_NS_fsm = ap_ST_fsm_state112;
            end
            ap_ST_fsm_state112: begin
                ap_NS_fsm = ap_ST_fsm_state113;
            end
            ap_ST_fsm_state113: begin
                ap_NS_fsm = ap_ST_fsm_state114;
            end
            ap_ST_fsm_state114: begin
                ap_NS_fsm = ap_ST_fsm_state115;
            end
            ap_ST_fsm_state115: begin
                ap_NS_fsm = ap_ST_fsm_state116;
            end
            ap_ST_fsm_state116: begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end
            ap_ST_fsm_state117: begin
                ap_NS_fsm = ap_ST_fsm_state118;
            end
            ap_ST_fsm_state118: begin
                ap_NS_fsm = ap_ST_fsm_state119;
            end
            ap_ST_fsm_state119: begin
                ap_NS_fsm = ap_ST_fsm_state120;
            end
            ap_ST_fsm_state120: begin
                ap_NS_fsm = ap_ST_fsm_state121;
            end
            ap_ST_fsm_state121: begin
                ap_NS_fsm = ap_ST_fsm_state122;
            end
            ap_ST_fsm_state122: begin
                ap_NS_fsm = ap_ST_fsm_state123;
            end
            ap_ST_fsm_state123: begin
                ap_NS_fsm = ap_ST_fsm_state124;
            end
            ap_ST_fsm_state124: begin
                ap_NS_fsm = ap_ST_fsm_state125;
            end
            ap_ST_fsm_state125: begin
                ap_NS_fsm = ap_ST_fsm_state126;
            end
            ap_ST_fsm_state126: begin
                ap_NS_fsm = ap_ST_fsm_state127;
            end
            ap_ST_fsm_state127: begin
                ap_NS_fsm = ap_ST_fsm_state128;
            end
            ap_ST_fsm_state128: begin
                ap_NS_fsm = ap_ST_fsm_state129;
            end
            ap_ST_fsm_state129: begin
                ap_NS_fsm = ap_ST_fsm_state130;
            end
            ap_ST_fsm_state130: begin
                ap_NS_fsm = ap_ST_fsm_state131;
            end
            ap_ST_fsm_state131: begin
                ap_NS_fsm = ap_ST_fsm_state132;
            end
            ap_ST_fsm_state132: begin
                ap_NS_fsm = ap_ST_fsm_state133;
            end
            ap_ST_fsm_state133: begin
                ap_NS_fsm = ap_ST_fsm_state134;
            end
            ap_ST_fsm_state134: begin
                ap_NS_fsm = ap_ST_fsm_state135;
            end
            ap_ST_fsm_state135: begin
                ap_NS_fsm = ap_ST_fsm_state136;
            end
            ap_ST_fsm_state136: begin
                ap_NS_fsm = ap_ST_fsm_state137;
            end
            ap_ST_fsm_state137: begin
                ap_NS_fsm = ap_ST_fsm_state138;
            end
            ap_ST_fsm_state138: begin
                ap_NS_fsm = ap_ST_fsm_state139;
            end
            ap_ST_fsm_state139: begin
                ap_NS_fsm = ap_ST_fsm_state140;
            end
            ap_ST_fsm_state140: begin
                ap_NS_fsm = ap_ST_fsm_state141;
            end
            ap_ST_fsm_state141: begin
                ap_NS_fsm = ap_ST_fsm_state142;
            end
            ap_ST_fsm_state142: begin
                ap_NS_fsm = ap_ST_fsm_state143;
            end
            ap_ST_fsm_state143: begin
                ap_NS_fsm = ap_ST_fsm_state144;
            end
            ap_ST_fsm_state144: begin
                ap_NS_fsm = ap_ST_fsm_state145;
            end
            ap_ST_fsm_state145: begin
                ap_NS_fsm = ap_ST_fsm_state146;
            end
            ap_ST_fsm_state146: begin
                ap_NS_fsm = ap_ST_fsm_state147;
            end
            ap_ST_fsm_state147: begin
                ap_NS_fsm = ap_ST_fsm_state148;
            end
            ap_ST_fsm_state148: begin
                ap_NS_fsm = ap_ST_fsm_state149;
            end
            ap_ST_fsm_state149: begin
                ap_NS_fsm = ap_ST_fsm_state150;
            end
            ap_ST_fsm_state150: begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end
            ap_ST_fsm_state151: begin
                ap_NS_fsm = ap_ST_fsm_state152;
            end
            ap_ST_fsm_state152: begin
                ap_NS_fsm = ap_ST_fsm_state153;
            end
            ap_ST_fsm_state153: begin
                ap_NS_fsm = ap_ST_fsm_state154;
            end
            ap_ST_fsm_state154: begin
                ap_NS_fsm = ap_ST_fsm_state155;
            end
            ap_ST_fsm_state155: begin
                ap_NS_fsm = ap_ST_fsm_state156;
            end
            ap_ST_fsm_state156: begin
                ap_NS_fsm = ap_ST_fsm_state157;
            end
            ap_ST_fsm_state157: begin
                ap_NS_fsm = ap_ST_fsm_state158;
            end
            ap_ST_fsm_state158: begin
                ap_NS_fsm = ap_ST_fsm_state159;
            end
            ap_ST_fsm_state159: begin
                ap_NS_fsm = ap_ST_fsm_state160;
            end
            ap_ST_fsm_state160: begin
                ap_NS_fsm = ap_ST_fsm_state161;
            end
            ap_ST_fsm_state161: begin
                ap_NS_fsm = ap_ST_fsm_state162;
            end
            ap_ST_fsm_state162: begin
                ap_NS_fsm = ap_ST_fsm_state163;
            end
            ap_ST_fsm_state163: begin
                ap_NS_fsm = ap_ST_fsm_state164;
            end
            ap_ST_fsm_state164: begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
            default: begin
                ap_NS_fsm = 'bx;
            end
        endcase
    end

    assign add_ln43_fu_250_p2 = (zext_ln42_1_fu_247_p1 + 11'd100);

    assign add_ln486_2_fu_439_p2 = ($signed(zext_ln486_2_fu_435_p1) + $signed(12'd3073));

    assign add_ln486_fu_324_p2 = ($signed(zext_ln486_fu_320_p1) + $signed(12'd3073));

    assign and_ln69_fu_565_p2 = (icmp_ln69_fu_555_p2 & icmp_ln69_1_fu_560_p2);

    assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

    assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

    assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

    assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

    assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

    assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

    assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

    assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

    assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

    assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

    assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

    assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

    assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

    assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

    assign ap_CS_fsm_state163 = ap_CS_fsm[32'd162];

    assign ap_CS_fsm_state164 = ap_CS_fsm[32'd163];

    assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

    assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

    assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

    assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

    assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

    assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

    assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

    assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

    assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

    assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

    assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

    assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

    assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

    assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

    assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

    assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

    assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

    assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

    assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

    assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

    assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

    assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

    assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

    assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

    assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

    assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

    assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

    assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

    assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

    assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

    assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

    assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

    assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

    assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

    assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

    assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

    always @(*) begin
        ap_block_state76_on_subcall_done = ((grp_sin_or_cos_double_s_fu_143_ap_done == 1'b0) | (grp_sin_or_cos_double_s_fu_124_ap_done == 1'b0));
    end

    assign ap_return = 32'd0;

    assign bitcast_ln57_fu_260_p1 = reg_208;

    assign data_3_fu_396_p1 = dc_2_reg_676;

    assign data_fu_280_p1 = reg_217;

    assign grp_fu_592_p0 = grp_fu_592_p00;

    assign grp_fu_592_p00 = trunc_ln70_fu_571_p1;

    assign grp_fu_592_p1 = 14'd100;

    assign grp_fu_592_p2 = grp_fu_592_p20;

    assign grp_fu_592_p20 = trunc_ln70_1_reg_746;

    assign grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_start = grp_main_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_118_ap_start_reg;

    assign grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_start = grp_main_Pipeline_VITIS_LOOP_57_1_fu_162_ap_start_reg;

    assign grp_sin_or_cos_double_s_fu_124_ap_start = grp_sin_or_cos_double_s_fu_124_ap_start_reg;

    assign grp_sin_or_cos_double_s_fu_143_ap_start = grp_sin_or_cos_double_s_fu_143_ap_start_reg;

    assign i_6_fu_236_p2 = (i_01_fu_98 + 10'd1);

    assign icmp_ln42_fu_230_p2 = ((i_01_fu_98 == 10'd1000) ? 1'b1 : 1'b0);

    assign icmp_ln69_1_fu_560_p2 = ((result_reg_727 < 32'd100) ? 1'b1 : 1'b0);

    assign icmp_ln69_fu_555_p2 = (($signed(result_12_reg_721) < $signed(32'd100)) ? 1'b1 : 1'b0);

    assign lshr_ln18_2_fu_479_p2 = zext_ln15_2_fu_431_p1 >> zext_ln18_2_fu_475_p1;

    assign lshr_ln18_fu_364_p2 = zext_ln15_fu_316_p1 >> zext_ln18_fu_360_p1;

    assign mantissa_2_fu_421_p4 = {{{{1'd1}, {trunc_ln505_2_fu_417_p1}}}, {1'd0}};

    assign mantissa_fu_306_p4 = {{{{1'd1}, {trunc_ln505_fu_302_p1}}}, {1'd0}};

    assign result_10_fu_534_p2 = (32'd0 - val_2_fu_529_p3);

    assign result_12_fu_522_p3 = ((xs_sign_reg_681[0:0] == 1'b1) ? result_9_fu_516_p2 : val_fu_511_p3);

    assign result_9_fu_516_p2 = (32'd0 - val_fu_511_p3);

    assign result_fu_540_p3 = ((xs_sign_2_reg_701[0:0] == 1'b1) ? result_10_fu_534_p2 : val_2_fu_529_p3);

    assign select_ln18_5_fu_463_p3 = ((tmp_25_fu_445_p3[0:0] == 1'b1) ? sext_ln18_5_fu_459_p1 : add_ln486_2_fu_439_p2);

    assign select_ln18_fu_348_p3 = ((tmp_fu_330_p3[0:0] == 1'b1) ? sext_ln18_fu_344_p1 : add_ln486_fu_324_p2);

    assign sext_ln18_4_fu_356_p1 = $signed(select_ln18_fu_348_p3);

    assign sext_ln18_5_fu_459_p1 = $signed(sub_ln18_2_fu_453_p2);

    assign sext_ln18_6_fu_471_p1 = $signed(select_ln18_5_fu_463_p3);

    assign sext_ln18_fu_344_p1 = $signed(sub_ln18_fu_338_p2);

    assign shl_ln18_2_fu_485_p2 = zext_ln15_2_fu_431_p1 << zext_ln18_2_fu_475_p1;

    assign shl_ln18_fu_370_p2 = zext_ln15_fu_316_p1 << zext_ln18_fu_360_p1;

    assign sub_ln18_2_fu_453_p2 = (11'd1023 - xs_exp_2_fu_407_p4);

    assign sub_ln18_fu_338_p2 = (11'd1023 - xs_exp_fu_292_p4);

    assign tmp_25_fu_445_p3 = add_ln486_2_fu_439_p2[32'd11];

    assign tmp_26_fu_547_p3 = result_12_fu_522_p3[32'd31];

    assign tmp_fu_330_p3 = add_ln486_fu_324_p2[32'd11];

    assign trunc_ln505_2_fu_417_p1 = data_3_fu_396_p1[51:0];

    assign trunc_ln505_fu_302_p1 = data_fu_280_p1[51:0];

    assign trunc_ln57_fu_275_p1 = bitcast_ln57_fu_260_p1[51:0];

    assign trunc_ln70_1_fu_578_p1 = result_reg_727[6:0];

    assign trunc_ln70_fu_571_p1 = result_12_reg_721[6:0];

    assign val_2_fu_529_p3 = ((tmp_25_reg_706[0:0] == 1'b1) ? tmp_17_reg_711 : tmp_18_reg_716);

    assign val_fu_511_p3 = ((tmp_reg_686[0:0] == 1'b1) ? tmp_s_reg_691 : tmp_16_reg_696);

    assign xs_exp_2_fu_407_p4 = {{data_3_fu_396_p1[62:52]}};

    assign xs_exp_fu_292_p4 = {{data_fu_280_p1[62:52]}};

    assign zext_ln15_2_fu_431_p1 = mantissa_2_fu_421_p4;

    assign zext_ln15_fu_316_p1 = mantissa_fu_306_p4;

    assign zext_ln18_2_fu_475_p1 = $unsigned(sext_ln18_6_fu_471_p1);

    assign zext_ln18_fu_360_p1 = $unsigned(sext_ln18_4_fu_356_p1);

    assign zext_ln42_1_fu_247_p1 = i_01_fu_98;

    assign zext_ln42_fu_242_p1 = i_01_fu_98;

    assign zext_ln43_fu_256_p1 = add_ln43_reg_624;

    assign zext_ln486_2_fu_435_p1 = xs_exp_2_fu_407_p4;

    assign zext_ln486_fu_320_p1 = xs_exp_fu_292_p4;

    assign zext_ln70_2_fu_584_p1 = grp_fu_592_p3;

endmodule  //main
