/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* d_c */
.set d_c__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set d_c__0__MASK, 0x80
.set d_c__0__PC, CYREG_PRT2_PC7
.set d_c__0__PORT, 2
.set d_c__0__SHIFT, 7
.set d_c__AG, CYREG_PRT2_AG
.set d_c__AMUX, CYREG_PRT2_AMUX
.set d_c__BIE, CYREG_PRT2_BIE
.set d_c__BIT_MASK, CYREG_PRT2_BIT_MASK
.set d_c__BYP, CYREG_PRT2_BYP
.set d_c__CTL, CYREG_PRT2_CTL
.set d_c__DM0, CYREG_PRT2_DM0
.set d_c__DM1, CYREG_PRT2_DM1
.set d_c__DM2, CYREG_PRT2_DM2
.set d_c__DR, CYREG_PRT2_DR
.set d_c__INP_DIS, CYREG_PRT2_INP_DIS
.set d_c__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set d_c__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set d_c__LCD_EN, CYREG_PRT2_LCD_EN
.set d_c__MASK, 0x80
.set d_c__PORT, 2
.set d_c__PRT, CYREG_PRT2_PRT
.set d_c__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set d_c__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set d_c__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set d_c__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set d_c__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set d_c__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set d_c__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set d_c__PS, CYREG_PRT2_PS
.set d_c__SHIFT, 7
.set d_c__SLW, CYREG_PRT2_SLW

/* ncs */
.set ncs__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set ncs__0__MASK, 0x10
.set ncs__0__PC, CYREG_PRT12_PC4
.set ncs__0__PORT, 12
.set ncs__0__SHIFT, 4
.set ncs__AG, CYREG_PRT12_AG
.set ncs__BIE, CYREG_PRT12_BIE
.set ncs__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ncs__BYP, CYREG_PRT12_BYP
.set ncs__DM0, CYREG_PRT12_DM0
.set ncs__DM1, CYREG_PRT12_DM1
.set ncs__DM2, CYREG_PRT12_DM2
.set ncs__DR, CYREG_PRT12_DR
.set ncs__INP_DIS, CYREG_PRT12_INP_DIS
.set ncs__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set ncs__MASK, 0x10
.set ncs__PORT, 12
.set ncs__PRT, CYREG_PRT12_PRT
.set ncs__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ncs__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ncs__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ncs__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ncs__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ncs__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ncs__PS, CYREG_PRT12_PS
.set ncs__SHIFT, 4
.set ncs__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ncs__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ncs__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ncs__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ncs__SLW, CYREG_PRT12_SLW

/* nrd */
.set nrd__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set nrd__0__MASK, 0x40
.set nrd__0__PC, CYREG_PRT2_PC6
.set nrd__0__PORT, 2
.set nrd__0__SHIFT, 6
.set nrd__AG, CYREG_PRT2_AG
.set nrd__AMUX, CYREG_PRT2_AMUX
.set nrd__BIE, CYREG_PRT2_BIE
.set nrd__BIT_MASK, CYREG_PRT2_BIT_MASK
.set nrd__BYP, CYREG_PRT2_BYP
.set nrd__CTL, CYREG_PRT2_CTL
.set nrd__DM0, CYREG_PRT2_DM0
.set nrd__DM1, CYREG_PRT2_DM1
.set nrd__DM2, CYREG_PRT2_DM2
.set nrd__DR, CYREG_PRT2_DR
.set nrd__INP_DIS, CYREG_PRT2_INP_DIS
.set nrd__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set nrd__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set nrd__LCD_EN, CYREG_PRT2_LCD_EN
.set nrd__MASK, 0x40
.set nrd__PORT, 2
.set nrd__PRT, CYREG_PRT2_PRT
.set nrd__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set nrd__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set nrd__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set nrd__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set nrd__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set nrd__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set nrd__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set nrd__PS, CYREG_PRT2_PS
.set nrd__SHIFT, 6
.set nrd__SLW, CYREG_PRT2_SLW

/* nwr */
.set nwr__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set nwr__0__MASK, 0x20
.set nwr__0__PC, CYREG_PRT12_PC5
.set nwr__0__PORT, 12
.set nwr__0__SHIFT, 5
.set nwr__AG, CYREG_PRT12_AG
.set nwr__BIE, CYREG_PRT12_BIE
.set nwr__BIT_MASK, CYREG_PRT12_BIT_MASK
.set nwr__BYP, CYREG_PRT12_BYP
.set nwr__DM0, CYREG_PRT12_DM0
.set nwr__DM1, CYREG_PRT12_DM1
.set nwr__DM2, CYREG_PRT12_DM2
.set nwr__DR, CYREG_PRT12_DR
.set nwr__INP_DIS, CYREG_PRT12_INP_DIS
.set nwr__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set nwr__MASK, 0x20
.set nwr__PORT, 12
.set nwr__PRT, CYREG_PRT12_PRT
.set nwr__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set nwr__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set nwr__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set nwr__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set nwr__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set nwr__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set nwr__PS, CYREG_PRT12_PS
.set nwr__SHIFT, 5
.set nwr__SIO_CFG, CYREG_PRT12_SIO_CFG
.set nwr__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set nwr__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set nwr__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set nwr__SLW, CYREG_PRT12_SLW

/* Pin_0 */
.set Pin_0__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Pin_0__0__MASK, 0x80
.set Pin_0__0__PC, CYREG_PRT3_PC7
.set Pin_0__0__PORT, 3
.set Pin_0__0__SHIFT, 7
.set Pin_0__AG, CYREG_PRT3_AG
.set Pin_0__AMUX, CYREG_PRT3_AMUX
.set Pin_0__BIE, CYREG_PRT3_BIE
.set Pin_0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_0__BYP, CYREG_PRT3_BYP
.set Pin_0__CTL, CYREG_PRT3_CTL
.set Pin_0__DM0, CYREG_PRT3_DM0
.set Pin_0__DM1, CYREG_PRT3_DM1
.set Pin_0__DM2, CYREG_PRT3_DM2
.set Pin_0__DR, CYREG_PRT3_DR
.set Pin_0__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_0__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_0__MASK, 0x80
.set Pin_0__PORT, 3
.set Pin_0__PRT, CYREG_PRT3_PRT
.set Pin_0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_0__PS, CYREG_PRT3_PS
.set Pin_0__SHIFT, 7
.set Pin_0__SLW, CYREG_PRT3_SLW

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Pin_1__0__MASK, 0x40
.set Pin_1__0__PC, CYREG_PRT3_PC6
.set Pin_1__0__PORT, 3
.set Pin_1__0__SHIFT, 6
.set Pin_1__AG, CYREG_PRT3_AG
.set Pin_1__AMUX, CYREG_PRT3_AMUX
.set Pin_1__BIE, CYREG_PRT3_BIE
.set Pin_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_1__BYP, CYREG_PRT3_BYP
.set Pin_1__CTL, CYREG_PRT3_CTL
.set Pin_1__DM0, CYREG_PRT3_DM0
.set Pin_1__DM1, CYREG_PRT3_DM1
.set Pin_1__DM2, CYREG_PRT3_DM2
.set Pin_1__DR, CYREG_PRT3_DR
.set Pin_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_1__MASK, 0x40
.set Pin_1__PORT, 3
.set Pin_1__PRT, CYREG_PRT3_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_1__PS, CYREG_PRT3_PS
.set Pin_1__SHIFT, 6
.set Pin_1__SLW, CYREG_PRT3_SLW

/* Pin_2 */
.set Pin_2__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Pin_2__0__MASK, 0x20
.set Pin_2__0__PC, CYREG_PRT3_PC5
.set Pin_2__0__PORT, 3
.set Pin_2__0__SHIFT, 5
.set Pin_2__AG, CYREG_PRT3_AG
.set Pin_2__AMUX, CYREG_PRT3_AMUX
.set Pin_2__BIE, CYREG_PRT3_BIE
.set Pin_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_2__BYP, CYREG_PRT3_BYP
.set Pin_2__CTL, CYREG_PRT3_CTL
.set Pin_2__DM0, CYREG_PRT3_DM0
.set Pin_2__DM1, CYREG_PRT3_DM1
.set Pin_2__DM2, CYREG_PRT3_DM2
.set Pin_2__DR, CYREG_PRT3_DR
.set Pin_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_2__MASK, 0x20
.set Pin_2__PORT, 3
.set Pin_2__PRT, CYREG_PRT3_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_2__PS, CYREG_PRT3_PS
.set Pin_2__SHIFT, 5
.set Pin_2__SLW, CYREG_PRT3_SLW

/* Pin_3 */
.set Pin_3__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Pin_3__0__MASK, 0x10
.set Pin_3__0__PC, CYREG_PRT3_PC4
.set Pin_3__0__PORT, 3
.set Pin_3__0__SHIFT, 4
.set Pin_3__AG, CYREG_PRT3_AG
.set Pin_3__AMUX, CYREG_PRT3_AMUX
.set Pin_3__BIE, CYREG_PRT3_BIE
.set Pin_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_3__BYP, CYREG_PRT3_BYP
.set Pin_3__CTL, CYREG_PRT3_CTL
.set Pin_3__DM0, CYREG_PRT3_DM0
.set Pin_3__DM1, CYREG_PRT3_DM1
.set Pin_3__DM2, CYREG_PRT3_DM2
.set Pin_3__DR, CYREG_PRT3_DR
.set Pin_3__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_3__MASK, 0x10
.set Pin_3__PORT, 3
.set Pin_3__PRT, CYREG_PRT3_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_3__PS, CYREG_PRT3_PS
.set Pin_3__SHIFT, 4
.set Pin_3__SLW, CYREG_PRT3_SLW

/* Pin_4 */
.set Pin_4__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Pin_4__0__MASK, 0x08
.set Pin_4__0__PC, CYREG_PRT3_PC3
.set Pin_4__0__PORT, 3
.set Pin_4__0__SHIFT, 3
.set Pin_4__AG, CYREG_PRT3_AG
.set Pin_4__AMUX, CYREG_PRT3_AMUX
.set Pin_4__BIE, CYREG_PRT3_BIE
.set Pin_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_4__BYP, CYREG_PRT3_BYP
.set Pin_4__CTL, CYREG_PRT3_CTL
.set Pin_4__DM0, CYREG_PRT3_DM0
.set Pin_4__DM1, CYREG_PRT3_DM1
.set Pin_4__DM2, CYREG_PRT3_DM2
.set Pin_4__DR, CYREG_PRT3_DR
.set Pin_4__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_4__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_4__MASK, 0x08
.set Pin_4__PORT, 3
.set Pin_4__PRT, CYREG_PRT3_PRT
.set Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_4__PS, CYREG_PRT3_PS
.set Pin_4__SHIFT, 3
.set Pin_4__SLW, CYREG_PRT3_SLW

/* Pin_5 */
.set Pin_5__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Pin_5__0__MASK, 0x04
.set Pin_5__0__PC, CYREG_PRT3_PC2
.set Pin_5__0__PORT, 3
.set Pin_5__0__SHIFT, 2
.set Pin_5__AG, CYREG_PRT3_AG
.set Pin_5__AMUX, CYREG_PRT3_AMUX
.set Pin_5__BIE, CYREG_PRT3_BIE
.set Pin_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_5__BYP, CYREG_PRT3_BYP
.set Pin_5__CTL, CYREG_PRT3_CTL
.set Pin_5__DM0, CYREG_PRT3_DM0
.set Pin_5__DM1, CYREG_PRT3_DM1
.set Pin_5__DM2, CYREG_PRT3_DM2
.set Pin_5__DR, CYREG_PRT3_DR
.set Pin_5__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_5__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_5__MASK, 0x04
.set Pin_5__PORT, 3
.set Pin_5__PRT, CYREG_PRT3_PRT
.set Pin_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_5__PS, CYREG_PRT3_PS
.set Pin_5__SHIFT, 2
.set Pin_5__SLW, CYREG_PRT3_SLW

/* Pin_6 */
.set Pin_6__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Pin_6__0__MASK, 0x02
.set Pin_6__0__PC, CYREG_PRT3_PC1
.set Pin_6__0__PORT, 3
.set Pin_6__0__SHIFT, 1
.set Pin_6__AG, CYREG_PRT3_AG
.set Pin_6__AMUX, CYREG_PRT3_AMUX
.set Pin_6__BIE, CYREG_PRT3_BIE
.set Pin_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_6__BYP, CYREG_PRT3_BYP
.set Pin_6__CTL, CYREG_PRT3_CTL
.set Pin_6__DM0, CYREG_PRT3_DM0
.set Pin_6__DM1, CYREG_PRT3_DM1
.set Pin_6__DM2, CYREG_PRT3_DM2
.set Pin_6__DR, CYREG_PRT3_DR
.set Pin_6__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_6__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_6__MASK, 0x02
.set Pin_6__PORT, 3
.set Pin_6__PRT, CYREG_PRT3_PRT
.set Pin_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_6__PS, CYREG_PRT3_PS
.set Pin_6__SHIFT, 1
.set Pin_6__SLW, CYREG_PRT3_SLW

/* Pin_7 */
.set Pin_7__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Pin_7__0__MASK, 0x01
.set Pin_7__0__PC, CYREG_PRT3_PC0
.set Pin_7__0__PORT, 3
.set Pin_7__0__SHIFT, 0
.set Pin_7__AG, CYREG_PRT3_AG
.set Pin_7__AMUX, CYREG_PRT3_AMUX
.set Pin_7__BIE, CYREG_PRT3_BIE
.set Pin_7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_7__BYP, CYREG_PRT3_BYP
.set Pin_7__CTL, CYREG_PRT3_CTL
.set Pin_7__DM0, CYREG_PRT3_DM0
.set Pin_7__DM1, CYREG_PRT3_DM1
.set Pin_7__DM2, CYREG_PRT3_DM2
.set Pin_7__DR, CYREG_PRT3_DR
.set Pin_7__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_7__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_7__MASK, 0x01
.set Pin_7__PORT, 3
.set Pin_7__PRT, CYREG_PRT3_PRT
.set Pin_7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_7__PS, CYREG_PRT3_PS
.set Pin_7__SHIFT, 0
.set Pin_7__SLW, CYREG_PRT3_SLW

/* Pin_9 */
.set Pin_9__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Pin_9__0__MASK, 0x40
.set Pin_9__0__PC, CYREG_PRT12_PC6
.set Pin_9__0__PORT, 12
.set Pin_9__0__SHIFT, 6
.set Pin_9__AG, CYREG_PRT12_AG
.set Pin_9__BIE, CYREG_PRT12_BIE
.set Pin_9__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_9__BYP, CYREG_PRT12_BYP
.set Pin_9__DM0, CYREG_PRT12_DM0
.set Pin_9__DM1, CYREG_PRT12_DM1
.set Pin_9__DM2, CYREG_PRT12_DM2
.set Pin_9__DR, CYREG_PRT12_DR
.set Pin_9__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_9__MASK, 0x40
.set Pin_9__PORT, 12
.set Pin_9__PRT, CYREG_PRT12_PRT
.set Pin_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_9__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_9__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_9__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_9__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_9__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_9__PS, CYREG_PRT12_PS
.set Pin_9__SHIFT, 6
.set Pin_9__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_9__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_9__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_9__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_9__SLW, CYREG_PRT12_SLW

/* Timer */
.set Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB11_ST
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set Timer_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set Timer_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set Timer_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set Timer_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set Timer_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set Timer_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Timer_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set Timer_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Timer_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set Timer_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Timer_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set Timer_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set Timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Timer_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B0_UDB10_A0
.set Timer_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B0_UDB10_A1
.set Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Timer_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B0_UDB10_D0
.set Timer_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B0_UDB10_D1
.set Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Timer_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B0_UDB10_F0
.set Timer_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B0_UDB10_F1
.set Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Timer_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B0_UDB11_A0
.set Timer_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B0_UDB11_A1
.set Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Timer_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B0_UDB11_D0
.set Timer_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B0_UDB11_D1
.set Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Timer_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B0_UDB11_F0
.set Timer_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B0_UDB11_F1

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* GraphicLCDIntf_1 */
.set GraphicLCDIntf_1_GraphLcd8_Lsb__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set GraphicLCDIntf_1_GraphLcd8_Lsb__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set GraphicLCDIntf_1_GraphLcd8_Lsb__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set GraphicLCDIntf_1_GraphLcd8_Lsb__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set GraphicLCDIntf_1_GraphLcd8_Lsb__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set GraphicLCDIntf_1_GraphLcd8_Lsb__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set GraphicLCDIntf_1_GraphLcd8_Lsb__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set GraphicLCDIntf_1_GraphLcd8_Lsb__A0_REG, CYREG_B1_UDB06_A0
.set GraphicLCDIntf_1_GraphLcd8_Lsb__A1_REG, CYREG_B1_UDB06_A1
.set GraphicLCDIntf_1_GraphLcd8_Lsb__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set GraphicLCDIntf_1_GraphLcd8_Lsb__D0_REG, CYREG_B1_UDB06_D0
.set GraphicLCDIntf_1_GraphLcd8_Lsb__D1_REG, CYREG_B1_UDB06_D1
.set GraphicLCDIntf_1_GraphLcd8_Lsb__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set GraphicLCDIntf_1_GraphLcd8_Lsb__F0_REG, CYREG_B1_UDB06_F0
.set GraphicLCDIntf_1_GraphLcd8_Lsb__F1_REG, CYREG_B1_UDB06_F1
.set GraphicLCDIntf_1_GraphLcd8_Lsb__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__CONTROL_REG, CYREG_B1_UDB06_CTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__COUNT_REG, CYREG_B1_UDB06_CTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set GraphicLCDIntf_1_GraphLcd8_Lsb_PO__PERIOD_REG, CYREG_B1_UDB06_MSK
.set GraphicLCDIntf_1_LsbReg__0__MASK, 0x01
.set GraphicLCDIntf_1_LsbReg__0__POS, 0
.set GraphicLCDIntf_1_LsbReg__1__MASK, 0x02
.set GraphicLCDIntf_1_LsbReg__1__POS, 1
.set GraphicLCDIntf_1_LsbReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set GraphicLCDIntf_1_LsbReg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set GraphicLCDIntf_1_LsbReg__2__MASK, 0x04
.set GraphicLCDIntf_1_LsbReg__2__POS, 2
.set GraphicLCDIntf_1_LsbReg__3__MASK, 0x08
.set GraphicLCDIntf_1_LsbReg__3__POS, 3
.set GraphicLCDIntf_1_LsbReg__4__MASK, 0x10
.set GraphicLCDIntf_1_LsbReg__4__POS, 4
.set GraphicLCDIntf_1_LsbReg__5__MASK, 0x20
.set GraphicLCDIntf_1_LsbReg__5__POS, 5
.set GraphicLCDIntf_1_LsbReg__6__MASK, 0x40
.set GraphicLCDIntf_1_LsbReg__6__POS, 6
.set GraphicLCDIntf_1_LsbReg__7__MASK, 0x80
.set GraphicLCDIntf_1_LsbReg__7__POS, 7
.set GraphicLCDIntf_1_LsbReg__MASK, 0xFF
.set GraphicLCDIntf_1_LsbReg__MASK_REG, CYREG_B1_UDB06_MSK
.set GraphicLCDIntf_1_LsbReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set GraphicLCDIntf_1_LsbReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set GraphicLCDIntf_1_LsbReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set GraphicLCDIntf_1_LsbReg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set GraphicLCDIntf_1_LsbReg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set GraphicLCDIntf_1_LsbReg__STATUS_REG, CYREG_B1_UDB06_ST
.set GraphicLCDIntf_1_StsReg__0__MASK, 0x01
.set GraphicLCDIntf_1_StsReg__0__POS, 0
.set GraphicLCDIntf_1_StsReg__1__MASK, 0x02
.set GraphicLCDIntf_1_StsReg__1__POS, 1
.set GraphicLCDIntf_1_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set GraphicLCDIntf_1_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set GraphicLCDIntf_1_StsReg__MASK, 0x03
.set GraphicLCDIntf_1_StsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set GraphicLCDIntf_1_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set GraphicLCDIntf_1_StsReg__STATUS_REG, CYREG_B1_UDB07_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 21
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 21
.set CYDEV_CHIP_MEMBER_4D, 16
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 22
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 20
.set CYDEV_CHIP_MEMBER_4I, 26
.set CYDEV_CHIP_MEMBER_4J, 17
.set CYDEV_CHIP_MEMBER_4K, 18
.set CYDEV_CHIP_MEMBER_4L, 25
.set CYDEV_CHIP_MEMBER_4M, 24
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 23
.set CYDEV_CHIP_MEMBER_4Q, 14
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 19
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 15
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 27
.set CYDEV_CHIP_MEMBER_FM3, 31
.set CYDEV_CHIP_MEMBER_FM4, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 28
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 30
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
